

## **Logic Simulation**

- Introduction
- Simulation Models
- Logic Simulation Techniques
  - Compiled-code simulation
    - Logic Optimization
    - Logic Levelization
    - \* Code Generation
  - Event-driven simulation
  - Parallel Simulation
- Issues of Logic Simulations
- Conclusions




## **Compiled-Code Simulation**

- Translate circuit into sequence of codes
  - Execute codes = run logic simulation



## **How to Compile Code?**




(WWW Fig. 3.12)

# **Logic Optimization**


- Simplify logic before generating codes
- Shorten code length and simulation time
- **Example (WWW Fig. 3.13)**

before optimization after optimization (a) (b) (c) (d) (e)




# **Logic Levelization**

- Levelization: order gate in sequence such that
  - a gate won't be evaluated until
  - all its driving gates have been evaluated




#### correct

### wrong





(b) Code generation flow



step	Α	В	С	G <sub>1</sub>	G <sub>2</sub>	<b>G</b> <sub>3</sub>	G <sub>4</sub>	Q <front, back=""></front,>
0	0	0	0					< G <sub>2</sub> , G <sub>1</sub> >
1	0	0	0					<g<sub>1, G<sub>2</sub>&gt; put G<sub>2</sub> back</g<sub>
2	0	0	0	1				<g<sub>2, G<sub>2</sub>, G<sub>3</sub>&gt;</g<sub>
3	0	0	0	1	2			<g<sub>2, G<sub>3</sub>, G<sub>4</sub>&gt;</g<sub>
4	0	0	0	1	2			$<$ G $_3$ , G $_4$ , G $_4$ $> why? FFT$
5	0	0	0	1	2	2		<g<sub>4, G<sub>4</sub>, G<sub>4</sub>&gt;</g<sub>
6, 7, 8	0	0	0	1	2	2	3 VI SI T	

## Quiz







step	Α	В	С	G <sub>1</sub>	G <sub>2</sub>	$G_3$	$G_4$	Q <front, back=""></front,>
0	0	0	0					< <i>G</i> <sub>1</sub> , <i>G</i> <sub>2</sub> , <i>G</i> <sub>3</sub> >
1								
2								
3								
4								
5								
6								

### **Code Generation**

- High-level code (like C)
  - Portable, easy debug
  - Need compilation every time circuit changed
- Machine code
  - © Fast to run
  - Not portable, hard to debug
- ③ Interpreted code (at run time, codes are interpreted and executed)
  - Portable, easy debug
  - **8** Slower than machine code



(b) Code generation flow



## **Summary**


- Compiled-code simulation: convert gates into codes for evaluation
  - Optimization: simplifies logic
  - Levelization: sort gates in order (i.e. topological sort of graph)
  - Code generated: 1.high-level, 2.machine, 3.interpreted

### Pros

- Simple to implement
- Can speed-up by parallelism
  - see parallel simulation

### **8** Cons


- Only cycle-based accuracy, no timing (zero gate delay)
- Need to evaluate whole circuit even only small portion changed
  - \* see event-driven simulation



step	Α	В	С	G <sub>1</sub>	G <sub>2</sub>	<b>G</b> <sub>3</sub>	G <sub>4</sub>	Q <front, back=""></front,>
0	0	0	0					<g<sub>2, G<sub>1</sub>&gt;</g<sub>
1	0	0	0					<g<sub>1, G<sub>2</sub>&gt;</g<sub>
2	0	0	0	1				<G <sub>2</sub> , G <sub>2</sub> , G <sub>3</sub> >why G <sub>2</sub> again?
3	0	0	0	1	2			<g<sub>2, G<sub>3</sub>, G<sub>4</sub>&gt;</g<sub>
4	0	0	0	1	2			<G <sub>3</sub> , G <sub>4</sub> , G <sub>4</sub> $>$ why G <sub>4</sub> again?
5	0	0	0	1	2	2		<g<sub>4, G<sub>4</sub>, G<sub>4</sub>&gt;</g<sub>
6, 7, 8	0	0	0	1	2	2	3	<>




- Q:How to levelize SR latch?
  - with feedback




## **Appendix: Logic Symbols**

- IEEE logic symbols: rectangular shape v.s. distinctive shape
- AND



Or



inverter

