

** Introduction :- ① To decrease the failure rate of system, it must be tolerable of faults within it & hence is the need of fault tolerance.

② There are two main approaches for "fault-tolerant" design :-

- (a) static
- (b) dynamic

③ ↳ static methods are robust and has higher "fault-coverage rate", but has a high area and power overhead.

↳ More economical way of fault tolerant in terms of "area and power" is "dynamic recovery" where spare modules become active on identification of faulty modules.

④ Efficient testing methodology and proper reconfiguration unit to bypass the faulty modules in dynamic fault tolerant.

⑤ The speed of digital arithmetic processor depends on the choice of adders that's why "different digital adders" are essential.

⑥ This paper proposes a philosophy for designing a fault tolerant architecture for two types of widely used adders :-

- (1) ripple carry adder (RCA)
- (2) conditional sum adder (CSA)

⑦ Usually more than one module "near the error" affecting part of system becomes faulty. Hence the system must have the capability to tolerate multiple faults.

** Fault modelling :- ① High area overhead is a major concern in many applications like satellite or defense, where reliability is another major issue.

② Hence we have adopted dynamic recovery technique as our fault tolerant methodology. primary requirement for applying dynamic recovery is that the system must have the "structural regularity."

③ Most of the adders have the regularity in structure and are examples of "iterative logic arrays".

↳ Test complexities increases with the size of the ILA. To overcome this problem, a method "Truth table Augmentation" where an ILA is made c-testable.

↳ c-testable refers that the size of the test vector is independent of the size of the ILA.

④ Our first objective is to find out the "symmetrical modular blocks" within the adder, identify the ILA-like structure within it and then make it c-testable, so that the size of the test vector becomes independent of size of the adder.

* Single Fault Tolerant Model

(A) Design of a 4-bit fault tolerant ripple carry adder

① Ripple carry adder has itself an ILA structure with each full adder is referred to a cell. A simple 4-bit RCA is consisted of 4 full adders (FA). Any fault in one of FA can affect "carry or sum or both the outputs."

② But carry lines are internal to the RCA.

③ Table I shows that only "eight test vectors" suffice to test each FA exhaustively and if single FA is faulty, then atleast one of the two sum outputs of the faulty cell and its next

	A4	B4	A3	B3	A2	B2	A1	B1	A0	B0	S4	S3	S2	S1	S0	C0	C1
0	0	0	1	1	0	0	1	1	0	0	1	0	1	0	1	0	1
1	0	1	0	1	0	1	0	1	0	1	1	1	1	1	1	0	0
2	1	0	1	0	1	0	1	0	1	0	1	1	1	1	1	0	0
3	1	1	0	0	1	1	0	0	1	1	0	1	0	1	0	1	0
4	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
5	0	1	0	1	0	1	0	1	0	1	0	0	0	0	0	1	1
6	1	0	1	0	1	0	1	0	1	0	0	0	0	0	0	1	1
7	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1


cell will be erroneous.

- ④ One redundant FA is used with four operating FAs and if any of the working FAs are found to be faulty in testing phase, the functionality of that FA is bypassed by the spare one using multiplexers (MUX) at input and output levels.
 ↳ The circuit diagram for fault tolerant 4-bit RCA is shown.

- * Test pattern generator circuit  ② To generate the test patterns since $(2^3 = 8)$, a 3-bit binary counter is used

- ② The outputs of the counter are fed into combinational logic like ($XORs$, $ANDs$, ORs) to produce the actual input value (A, B, C_{in}) for each FA.
 ↳ Since the test pattern repeats every two stages, the same set of logic can be reused for all FAs in the adder.


Fig. 2



③ Carry-select Mux select lines are ANDed with the Test/Data line so that same carry is given to carry inputs of FAs.

↳ Test vectors are fed to the FAs and functionality of them is checked and compared with the desired ones generated by simple combinational circuitry.


* Fault-tolerant ripple carry adder



④ The desired outputs can also be stored in a look up table of size 2×8 only.
 ↳ The lookup table stored the value for s_0, s_2 only and can be used to compare with all other generated output.

⑤ Depending on the comparator result, the faulty FA is identified and the corresponding MUX select lines are generated using the circuitry in fig. 3 for proper signals selection

* modified fault tolerant ripple carry adder



* mux-select line circuit $\frac{1}{9}$

$$\# 5 \quad q = 4'b0010 \quad b = 4'b0001, \quad c_0 = 1$$

$$\# 5 \quad q = 4'b0010 \quad b = 4'b0000; \quad c_0 = 2;$$




Figure 3.5: Output comparison & MUX select signals generation unit

S ₃	S ₂	S ₁	S ₀	IS
0	1	0	1	15
1	1	1	1	15
1	1	1	1	10
1	0	1	0	0
0	0	0	0	0
0	0	0	0	0
0	0	0	0	0
1	1	1	1	15

S ₃	S ₂	S ₁	S ₀	IS
0	1	0	1	0
0	0	0	0	0
0	0	0	0	0
1	0	1	0	1
0	0	0	0	0
1	1	1	1	1
1	0	1	1	1
1	1	1	1	1

$S_3 \ S_3 \ S_2 \ C_2 \ S_1 \ C_1 \ S_0 \ C_0$

0	1	1	0	0	1	1	0
1	0	1	0	1	0	1	0
1	0	1	0	1	0	0	1
1	0	0	1	1	0	0	1
0	0	0	0	0	0	0	0
0	1	0	1	0	1	0	1

* Test pattern generation circuit

$C_3 \ S_3$	$A_3 \ B_3$	$C_2 \ S_2$	$A_2 \ B_2$	$C_1 \ S_1$	$A_1 \ B_1$	$C_0 \ S_0$	$A_0 \ B_0$	C_{-1}	$x_2 \ x_1 \ x_0$
0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0 0 ✓ 0
0 1	0 1	0 1	0 1	0 1	0 1	0 1	0 1	0 1	0 0 1 ✓ 1
0 1	1 0	0 1	1 0	0 1	1 0	0 1	1 0	0 1	0 1 0 ✓ 2
1 0	1 1	0 1	0 0	1 0	1 1	0 1	0 0	1 0	0 1 1 ✓ 3
0 1	0 0	1 0	1 1	0 1	0 0	1 0	1 1	0 1	1 0 0 ✓ 4
1 0	0 1	1 0	0 1	1 0	0 1	1 0	0 1	1 0	1 0 1 ✓ 5
1 0	0 1	1 0	0 1	1 0	0 1	1 0	1 0	1 0	1 1 0 ✓ 6
1 0	1 0	1 0	1 0	1 0	1 0	1 0	1 0	1 1	1 1 1 ✓ 7
1 1	0 1	1 1	0 1	1 1	1 1	1 1	1 1	1 1	0 0 0 ✓ 8

(8421)

(5)

(15)

(10)

$\begin{matrix} 0 & 4 & 2 & 1 \\ A_3 & A_2 & A_1 & A_0 \end{matrix}$

$\begin{matrix} 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 \end{matrix}$

$\begin{matrix} 1 & 1 & 1 & 1 \\ 1 & 0 & 1 & 0 \end{matrix}$

$\begin{matrix} 0 & 0 & 0 & 0 \\ 1 & 1 & 1 & 1 \end{matrix}$

C_{-1}

x_2	x_1	x_0	00	01	11	10
0	0	0	0	1	1	0
1	1	0	1	0	0	1

$$x_2 x_1 + x_1 \bar{x}_0 + x_2 \bar{x}_0 = A_2$$

$$A_0 = A_2 = \text{[redacted]}$$

x_2	x_1	x_0	00	01	11	10
0	0	0	0	1	1	0
1	0	1	1	0	0	1

$$x_2 \bar{x}_1 + x_2 x_0 + \bar{x}_1 \bar{x}_0$$

$$B_0 = B_2 = \text{[redacted]}$$

x_2	x_1	x_0	00	01	11	10
0	0	0	0	1	1	0
1	1	0	1	0	0	1

$$A_1 = x_1$$

$$A_2 = A_3$$

x_2	x_1	x_0	00	01	11	10
0	0	0	0	1	1	0
1	1	0	1	0	0	1

$$B_1 = x_0$$

$$B_1 = B_3$$


x_2	x_1	x_0	00	01	11	10
0	0	1	0	1	1	0
1	1	0	1	0	0	1

$$x_2 x_0 + x_2 x_1 + x_1 x_0$$

$$(C-1) =$$

$$B_0 = A_5 = \text{[redacted]}$$

$$x_2 x_1 + x_2 x_0 + x_1 x_0 = A_5$$



Look up table

Count	S ₃	S ₂	S ₁	S ₀	C ₃	C ₂	C ₁	C ₀
3'b 000	0	0	0	0	0 (0)	0	0	0
3'b 001	1	0	1	0	1 (1s)	1	1	1
3'b 010	1	0	1	0	2 (1s)	1	1	1
3'b 011	0	1	1	0	3 (s)	0	1	1
3'b 100	1	0	0	1	4 (1s)	0	1	0
3'b 101	0	1	0	1	5 (0)	0	0	0
3'b 110	0	1	0	1	6 (0)	0	0	0
3'b 111	1	1	1	1	7 (1s)	1	1	1

	A ₃	A ₂	A ₁	A ₀	
0	0	0	0	0	(0)
1	0	0	0	0	(0)
2	1	1	1	1	(1s)
3	1	0	1	0	(10)
4	0	1	0	1	(s)
5	0	0	0	0	(0)
6	1	1	1	1	(1s)
7	1	1	1	1	(1s)

B₃ B₂ B₁ B₀

0	0	0	0	(0)
1	1	1	1	(1s)
0	0	0	0	(0)
1	0	1	0	(10)
0	1	0	1	(s)
1	1	1	1	(1s)
0	0	0	0	(0)
1	1	1	1	(1s)

0
0
0
= 1111

20
30
40
1
50
60
70
1010


16 8 4 2 1
 1 0 1 1 0
 1 0 0 0 1
 1 0 0 1 1
 1 1 0 1 1

16 8 4 2 1
 1 0 1 2 0
 ↓ ① ↓ ⑥


10 + 12

22
1 1 1 1 0

① TOP module RTL design



② Test bench at data mode ($T=0$)



③ Test bench at Test mode ($T=1$)

