


# Programmable Logic Block for Peripheral Interfacing



## Internal Registers


②

① CWR

② STATUS

determines the functionality & direction of ports

Active bit



Mode

00 - Mode 0

01 - Mode 1

10 - Mode 2.

#1



Mode "01" → port A } strobed.  
port B } i/p or o/p

strobed o/p - 0  
" i/p - 1.


Mode "01" → port A } strobed.  
port B } i/p or o/p

strobed o/p - 0  
" i/p - 1.

Mode "10" → port A → strobed I/O port.  
port C → control signals  
port B → operates in Mode 0 as either i/p or o/p.

## STATUS Register

↳ Controls o/p Port C when the PLB is operated in mode 1 and ~~mode 0~~ mode 2.



#2



## 2] Modes of Operation

**Mode 0** → Self explanatory

**Mode 1** → Either port A port B → strobed i/p / o/p.  
port C → functions as control ports for port A & port B

101XX\_\_X

00 → both o/p  
01 → B-o/p | A-i/p  
10 → B-i/p | A-o/p  
11 → both i/p

intra → interrupt req for A  
stbab → loads data into port latch until it is i/p to MP.  
ibfa → o/p indicating that i/p latch contains information.

**Mode 2** → port A — strobed i/o.  
port B — i/p or o/p (like in Mode 0)  
port C — Control ports for port A.

110XX\_XX

0 — Port B ops as on o/p | Port A → strobed i/o  
1 — " " " " i/p | " " " "



### 3] Microarchitecture Definition for Programmable Peripheral Interface.

