



4] Flow diagram


→ Write data to the CWR register & STATUS register



→ To read the contents of CWR register & STATUS register.



Flow diagram that latches in the data from data bus onto latch data bus



The data in these registers are read from the PLB during a read cond.

#7

→ There are 2 ~~types~~ sets of registers to latch in the values at portA

Register
latch_portA_mode0
(~~For~~ For Mode0 stuff)




Register
latch_portA_mode1
(for latching in data from portA when the PLB ops in Mode 1 w/ portA as a strobed i/p port).

→ Same for PortB


(C → only ^{with-} portC) Mode0 ✓
Mode1, 2 → control signals

#8


→ Flow diagram for generating the enable signals that determine whether portA, portB & portC are i/p or o/p ports in mode 0. (#10.)




→ Flow diagram for reading data from these registers **#9**
 to external devices using data bus
 (latch_portA_mode0
 latch_portA_mode1_S1
 int_rst ka usual long name)



→ Flow diagram for Gen. J. enable signals (11) in mode 1 op.




Flow diagram for generating signals enable signal (12) in mode 2 operation



[7] → obfab } o/p ports
 [5] - lbfa }
 [3] - intra }
 [6] - ackab } i/p ports
 [4] - stbab }
 [2] } not used
 [1] } but default
 [0] } to i/p

→ Flow diagram to generate set_obfab and set_obfbb signals that are used to generate out_obfab & out_obfbb signals. The out_obfab & out_obfbb signals goes directly to the output portC[7] (out_obfab) if portA is functioning as a strobed o/p port in Mode1 or strobed I/O port in Mode2, and portC[1] (out_obfbb) if portB is functioning as a strobed o/p port in Mode1.



→ Flow diagram to generate out_obfab and out_obfbb signals in mode1 & mode2 operations.

