## Associative Memory

- \* A memory unit accessed by content its called an abociative memory of boutest Addressable memory (CAM).
- \* Associative memory is accessed simultaneously and is parallel on the basis of data content bather by specific address or location.
- \* Evheu a word is written in an associative memory, no address is given.
- \* This memory is eapable of finding an empty unused location to store the word.
- \* Culeu a word is to be "lead" from an ablociative memory,
  the content of word is specified or part of word is
  specified.
- \* The memory locates all words which match the specified content and marks them for reading.
- \* Because of this organisation, the associative memory is uniquely suited to do parallel dearches by data association.
- \* An associative memory is more expensive than foundom Access memory because much to must have storage capacity as well as logic attribuits for matching it's content with an external argument.
- Shipra where search time is very critical and must be very short.

Hardware Degantation of Associative memory. Augument Register (A) match Register Key Register (K) n bits Associative memory Average and Logic Luput M m words. nloite n leits per word Block diagram of Associative Memory Joedware organisation, \* Argument !- It contains words to be Searched,
Registes (A) \* Key register (K) ! — It provides a mosk for choling a

particular field! Key in argument word,

or It specifies which part of the argument word needs

to be compared with words in memory,

If all leits in key's register are in their


corresponding position are compared, \* Associative memory array: It contains the words that are to be compared with the argument te consists of m words with n bits per word.

Shipr

\* match logic.! It has mobile, one lest corresponding to each word in the memory array.

After the matching processes, the lects corresponding to matching words in match lugister are chet, to 1. \* Reading is accessed accomplished by sequential access in memory for those words match locks are set (081). 10 | | | | | 00 R 111 000000 word 1 100 111100 101 word 4 110 001010 D word 5 111 000 100 101 o + no match Associative memory of m whord, n cells per word! The cells in alway is represented by Cij! a cell for leit! "j" in word "i", i'= word number j = bit position in the word.

Shipra



\* It consists of flip-flop storage element Fij & circuits for reading, which is matching the well.

- \* The input but is transferred into storage cell during a write operation.
- \* The lost stored is head out using a head operation.
- \* The match logic compares the context of the Storage cell with the corresponding unmasked let of the argument best the bit in Min.

lache memory

Clascessor) Lacke Main
memory

- \* Small sized fast memory.
- \* Elaced between main memory & CPU
- \* High Speed volatile memory.
- \* sontains most frequently accessed instructions & data.
- \* focated suside the CPU etche or motherboard,

(Linternal cache) (External cache - L3)

LI and L2

Working of Jacke :

\* The CPU initially looks in the racke cache for the data it reeds.

Shipra

\* If the data there, it will retrieve it and phouse it.

\* If the data is not there, then the CPV access the system main memory & then puts a copy of the new data in the cache before processing it.

\* Next time, if the CPU needs to access the Same data again, it will just retrieve the data from the cache instead of going through the whole loading process again.

Lota thansfer Data thansfer in moing memory memory

lache lesformance.:

lacke hit: — If the required word is found in rache is

Hit Relation (h) = Hots

Hotal no. of CPU performances references

lache Access Time: Time required to access. (Lache Hit Jane): - Word from the lache.

lacke miss: — If the required word is not found in cache.



miss latio (1-2) = miss

Hits + miss

Jotal no of CPU references

miss lenalty ( Lache miss time penalty): —
The time sugained to fetch the sugained block from
main memory:


Average accels time: HitRatio & X Lache accels + (1-Hit Rotio) × mill budty of CPU Jame Jame memory accell

Average access time = A x Tc + (1-h) x Tm.

## Cache mapping.


- \* Cache Mapping is a technique by which content of main memory is brought into the cache memory.
- \* It is a transformation of data from main memory to cache memory.
- \* 3 types of coche mapping are the following:

  - 1. Associative mapping. 2. Direct mapping. 3. Set-Associative mapping.



( address 115 will )	Data (12 10012)	7
01000	3456	100
02777	6710	
22345	1234	
	SHALL	

Associative mapping cache I all numbers are in octal)



memory 32 K × 12

32 K words. 25 x 2<sup>10</sup> = ½ <sup>15</sup> words. cru address = 15 leits. Data = 12 leits.

\* De seplace any data pair, it uses a seplacement policy,

## Direct mapping.

\* Associative memories are expensive compared to Random Access memories ( because of added matching logic attacked with each cell)


\* For random - access memory, direct mapping can be used.


\* Simplest technique! — Direct mapping I sit maps lach block of main memory into one possible cache line!

8 it assigns each memory block to a specific line in the cache.

1 block may contaîn 1 word to 16 words. 8, my block o
Block 1 (BLOCKS) Black (n-1) main memory

> (LINES) Lache memoly.





Shipra"

## Set - Associative mapping.

\* Improved form of direct mapping, where describack of direct mapping is removed.

\* Drawback of direct mapping. : Luco woords with the Same index in their

address but with different tag values cannot reside in cache memory at the same time.

2. 9: 01000 Judex Lag data
02000 000 at 1256

Lu Set-associative mapping, each word of a cache can store two or more words of memory under the same index address, creating a Set.

→ Each data word is stored together with it's tag.

→ The number of tag. -data items in one word is laid

to form a set.

Set - Associative memory combines direct mapping &