

Central Processing Unit


Part of Computer that performs all data-processing is called CPU.

↳ CPU = Registers + ALU + Control Unit
 (Arithmetic & logical Unit)

Register:- It stores the intermediate data that is used during the execution.

ALU:- It generally performs necessary microoperations to execute the instruction.

Control Unit:- Supervise transfer of inf. into Register & instruct ALU what operation to perform.




General Register Organization

Memory locations are needed for various things like storing points, return address, store temp data. Hence refer to memory for such operations is very time consuming because memory access is the most time consuming operation.

So to avoid it is more convenient to store these intermediate values in processor register.

Where a large no. of registers are there in CPU it is most efficient to connect them with a common bus.

Registers communicate with each via common bus to perform operations like data transfer, performing various microoperations.



3x8 Decoder

3 3 3 5

SEL A	SEL B	SEL D	OPR
-------	-------	-------	-----

① bus organization for Seven CPU register. Each register is connected with two multiplexers (MUX) to form the two buses A & B.

The Selection lines of each no MUX Select one register or input data for the particular bus.

The A and B Bus is connected to a ALU. The operation select in the ALU tells us which microoperations need to be performed. The result of that microoperation is available for output data as well as input for other registers. Register that receive inf from output bus is selected by a 3x8 decoder.

eg Perform the operation $R_1 \leftarrow R_2 + R_3$

- ① MUX A Selector (SEL A) :- Place Content of R_2 into bus A
- ② MUX B Selector (SEL B) :- Place Content of R_3 into bus B
- ③ ALU operation Selector (OPR) :- Provide Arithmetic addition $A+B$
- ④ Decoder Selection (SEL D) :- Transfer output to R_1 .

In a Single clock cycle each of the operation is performed and output send as input to all registers so that in next clock cycle Selected registers get the output data.

Stack Organization

A useful feature included in most of the CPU is stack or last-in first-out list. It is a store device that stores data in form that item stored last is first retrieved.

The Stack in digital computer is a memory unit with an address register. The register holds the address of the stack is SP (Stack Pointer) because its value always point to the top of stack.

Two operation of stack are

- a) PUSH:- The operation of insertion is push. Insert at top
- b) POP:- The operation of deletion is pop. Remove from top

However in ~~stack~~ computer stack nothing is push or pop only stack counter is either incremented or decremented.

Register Stack


→ Collection of finite no. of memory words or register

Here the organization of a 64 word register stack.

The Stack pointer SP contain a binary number whose value equal to the add of word that is currently top of stack.

Three items are pushed into stack A,B,C. So Item C is the top of stack so SP is now 3. To remove top item we simply decrement SP. Now Item B is the top item now lets say we need to add a element we simply increment SP but here we see we dont actually remove C but it doesn't matter as that C is overwritten by that new value.

In a 64-word Stack SP contain 6 bits because $2^6 = 64$. So it cannot exceed with 63(11111). So if we either increment 1 in (11111) or decrement 1 from(000000) to handle that we have two flags



If the stack is FULL set to 1

If the stack is empty EMTY set to 1

DR contain binary data to be written or read out of the stack.

Push operation: Initially SP is cleared to 0, EMPTY set as 1 and FULL set as 0. It means stack is marked empty.

So if stack is not full ($FULL == 0$) then new item is inserted into stack

- ① $SP \leftarrow SP + 1$ (Increment stack pointer)
- ② $M[SP] \leftarrow DR$ Write item on top of the stack pop
- ③ If ($SP == 0$) then ($FULL \leftarrow 1$) check if stack is full
 $EMPTY \leftarrow 0$

Pop operation: An element is deleted from the stack
 if stack is non-empty $\neg \neg EM$.

- ① $DR \leftarrow M[SP]$ Read item from top of stack
- ② $SP \leftarrow SP - 1$ Decrement SP
- ③ If ($SP == 0$) then $EMPTY \leftarrow 1$ (check if stack is empty)
- ④ $FULL \leftarrow 0$ Mark stack not full

Instruction Format

A Computer has Variety of instruction codes formats. It is function of Control Unit within the CPU to interpret each instruction code & necessary control functions needed to process the instructions. Format of an instruction is usually a rectangular box symbolizing the bits of the instruction.

Most common fields found in instruction format are

1. An operational code field that specifies the op to be performed
2. An address field that designates a memory address or processor register.
3. A mode field that specifies the way the operand at the eff address is determined.

Register address

Operands residing in memory are specified by their memory address. Operands reside in processor registers are specified with a reg. address. Register add is a binary number of K bits that defines one of 2^K reg. in CPU.

CPU with 16 process register R₀ - R₁₅ will have reg-address for 4 bits.

No. of add fields depends on internal organization of registers.

1. Single accumulator Organization
2. General register Organization
3. Stack Organization

Single Accumulator Organization

All instructions performed with an implied accumulator register. Use one address field.

ADD instructions in this case result in the operation

$$AC \leftarrow AC + M[x]$$

\downarrow \hookrightarrow Memory word located at add. x
Accumulator Reg.

General Register Organization

Needs 3 register add fields

$$ADD R_1, R_2, R_3$$

$$R_1 \leftarrow R_2 + R_3$$

No. of add. fields can be reduced from 3 \rightarrow 2, if destination reg. is same as one of input registers

$$ADD R_1, R_2$$

$$R_1 \leftarrow R_1 + R_2$$

Computer with need multiple processor register use the move instruction with a MOV to symbolize a transfer instruction.

Stack Organization

→ Here we have push & pop operation require an add field.

Instruction PUSH x push word at address x to the top of stack

Stack pointer updated automatically.

Operation-type instruction don't need add field in stack.

Inst ADD in stack uses no add field.

There is no need to specify operands with an address field since all operands are implied to be in the stack.

Three-Address Instruction

Here add field use to specify process reg. & memory operand.

$$X = (A+B) \times (C+D)$$

ADD R₁, A, B R₁ ← M[A] + M[B]

ADD R₂, C, D R₂ ← M[C] + M[D]

MUL X, R₁, R₂ M[X] ← R₁ * R₂

We assume Computer has two process reg. R₁ & R₂

Two address Instructions

Most Common in Commercial Computers

$$x = (A+B) \times (C+D)$$

MOV	R ₁ , A	R ₁ ← M[A]
ADD	R ₁ , B	R ₁ ← R ₁ + M[B]
MOV	R ₂ , C	R ₂ ← M[C]
ADD	R ₂ , D	R ₂ ← R ₂ + M[D]
MUL	R ₁ , R ₂	R ₁ ← R ₁ × R ₂
MOV	X, R ₁	M[X] ← R ₁

MOV instruction is used to transfer operand to & from memory & process registers.

One address Instruction

Uses implied accumulator (Ac) for all data manipulation

$$x = (A+B) \times (C+D)$$

LOAD	AS A	AC ← M[A]
ADD	B	AC ← AC + M[B]
STORE	T	M[T] ← AC
LOAD	C	AC ← M[C]
ADD	D	AC ← AC + M[D]
MUL	T	AC ← AC × M[T]
STORE	X	M[X] ← AC

All operations are performed b/w acc. & memory operand. T is a temporary memory location

Zero - address Instruction

Stack Organization Computer does not take add field for ADD & MUL

The PUSH & POP not need an add field to specify the operand the (communicates with stack).

$$X = (A+B) \times (C+D)$$

TOS (Top of Stack)

PUSH A TOS $\leftarrow A$

PUSH B TOS $\leftarrow B$

ADD TOS $\leftarrow (A+B)$

PUSH C TOS $\leftarrow C$

PUSH D TOS $\leftarrow D$

ADD TOS $\leftarrow (C+D)$

MUL TOS $\leftarrow (C+D) \times (A+B)$

POP X M[X] $\leftarrow TOS$

Addressing Modes

Operation field in an instruction specifies operation to be performed. Operation must be executed on some data or memory add. Way operands are choose during program execution depend on addressing mode.

Addressing mode specifies a rule for interpreting or modifying the add field of the instructions before the operand is actually referred.

Refer odd Mode

0000 111
R0 R1 R2 R3 R4 R5 R6 R7

An instruction to cycle has 3 main steps

1. Fetch instruction from memory
2. Decode instruction
3. Execute instruction

Types of addressing Mode

1. Implied Mode:-

Operand is specified implicitly in the definition of instruction

Used for Zero & One add field

Instruction
Data

2. Immediate Mode:-


Operand is specified in the instruction. To this instruction has an operand field other than add field. The operand field contains actual operand to be used in conjunction.

opcode | Address | This data is gen.
→ Data is directly stored here Constant

3. Register Mode:-


Operand is present in the register

Register no is stored / written in instruction



Register Indirect Mode

Here register contain add of operand rather than operand itself




Auto increment & Auto decrement Mode

It is similar to register indirect mode except that register is \uparrow or \downarrow after or before its value is used to access memory. It is necessary to \uparrow or \downarrow the register after every access. This is achieved using \uparrow or \downarrow instruction


Direct Address Mode:-

Actual address is given in instructions
Used to access Variable




Indirect Address Mode:-

- Used to implement pointers & passing par.
- 2 Memory access req.



Relative addressing mode

Effective address = PC + offset



Computer Instructions

- Data transfer Instruction
- Data Manipulation Instruction
- Program control Instruction

a) Data transfer Instructions

↳ Move data from one location to another without changing the data content.

Load (LD) - Transfer from memory to process reg.

Store (ST) - Transfer from process reg to memory

Move (MOV) - Transfer from one to another reg.

Exchange (XCH) - Swaps info b/w two reg.

Input (IN)

Output (OUT) ↗ Transfer among reg input or output

Push ↗ Transfer b/w processor reg & a memory stack

Pop ↗

Data Manipulation Instruction

Data manipulation instruction performs operations on data & provide the computational capabilities.

Divided into 3 parts

- a) Arithmetic instruction ADD, SUB, MUL, DIV
- b) logical 8 bit Manipulation CLR, AND, OR, XOR
- c) Shift instruction SHR, SHL, ROR, ROL

Program Control Instruction

Instructions are always stored in successive memory locations.

When processed in CPU the instruction is fetched from consecutive memory location & executed.

Each time a instruction is fetched program counter is incremented so it contains add of next instruction.

After data transfer & execution control goes to fetch cycle.

On other hand program control instruction is a type of instruction when executed may altered by flow of execution.



Program Counter instruction modify & change flow of program. It alters seq. of program execution.

Branch (BR) & Jump (JMP) inst may be conditional or unconditional, when executed the branch not cause a transfer of value of ADR into PC


Condition skip (SKP) Skip next instruction if code match.

Status Bit Conditions (Not That)

It is also called condition-code bits or flag bits

The four status bit are symbolized by C, S, Z, V

The bits are set or cleared as a result of an operation performed in the ALU.



Refer Data Toms Slide

last

Date: / /

MON TUE WED THU FRI SAT SUN

Bit (v) overflow: It is Set to 1 if the exclusive-OR of the bit last to carry is equal to 1 & cleared to 0 otherwise.

Control Branch Instructions

A Branch is an instruction in a Computer program that can cause a computer to begin executing a diff instruction & thus deviate from default behaviour.

Program Interrupt

↳ Use to handle Variety of problems arise out of normal program sequence.

Transfer of program control from a currently running program to another program as a result of external or internal request.

Control return to original program.

Interrupt is usually initiated by an internal or external signal rather than form the execution of an inst.

After the program has been interrupted & the Service routine been executed, the CPU must return to exactly the same state that it was when the interrupt occurred.

The state of the CPU at the end of the execution cycle is determined from:-

1. The content of all program counter
2. The content of all process register
3. The content of certain status conditions

Program Word Status: - The collection of all status bit conditions in the CPU is sometimes called a program status word or PSW.

Types of interrupts:

1. External interrupts: Come from I/O devices, from a timing device etc.
eg I/O device requesting, transfer of data, power failure
2. Internal interrupts: Internal interrupts arise from illegal or erroneous use of an instruction or data. It is also called traps.
eg attempt to divide by zero, register overflow, stack overflow
3. Software interrupts: External & Internal interrupt are initiated from signal occur in hardware of the CPU.
A software interrupt is initiated by executing an int. Software interrupt is a special call instruction that behaves like an interrupt rather than a subroutine call.

CISC


RISC

- | | |
|-------------------------------------|----------------------------------|
| 1) Complex Instruction Set Computer | Reduced instruction Set Computer |
| 2) Large no. of instructions | less no. of instructions |
| 3) Variable length inst format | Fixed length Inst format |
| 4) Large no. of addressing modes | Few no. of AM |
| 5) Cost is high | low cost |
| 6) More powerful | less powerful |
| 7) Several cycle inst | Single cycle inst. |
| 8) Manipulate directly into memory | Only in register |

Pipeline & Parallel processing

Pipelining is a technique of breaking a sequential process into sub-segments or sub-operations. Each sub-operation takes place in a dedicated segment together with all other segments.

Pipelining Vs Sequential processing




Parallel Processing

Term used to denote a large class of techniques that are used to provide simultaneous data-processing increase computational speed

Instead of processing each instruction sequentially as in a conventional computer a parallel processing system is able to perform concurrent data processing.

System has two or more ALU able to execute two or more instructions.

Multiple Functional Points



Way of Separating the execution unit into eight functional Units operating in parallel.

The operands in the register are applied to one of the units depending on the operation specified by the instruction associated with the operand.

The operations performed in each functional unit is indicated in each block of the diagram.

Adder & Integer multiplier perform arithmetic operation with integers no.

Floating point operations are separated into 3 circuits for parallel operation.

Flynn's Classification

Organization of a Computer System by the no. of instructions & data items that are manipulated Sim.

Normal operation of a computer is to fetch inst from memory & execute them in processor.

Sq. of inst fetch from memory form a inst stream

Operations performed on the data in the processor constitutes a data stream


Date: _____ / _____ / _____

ACM SIGGRAPH 2003

Elynn divide computer into 4 major groups


① Single Instruction Stream, Single data Stream (SISD)

Single Computer, contain Single Control Unit, processor, Memory Unit. Instruction are executed Sequentially and System may or may not have internal parallel processing.




② Single Instruction Stream, Multiple Data Stream (SIMD)

Many processing unit under the supervision of a common control unit: all processor receive the same inst. from the control unit but operate on diff. items of data.




③ Multiple Instruction Stream, Single data Stream
(MISD)

N_n of Processing Units performing diff inst operations by using diff inst. on the same data set.



④ Multiple Instruction Stream, Multiple data Stream

System Capable of performing processing Several program at the Same time Most multiprocessor & multi Computer System.



Pipelining is a process of decomposing a Seq. Process into sub-operations with each sub-process being executed in a special dedicated segment.

A pipeline is visualized as collection of processing segments through which binary int flows.

Result obtained from each segment transfer to next segment in the pipeline.

Eg. Suppose that we want to perform the combined multiply & add operation with a stream of no.

$A_i \times B_i + C_i$
 $i=1 \rightarrow 7$

Each sub-operation can be implemented in a segment with a pipeline

Each segment has two reg. and a combinational circuit.

Sub operations are as follows

$$R_1 \leftarrow A, R_2 \leftarrow B$$


Input A8B

$$R_3 \leftarrow R_1 \times R_2, R_4 \leftarrow C$$

Multiply 8 Input C

$$R_5 \leftarrow R_3 + R_4$$

Add C to product



clock pulse	Segment 1		Segment 2		Segment 3	
No.	R ₁	R ₂	R ₃	R ₄	R ₅	
1	A ₁	B ₁				
2	A ₂	B ₂	A ₁ × B ₁	C ₁	B	
3	A ₃	B ₃	A ₂ × B ₂	C ₂	A ₁ × B ₁ + C ₁	
4	A ₄	B ₄	A ₂ × B ₃	C ₃	A ₂ × B ₂ + C ₂	
5	A ₅	B ₅	A ₄ × B ₄	C ₄	A ₃ × B ₃ + C ₃	
6	A ₆	B ₆	A ₅ × B ₅	C ₅	A ₄ × B ₄ + C ₄	
7	A ₇	B ₇	A ₆ × B ₆	C ₆	A ₅ × B ₅ + C ₅	
8			A ₇ × B ₇	C ₇	A ₆ × B ₆ + C ₆	
9					A ₇ × B ₇ + C ₇	


General Consideration

Any operation that can be decomposed into sub operation of some complexity can be done under pipeline processor.

General Structure of four Segment Pipeline

- The operands pass through all four segments in a fixed seq. Each segment contains a combinational circuit S_i ; or a sub-operation over the data stream flowing through the pipe.
- The segments are separated by reg. R_i ; that holds the intermediate result

Task is defined as the total operation performed going through all segments in pipeline.



- The behaviour of such pipeline is illustrated with a space-time diagram

Spare time diagram for four segment task from
 $T_1 \rightarrow T_6$

Segment	1	2	3	4	5	6	7	8	9
1	T_1	T_2	T_3	T_4	T_5	T_6			
2		T_1	T_2	T_3	T_4	T_5	T_6		
3			T_1	T_2	T_3	T_4	T_5	T_6	
4				T_1	T_2	T_3	T_4	T_5	T_6

To complete n task with k -segment pipeline
 req $k + (n-1)$ clock cycles

Aithmetic Pipeline

Pipeline arithmetic Units are usually found in very high speed computers. They are used to implement F-P operations, multiplications of F-P numbers

Peripheral Devices

Devices that are under direct control of the computer are said to be connected on-line. The devices are designed to search info. into or out of the memory unit upon command from the CPU.

I/O devices connected to computer are called peripheral devices.

Monitor & Keyboard

Video monitors are the most commonly used peripheral. They consist of a keyboard as the input device & a display unit as the output device.

Printer

Printer provide a permanent record on paper of computer output data or text.

Types

- ↳ Daisy wheel Printer
- ↳ Dot Matrix "
- ↳ laser printer

Magnetic tape & Magnetic disk

Magnetic tape are used most for storing files of data for eg a Company pay roll record.

Mag. disks have high-speed rotational surfaces coated with magnetic material.

I/O Interface

Date: / /


MON TUE WED THU FRI SAT SUN

I/O interface provide a method for transmitting inf. b/w internal storage & external I/O.

Peripherals connected to a computer need special communication links for interfacing them with the CPU.

Major differences are:-

- a) Peripherals are electro mechanical & electromechanical devices & their manner of op. is different from the op. of the CPU & memory.
- b) Data transfer rate of peripherals is usually slower than the CPU.
- c) Data codes & formats in peripherals differ from word format in CPU.
- d) Op. modes of peripherals are diff from each other & must be controlled.



In this we have two data reg called ports, a control reg, a status reg, bus buffer & timing & control.

It communicate with CPU through data bus.

The chip select & register select determine address assigned to interface. The I/o read & write are two lines specially for input & output.

The I/o data to & from the device can be transferred into either port A or port B.

If interface is a printer then it only serves output data but if it is a character reader then only serves input data.

Control reg receives control info from the CPU.
By loading app bits into Control reg. The interface & I/O device attached to it can be placed in Variety of operating modes.

Bits in Status reg used for Status Code is for recording errors that may occur during data transfer.

Asynchronous Data Transfer

Internal operations in a digital system are synchronized by a common clock pulse supplied by a common pulse generator.

clock pulse are applied to all reg within a unit & all data transfer within reg occur simultaneously during the occurrence of a clk pulse.

Two units such as CPU & I/O interface are designed independently of each other.


If the reg in the interface share a common clock pulse with the CPU reg. the transfer b/w two units is synchronous.

The internal timing in each Unit is independent from the other in that each uses its own private clock for internal reg. The two units are said to be asynchronous to each other.


Techniques:-

Asynchronous data transfer b/w two independent Units require Control Signals be transmitted b/w connecting links to indicate time at which data is being transmitted.

1. Strobe control:- Strobe pulse supplied to one of the units to indicate to the other Unit when data is send




Tells when a valid data word is available in bus.



Source Unit first place data on data bus. After a brief delay ensure that data settle to steady value source activate strobe pulse. Now data is on the data bus & strobe signal remain steady in active state for a significant period to allow dest to receive data.

Destination Unit uses falling edge of strobe to transfer data into internal reg. The source removes data from bus after a brief period it disable its strobe pulse.

Handshaking:-




Data transfer procedure when initiated by source. The two handshaking lines are data valid, generated by source & data accepted generated by destination unit.

Source Unit initiates by placing data on bus & enable its data valid signal. The data accepted signal is activated by destination after accepts the data. Source Unit then disables data valid signal then destination disables its data accepted signal.

Direct Memory Access

Transfer of data b/w fast storage device like magnetic disk & memory is limited by CPU.

Removing CPU & let peripheral devices manage memory bus directly improve speed of transfer. This technique called DMA.



DMA has two control signal BR & BG to serve the facilities.

Bus Request:- Input issued by DMA to request the CPU to relinquish control of buses. When input is active CPU terminates the execution of current instruction & place add bus, data, Read write line in high impedance state.

Bus Grant:- CPU activate BG to inform the DMA that buses are in high impedance state. ∵ DMA now take control of buses to conduct memory transfer.

When DMA terminates transfer & then CPU again take back control of buses.

Bus transfer

- a) Burst transfer: In DMA burst transfer a block sequence consisting of a no. of memory words is transferred in a continuous burst till DMA controller is master of memory buses.
- b) Cycle Stealing: In this DMA transfers one data word at a time & then give control back to CPU.


DMA Controller

- Dual interface b/w CPU & I/O device. It needs an add reg., a word count reg., a set add line
- Registers in DMA are selected by the CPU through add bus enabling DS & RS inputs.
- When B6 is 0 CPU can communicate with DMA reg. through its data.
- When B6 is 1 CPU has relinquish the buses & DMA can directly communicate with the memory by specifying add. in the address bus & activating RD SRW

← Address bus

Date: ___/___/___

HOW THE SHED THIS FOL OUT FOL



→ Add Reg.

→ DS

→ RS

→ RD

Control

→ WR

Logic

→ Word Count Reg.

→ Control Reg.

← BR

→ BG

← Interrupt

DMA Request

to I/O device

DMA acknowledge →

Add Reg:- Contains an address to specify desired location in memory. Incremented after each word transferred to memory.

Word Count Reg:- Specifies no. of words must be transferred. This is ↓ by one after each word transfer.

Control Reg:- Specifies mode of transfer
CPU initialise DMA by sending

Date: / /

MON TUE WED THUR FRI SAT SUN

- a) Starting add. of memory block for read or write
- b) Word Count no of words in block
- c) Control to specify mode of transfer.