

Cadence Training Services learning maps provide a comprehensive visual overview of the learning opportunities for Cadence customers. They provide recommended course flows as wel as tool experience and knowledge levels to guide students through a complete learning plan. Learning Maps cover all Cadence® technologies and reference courses available worldwide. For course names, descriptions, and schedules, please select the Browse Catalog button at <a href="https://www.cadence.com/training">https://www.cadence.com/training</a>.

#### Contents

- PCB Design and Analysis
- Custom IC, Analog, and RF Design
- Digital Design and Signoff


- System Design and Analysis
- IC Package Design and Analysis
- Tensilica® Processor IP

Computational Fluid Dynamics

cadence°


## PCB Design and Analysis Learning Map









## IC Package Design and Analysis Learning Map





Advanced


Beginner


















## Circuit Modeling, Analog/Mixed-Signal/RF Circuit Design and Simulation

Custom IC, Analog, Microwave and RF Design Learning Map












\* Number of days for instructor-led course



XL GXL Tiers of Cadence products used in course





#### IC CAD Layout Design and Advanced Nodes

GXL 1

Custom IC, Analog and RF Design Learning Map



### Virtuoso Connectivity-Driven **Layout Transition**



Virtuoso Abstract Generator

SKILL Development of Parameterized Cells NEW

**⊘ 5 4** 



3

**Advanced SKILL** Language Programming NEW

SKILL® Language


Introduction (2) [2]

SKILL Language

**Programming** 

**Programming** 






Virtuoso Layout for Advanced 2 Nodes


T1: Place and Route (2) 17 Land NEW

T2: Electromigration (2) (0.5)

Virtuoso Layout for Advanced **Nodes and Methodology Platform € EXL** 0.5



### **Layout Verification**



Quantus™ Extraction Solution Transistor-Level Series

T1: Overview and Technology Setup NEW **Q** 0.5

> T2: Parasitic Extraction NEW

T3: Extracted

View Flows and

Advanced









Advanced












Image: State of the contract of






## Digital Design and Signoff Learning Map








## System Design and Verification Learning Map




# System Design and Verification Learning Map







## Computational Fluid Dynamics



Advanced

Beginner







© 2020 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo, and the other Cadence marks found at <a href="https://www.cadence.com/go/trademarks">www.cadence.com/go/trademarks</a> are trademarks or registered trademarks or registered trademarks or registered trademarks or service marks of Accellera Systems Initiative Inc. All Arm products are registered trademarks or trademarks or trademarks or service marks owned by MIPI Alliance. All PCI-SIG specifications are registered trademarks or trademarks are the property of their respective owners.