

**Assignment - 3**  
**32-bit Brent Kung Adder**  
**EE 671 - VLSI Design**



Name:	<b>Satvikkumar Patel</b>
Roll number:	23M1117
Program:	M.tech (EE5 - Electronic Systems)
Department:	Electrical Engineering
Date of Sub:	7th Oct, 2023

Tuesday  
Sep. 26, 2023

**EE 671: VLSI Design**  
**Assignment 3**

Due on Saturday  
Oct. 07, 2023

**Q-1** Describe a 32 bit Brent Kung adder in VHDL and simulate it using a test bench. Your description should use `std_logic` types for various signals. You can use the public domain tool “ghdl” for VHDL simulation.

- a) Logic functions AND, XOR,  $A + B.C$  and  $A.B + C.(A+B)$  are required for computing different orders of G, P and final sum and carry outputs. A template file with entity/architecture pairs for these functions is appended at the end. You should modify that code to implement delays for logic functions as given below:

Function	Delay in ps
AND	300 + last two digit of your roll number
$A + B.C$	400 + last two digits of your roll number
XOR	600 + 2*last two digits of your roll number
$A.B + C.(A+B)$	600 + 2*last two digits of your roll number

- b) Using the above entities as components, write structural descriptions of each level of the tree for generating various orders of G and P values.  
The rightmost blocks of all levels should use the already available value of C0 to compute the output carry directly using the logic block for  $A.B + C.(A+B)$  and use these instead of the G values for computation of P and G for the next level.
- c) Using the outputs of the tree above, write structural VHDL code for generating the bit wise sum and carry values. Test the final adder with a test bench which reads pairs of 16 bit words and a single bit input carry value from a file, applies these to the adder and compares the result with the expected 16 bit sum and 1 bit carry values stored in the same file.  
This test should be carried out for 10 randomly chosen input combinations.  
It should use assert statements to flag errors if there is a mismatch between the computed sum/carry and the stored sum/carry.

```
-- simple gates with trivial architectures
library IEEE;
use IEEE.std_logic_1164.all;

entity andgate is
    port (A, B: in std_ulogic;
          prod: out std_ulogic);
end entity andgate;

architecture trivial of andgate is
begin
    prod <= A AND B AFTER 300 ps;
end architecture trivial;
```

```

library IEEE;
use IEEE.std_logic_1164.all;

entity xorgate is
    port (A, B: in std_ulogic;
          uneq: out std_ulogic);
end entity xorgate;

architecture trivial of xorgate is
begin
    uneq <= A XOR B AFTER 600 ps;
end architecture trivial;

library IEEE;
use IEEE.std_logic_1164.all;

entity abcgate is
    port (A, B, C: in std_ulogic;
          abc: out std_ulogic);
end entity abcgate;

architecture trivial of abcgate is
begin
    abc <= A OR (B AND C) AFTER 400 ps;
end architecture trivial;

-- A + C.(A+B) with a trivial architecture
library IEEE;
use IEEE.std_logic_1164.all;

entity Cin_map_G is
    port(A, B, Cin: in std_ulogic;
          Bit0_G: out std_ulogic);
end entity Cin_map_G;

architecture trivial of Cin_map_G is
begin
    Bit0_G <= (A AND B) OR (Cin AND (A OR B)) AFTER 600 ps;
end architecture trivial;

```

## HDL CODE

The delays for trivial architectures are taken as per the roll number 23M1117.

```
1  -- simple gates with trivial architectures
2
3  library IEEE;
4  use IEEE.std_logic_1164.all;
5  entity andgate is
6  port (A, B: in std_ulogic;
7  prod: out std_ulogic);
8  end entity andgate;
9  architecture trivial of andgate is
10 begin
11 prod <= A AND B AFTER 317 ps;
12 end architecture trivial;
13
14 library IEEE;
15 use IEEE.std_logic_1164.all;
16 entity xorgate is
17 port (A, B: in std_ulogic;
18 uneq: out std_ulogic);
19 end entity xorgate;
20 architecture trivial of xorgate is
21 begin
22 uneq <= A XOR B AFTER 634 ps;
23 end architecture trivial;
24
25 library IEEE;
26 use IEEE.std_logic_1164.all;
27 entity abcgate is
28 port (A, B, C: in std_ulogic;
29 abc: out std_ulogic);
30 end entity abcgate;
31 architecture trivial of abcgate is
32 begin
33 abc <= A OR (B AND C) AFTER 417 ps;
34 end architecture trivial;
35
36
37 -- A + C.(A+B) with a trivial architecture
38
39 library IEEE;
40 use IEEE.std_logic_1164.all;
41 entity Cin_map_G is
42 port(A, B, Cin: in std_ulogic;
43 Bit0_G: out std_ulogic);
44 end entity Cin_map_G;
45 architecture trivial of Cin_map_G is
46 begin
47 Bit0_G <= (A AND B) OR (Cin AND (A OR B)) AFTER 634 ps;
48 end architecture trivial;
49
50
51 -- Brent Kung Adder
52
53
54 library IEEE;
55 use IEEE.std_logic_1164.all;
56 use IEEE.numeric_std.all;
57
58 entity brent_kung is
```

```

59 port(A, B : in std_ulogic_vector (31 downto 0);
60      Cin : in std_ulogic;
61      Sum : out std_ulogic_vector (31 downto 0);
62      Cout : out std_ulogic);
63 end entity;
64
65 architecture rtl of brent_kung is
66
67 component andgate
68   port (A, B: in std_ulogic;
69         prod: out std_ulogic);
70 end component;
71
72 component xorgate is
73   port (A, B: in std_ulogic;
74         uneq: out std_ulogic);
75 end component;
76
77 component abcgate is
78   port (A, B, C: in std_ulogic;
79         abc: out std_ulogic);
80 end component;
81
82 component Cin_map_G is
83   port(A, B, Cin: in std_ulogic;
84         Bit0_G: out std_ulogic);
85 end component;
86
87 signal g1, p1 : std_ulogic_vector (31 downto 0);
88 signal g2, p2 : std_ulogic_vector (15 downto 0);
89 signal g3, p3 : std_ulogic_vector (7 downto 0);
90 signal g4, p4 : std_ulogic_vector (3 downto 0);
91 signal g5, p5 : std_ulogic_vector (1 downto 0);
92 signal g6, p6 : std_ulogic;
93
94 signal temp_C : std_ulogic_vector (32 downto 0);
95 signal temp_s : std_ulogic_vector (31 downto 0);
96
97 begin
98
99 -- Finding different order Generate and Propagate values.
100
101 -- 1st Order:
102
103 order_1 : for i in 0 to 31 generate
104   if_gen :if i=0 generate
105     G_1_0 : Cin_map_G port map (a(i),b(i), cin, g1(i));
106   end generate if_gen;
107   if_gen2 : if i>0 generate
108     G_1 : andgate port map (a(i), b(i), g1(i));
109   end generate if_gen2;
110   P_1 : xorgate port map (a(i), b(i), p1(i));
111 end generate order_1;
112
113
114 -- 2nd Order:
115
116 order_2 : for i in 0 to 15 generate
117   G_2 : abcgate port map (g1((2*i)+1), p1((2*i)+1), g1(2*i), g2(i));
118   P_2 : andgate port map (p1((2*i)+1), p1(2*i), p2(i));
119 end generate order_2;
120

```

```

121
122 -- 3rd Order:
123 order_3 : for i in 0 to 7 generate
124     G_3 : abcgate port map (g2((2*i)+1), p2((2*i)+1), g2(2*i), g3(i));
125     P_3 : andgate port map (p2((2*i)+1), p2(2*i), p3(i));
126 end generate order_3;
127
128
129 -- 4th Order:
130 order_4 : for i in 0 to 3 generate
131     G_4 : abcgate port map (g3((2*i)+1), p3((2*i)+1), g3(2*i), g4(i));
132     P_4 : andgate port map (p3((2*i)+1), p3(2*i), p4(i));
133 end generate order_4;
134
135
136 --5th Order:
137 order_5 : for i in 0 to 1 generate
138     G_5 : abcgate port map (g4((2*i)+1), p4((2*i)+1), g4((2*i)), g5(i));
139     P_5 : andgate port map (p4((2*i)+1), p4((2*i)), p5(i));
140 end generate order_5;
141
142
143
144 --6th order:
145
146 order_6_G_5 : abcgate port map (g5(1), p5(1), g5(0), g6);
147 order_6_P_5 : andgate port map (p5(1), p5(0), p6);
148
149 -- Generate different Carry
150
151 temp_c(0) <= cin;
152 temp_c(1) <= G1(0);
153 temp_c(2) <= G2(0);
154 temp_c_3: abcgate port map (G1(2), P1(2), temp_c(2), temp_c(3));
155 temp_c(4) <= G3(0);
156 temp_c_5: abcgate port map (G1(4), P1(4), temp_c(4), temp_c(5));
157 temp_c_6: abcgate port map (G2(2), P2(2), temp_c(4), temp_c(6));
158 temp_c_7: abcgate port map (G1(6), P1(6), temp_c(6), temp_c(7));
159 temp_c(8) <= G4(0);
160 temp_c_9: abcgate port map (G1(8), P1(8), temp_c(8), temp_c(9));
161 temp_c_10: abcgate port map (G2(4), P2(4), temp_c(8), temp_c(10));
162 temp_c_11: abcgate port map (G1(10), P1(10), temp_c(10), temp_c(11));
163 temp_c_12: abcgate port map (G3(2), P3(2), temp_c(8), temp_c(12));
164 temp_c_13: abcgate port map (G1(12), P1(12), temp_c(12), temp_c(13));
165 temp_c_14: abcgate port map (G2(6), P2(6), temp_c(12), temp_c(14));
166 temp_c_15: abcgate port map (G1(14), P1(14), temp_c(14), temp_c(15));
167 temp_c(16) <= G5(0);
168 temp_c_17: abcgate port map (G1(16), P1(16), temp_c(16), temp_c(17));
169 temp_c_18: abcgate port map (G2(8), P2(8), temp_c(16), temp_c(18));
170 temp_c_19: abcgate port map (G1(18), P1(18), temp_c(18), temp_c(19));
171 temp_c_20: abcgate port map (G3(4), P3(4), temp_c(16), temp_c(20));
172 temp_c_21: abcgate port map (G1(20), P1(20), temp_c(20), temp_c(21));
173 temp_c_22: abcgate port map (G2(10), P2(10), temp_c(20), temp_c(22));
174 temp_c_23: abcgate port map (G1(22), P1(22), temp_c(22), temp_c(23));
175 temp_c_24: abcgate port map (G4(2), P4(2), temp_c(16), temp_c(24));
176 temp_c_25: abcgate port map (G1(24), P1(24), temp_c(24), temp_c(25));
177 temp_c_26: abcgate port map (G2(12), P2(12), temp_c(24), temp_c(26));
178 temp_c_27: abcgate port map (G1(26), P1(26), temp_c(26), temp_c(27));
179 temp_c_28: abcgate port map (G3(6), P3(6), temp_c(24), temp_c(28));
180 temp_c_29: abcgate port map (G1(28), P1(28), temp_c(28), temp_c(29));
181 temp_c_30: abcgate port map (G2(14), P2(14), temp_c(28), temp_c(30));
182 temp_c_31: abcgate port map (G1(30), P1(30), temp_c(30), temp_c(31));

```

```
183 temp_c(32) <= G6;
184
185
186 sum_out : for i in 0 to 31 generate
187     sum_is : xorgate port map (P1(i), temp_c(i), temp_s(i));
188 end generate sum_out;
189
190 sum <= temp_s;
191 cout <= temp_c(32);
192
193 end architecture rtl;
```

## TestBench

The inputs A, B, Cin, t\_sum, and t\_cout are taken from a file called **"inputs.txt"**, and used to compare the results and assert statements for success or error.

```
1 library STD;
2 library IEEE;
3 use std.textio.all;
4 use ieee.std_logic_textio.all;
5 use IEEE.std_logic_1164.all;
6 use IEEE.numeric_std.all;
7
8 entity tb_test is
9 end entity;
10
11 architecture tb_rtl of tb_test is
12
13 component brent_kung is
14 port(A, B : in std_ulogic_vector (31 downto 0);
15      Cin : in std_ulogic;
16      Sum : out std_ulogic_vector (31 downto 0);
17      Cout : out std_ulogic);
18 end component;
19
20 signal t_sum : std_ulogic_vector(32 downto 0);
21 signal sum : std_ulogic_vector(31 downto 0);
22 signal t_cout : std_ulogic;
23 signal A : std_ulogic_vector(31 downto 0);
24 signal B : std_ulogic_vector(31 downto 0);
25 signal cin : std_ulogic;
26 signal cout : std_ulogic;
27 signal t_sum_s : std_ulogic_vector(31 downto 0);
28
29
30 begin
31
32 process
33
34 file infile: text open read_mode is "inputs.txt";
35
36 variable t_condition_sum : boolean := FALSE;
37 variable t_condition_carry : boolean := FALSE;
38
39 variable input_line : line;
40 variable A_in : std_ulogic_vector(31 downto 0);
41 variable B_in : std_ulogic_vector(31 downto 0);
42 variable t_sum : std_ulogic_vector(31 downto 0);
43 variable C_in : std_ulogic;
44 variable t_cout : std_ulogic;
45
46
47 begin
48 while not endfile(infile) loop
49
50     readline(infile, input_line);
51     read(input_line, A_in);
52     read(input_line, B_in);
53     read(input_line, C_in);
54     read(input_line, t_sum);
55     read(input_line, t_cout);
56
57 A <= A_in;
```



```

58 B <= B_in;
59 cin <= C_in;
60 t_sum_s <= t_sum;
61
62 wait for 50 ns;
63
64 if t_sum_s = sum then
65     t_condition_sum := TRUE;
66 else
67     t_condition_sum := FALSE;
68 end if;
69
70 if t_cout = cout then
71     t_condition_carry := TRUE;
72 else
73     t_condition_carry := FALSE;
74 end if;
75
76
77 assert t_condition_sum report "Success sum!!" severity note;
78 assert not t_condition_sum report "Error sum" severity note;
79 assert t_condition_carry report "Success Cout!!" severity note;
80 assert not t_condition_carry report "error cout!!" severity note;
81
82 end loop;
83
84
85 end process;
86
87 tb_brent_kung : brent_kung port map (A, B, cin, Sum, Cout);
88
89
90 end architecture tb_rtl;

```

## waveform

As seen, the inputs are taken as from the file as

### inputs:

A = 11110000111100001111000011110000


B = 00000000000000000000000000000000

Cin = 0

### outputs:

sum = 11110000111100001111000011110000

cout = 0



# RTL View

