Assignment - 4

Multiply and Accumulate Circuit with Dadda Reduction Scheme

EE 671 - VLSI Design



Name: Satvikkumar Patel

Roll number: 23M1117

Program: M.tech (EE5 - Electronic Systems)

Department: Electrical Engineering

Date of Sub: November 2, 2023

Monday	EE 671: VLSI Design	Due on Saturday
Oct. 16, 2023	Assignment 4	Oct. 28, 2023

Describe a Multiply-Accumulate circuit which will multiply two 16bit unsigned integer operands and add it to a 32 bit unsigned accumulator. The multiplier should use the Dadda reduction scheme and the 32 bit Brent Kung adder designed by you in the previous assignment for the final addition.

Your description should include a test bench which reads its operands from a file

Your description should use **std_logic** types for various signals. You can use the public domain tool "ghdl" for VHDL simulation.

Compose half adders and full adders using the basic gates (with roll number dependent gate delays) described for the previous assignment.

Test data should contain 10 randomly chosen input combinations. The test bench should use assert statements to flag errors if there is a mismatch between the computed sum/carry and the stored sum/carry.

Note: The pen and paper solution is there in the zip file.

Trivial components used:

Delays are taken according to the roll number scheme.

- AND gate 317ps
- XOR gate 634ps
- A+BC gate 417ps
- AB+C(A+B) 634ps

```
-- simple gates with trivial architectures
3 library IEEE;
use IEEE.std_logic_1164.all;
5 entity andgate is
6 port (A, B: in std_logic;
 prod: out std_logic);
8 end entity andgate;
9 architecture trivial of andgate is
10 begin
prod <= A AND B AFTER 317 ps;
12 end architecture trivial;
14 library IEEE;
use IEEE.std_logic_1164.all;
16 entity xorgate is
port (A, B: in std_logic;
uneq: out std_logic);
19 end entity xorgate;
20 architecture trivial of xorgate is
21 begin
22 uneq <= A XOR B AFTER 634 ps;
 end architecture trivial;
25 library IEEE;
use IEEE.std_logic_1164.all;
27 entity abcgate is
port (A, B, C: in std_logic;
29 abc: out std_logic);
30 end entity abcgate;
31 architecture trivial of abcgate is
32 begin
33 abc <= A OR (B AND C)
                         AFTER 417 ps;
34 end architecture trivial;
36
37 -- A + C.(A+B) with a trivial architecture
39 library IEEE;
use IEEE.std_logic_1164.all;
41 entity Cin_map_G is
port(A, B, Cin: in std_logic;
43 BitO_G: out std_logic);
44 end entity Cin_map_G;
45 architecture trivial of Cin_map_G is
46 begin
47 BitO_G <= (A AND B) OR (Cin AND (A OR B)) AFTER 634 ps;
```

```
48 end architecture trivial;
    - FUll adder
50
51
52 library IEEE;
use IEEE.std_logic_1164.all;
54
55 entity FA is
56 port(A, B, Cin: in std_logic;
57 sum, cout : out std_logic);
58 end entity FA;
60 architecture trivial of FA is
61
62 component xorgate is
       port (A, B: in std_logic;
63
       uneq: out std_logic);
  end component;
65
66
67
  component Cin_map_G is
       port(A, B, Cin: in std_logic;
69
       BitO_G: out std_logic);
   end component;
72
73 signal temp_sum : std_logic;
74
75 begin
   FA_temp_sum : xorgate port map (A, B, temp_sum);
77
             : xorgate port map (cin, temp_sum, sum);
   FA_Sum
   FA_carryout : cin_map_G port map (A, B, Cin, cout);
80
81 end architecture trivial;
82
83
   --Half Adder
84
85 library IEEE;
86 use IEEE.std_logic_1164.all;
88 entity HA is
89 port(A, B : in std_logic;
90 sum, cout : out std_logic);
  end entity HA;
93 architecture trivial of HA is
94
95 component andgate
   port (A, B: in std_logic;
96
97 prod: out std_logic);
98 end component;
99
  component xorgate is
100
       port (A, B: in std_logic;
101
       uneq: out std_logic);
102
  end component;
103
106 begin
107
   HA_sum : xorgate port map (A, B, sum);
108
  HA_carryout : andgate port map (A, B, cout);
```

```
end architecture trivial;
```

VHDL Code for MAC with Dadda reduction scheme:

```
library ieee;
use ieee.std_logic_1164.all;
3 use ieee. numeric_std.all;
_{5} entity MAC_32 is
   port(a, b : in std_logic_vector(15 downto 0);
        acc : in std_logic_vector(31 downto 0);
        result : out std_logic_vector(32 downto 0));
  end entity;
11 architecture a1 of MAC_32 is
signal cin : std_logic := '0';
 -- stage0 signals
14
signal s0_0 : std_logic_vector(31 downto 0);
signal s0_1 : std_logic_vector(15 downto 0);
18 signal s0_2 : std_logic_vector(16 downto 1);
19 signal s0_3 : std_logic_vector(17 downto 2);
20 signal s0_4 : std_logic_vector(18 downto 3);
signal s0_5 : std_logic_vector(19 downto 4);
signal s0_6 : std_logic_vector(20 downto 5);
signal s0_7 : std_logic_vector(21 downto 6);
signal s0_8 : std_logic_vector(22 downto 7);
signal s0_9 : std_logic_vector(23 downto 8);
signal s0_10 : std_logic_vector(24 downto 9);
27 signal s0_11 : std_logic_vector(25 downto 10);
signal s0_12 : std_logic_vector(26 downto 11);
signal s0_13 : std_logic_vector(27 downto 12);
signal s0_14 : std_logic_vector(28 downto 13);
signal s0_15 : std_logic_vector(29 downto 14);
signal s0_16 : std_logic_vector(30 downto 15);
34
  -- stage1 signals
35
signal s1_0 : std_logic_vector(31 downto 0);
signal s1_1 : std_logic_vector(30 downto 0);
signal s1_2 : std_logic_vector(29 downto 1);
signal s1_3 : std_logic_vector(28 downto 2);
40 signal s1_4 : std_logic_vector(27 downto 3);
41 signal s1_5 : std_logic_vector(26 downto 4);
42 signal s1_6 : std_logic_vector(25 downto 5);
43 signal s1_7 : std_logic_vector(24 downto 6);
44 signal s1_8 : std_logic_vector(23 downto 7);
45 signal s1_9 : std_logic_vector(22 downto 8);
46 signal s1_10 : std_logic_vector(21 downto 9);
47 signal s1_11 : std_logic_vector(20 downto 10);
48 signal s1_12 : std_logic_vector(20 downto 11);
49
  -- stage2 signals
50
51
52 signal s2_0: std_logic_vector(31 downto 0);
signal s2_1: std_logic_vector(30 downto 0);
54 signal s2_2: std_logic_vector(29 downto 1);
signal s2_3: std_logic_vector(28 downto 2);
```

```
signal s2_4: std_logic_vector(27 downto 3);
57 signal s2_5: std_logic_vector(26 downto 4);
signal s2_6: std_logic_vector(25 downto 5);
signal s2_7: std_logic_vector(24 downto 6);
60 signal s2_8: std_logic_vector(24 downto 7);
62 -- stage3 signals
64 signal s3_0 : std_logic_vector(31 downto 0);
65 signal s3_1 : std_logic_vector(30 downto 0);
66 signal s3_2 : std_logic_vector(29 downto 1);
67 signal s3_3 : std_logic_vector(28 downto 2);
68 signal s3_4 : std_logic_vector(27 downto 3);
69 signal s3_5 : std_logic_vector(27 downto 4);
  -- stage4 signals
71
72
73 signal s4_0 : std_logic_vector(31 downto 0);
74 signal s4_1 : std_logic_vector(30 downto 0);
75 signal s4_2 : std_logic_vector(29 downto 1);
76 signal s4_3 : std_logic_vector(29 downto 2);
77
78 -- stage5 signals
so signal s5_0 : std_logic_vector(31 downto 0);
si signal s5_1 : std_logic_vector(30 downto 0);
signal s5_2 : std_logic_vector(30 downto 1);
83
84 -- stage6 signals
85
86 signal s6_0 : std_logic_vector(31 downto 0);
87 signal s6_1 : std_logic_vector(31 downto 0);
89
90 component andgate
91 port (A, B: in std_logic;
        prod: out std_logic);
93 end component andgate;
94
  component HA is -- used for half adder
  port (A, B: in std_logic;
         sum, cout: out std_logic);
97
98
  end component HA;
  component FA is -- used for full adder
100
  port (A, B, Cin: in std_logic;
101
        sum, cout: out std_logic);
   end component FA;
103
104
   component brent_kung is
105
      port (a,b: in std_logic_vector(31 downto 0);
106
            cin : in std_logic;
107
          sum : out std_logic_vector(31 downto 0);
         cout : out std_logic);
   end component brent_kung;
110
112 begin
114
   -- stage0 signals assignment
115
   s0_0 <= acc;
116
   g1: for i in 0 to 15 generate
117
```

```
r1: andgate port map (a(i), b(0), s0_1(i));
    end generate g1;
119
120
    g2: for i in 1 to 16 generate
121
   r2: andgate port map (a(i-1), b(1), s0_2(i));
123
    end generate g2;
124
    g3: for i in 2 to 17 generate
125
   r3: and gate port map (a(i-2), b(2), s0_3(i));
126
127
    end generate g3;
    g4 : for i in 3 to 18 generate
   r4: andgate port map (a(i-3), b(3), s0_4(i));
130
    end generate g4;
132
    g5: for i in 4 to 19 generate
134
   r5: andgate port map(a(i-4), b(4), s0_5(i));
    end generate g5;
135
136
    g6: for i in 5 to 20 generate
137
    r6: andgate port map (a(i-5), b(5), s0_6(i));
138
    end generate g6;
139
140
    g7: for i in 6 to 21 generate
141
142
    r7: andgate port map (a(i-6), b(6), s0_7(i));
    end generate g7;
143
144
145
    g8: for i in 7 to 22 generate
    r8: andgate port map (a(i-7), b(7), s0_8(i));
146
    end generate g8;
147
148
    g9: for i in 8 to 23 generate
   r9: andgate port map (a(i-8), b(8), s0_9(i));
150
    end generate g9;
151
152
    g10: for i in 9 to 24 generate
153
    r10: andgate port map (a(i-9), b(9), s0_10(i));
154
    end generate g10;
156
    g11: for i in 10 to 25 generate
157
    r11: andgate port map (a(i-10), b(10), s0_11(i));
158
    end generate;
    g12: for i in 11 to 26 generate
161
   r12: andgate port map (a(i-11), b(11), s0_12(i));
162
    end generate g12;
163
164
    g13: for i in 12 to 27 generate
165
    r13: andgate port map (a(i-12), b(12), s0_13(i));
166
    end generate g13;
167
168
    g14: for i in 13 to 28 generate
169
    r14: andgate port map (a(i-13), b(13), s0_14(i));
170
    end generate g14;
171
    g15: for i in 14 to 29 generate
    r15: andgate port map (a(i-14), b(14), s0_15(i));
174
    end generate g15;
175
176
177
    g16: for i in 15 to 30 generate
   r16: andgate port map (a(i-15), b(15), s0_16(i));
    end generate g16;
```

```
s2:
         HA port map (s0_0(12), s0_1(12), s1_0(12), s1_2(13));
181
182
    s3: HA port map (s0_3(13), s0_4(13), s1_1(13), s1_4(14));
183
184
    s4 : FA port map (s0_0(13), s0_1(13), s0_2(13), s1_0(13), s1_3(14));
185
186
    s5 : FA port map (s0_0(14), s0_1(14), s0_2(14), s1_0(14), s1_4(15));
187
    s6: FA port map (s0_3(14), s0_4(14), s0_5(14), s1_1(14), s1_5(15));
189
190
    s7 : HA port map (s0_6(14), s0_7(14), s1_2(14), s1_6(15));
191
    s8: FA port map (s0_0(15), s0_1(15), s0_2(15), s1_0(15), s1_4(16));
193
194
    s9 : FA port map (s0_3(15), s0_4(15), s0_5(15), s1_1(15), s1_5(16));
195
196
    s10: FA port map (s0_6(15), s0_7(15), s0_8(15), s1_2(15), s1_6(16));
197
198
          HA port map (s0_9(15), s0_10(15), s1_3(15), s1_7(16));
199
200
    s12 : FA port map (s0_0(16), s0_2(16), s0_3(16), s1_0(16), s1_3(17));
201
202
    s13 : FA port map (s0_4(16), s0_5(16), s0_6(16), s1_1(16), s1_4(17));
203
204
    s14 : FA port map (s0_7(16), s0_8(16), s0_9(16), s1_2(16),s1_5(17));
205
206
    s15 : HA port map (s0_10(16), s0_11(16), s1_3(16),s1_6(17));
207
208
    s16: FA port map (s0_0(17), s0_3(17), s0_4(17), s1_0(17), s1_2(18));
209
    s17: FA port map (s0_5(17), s0_6(17), s0_7(17), s1_1(17), s1_3(18));
211
212
    s18 : FA port map (s0_8(17), s0_9(17), s0_10(17), s1_2(17), s1_4(18));
213
214
    s19 : FA port map (s0_0(18), s0_4(18), s0_5(18), s1_0(18), s1_1(19));
215
216
    s20 : FA port map (s0_6(18), s0_7(18), s0_8(18), s1_1(18),s1_2(19));
217
218
    s21 : FA port map (s0_0(19), s0_5(19), s0_6(19), s1_0(19), s1_1(20));
219
220
221
222
    -- stage1 signals assignments
    g17: for i in 20 to 31 generate
223
    s1_0(i) \le s0_0(i);
224
    end generate g17;
225
    g18: for i in 0 to 11 generate
226
    s1_0(i) \le s0_0(i);
    s1_1(i) \le s0_1(i);
228
    end generate g18;
229
    g19: for i in 1 to 11 generate
230
    s1_2(i) \le s0_2(i);
231
    end generate g19;
232
    g20: for i in 2 to 11 generate
233
    s1_3(i) \le s0_3(i);
234
235
    end generate g20;
    g21: for i in 3 to 11 generate
236
    s1_4(i) \le s0_4(i);
237
    end generate g21;
    g22: for i in 4 to 11 generate
239
    s1_5(i) \le s0_5(i);
240
241
    end generate g22;
```

```
g23: for i in 5 to 11 generate
    s1_6(i) \le s0_6(i);
243
    end generate g23;
244
    g24: for i in 6 to 11 generate
245
    s1_7(i) \le s0_7(i);
246
    end generate g24;
247
    g26: for i in 7 to 11 generate
248
    s1_8(i) \le s0_8(i);
249
    end generate g26;
250
    g27: for i in 8 to 11 generate
251
    s1_9(i) \le s0_9(i);
252
    end generate g27;
253
    g28: for i in 9 to 11 generate
    s1_10(i) \le s0_10(i);
255
    end generate g28;
256
    g29: for i in 10 to 11 generate
257
    s1_1(i) \le s0_1(i);
    end generate g29;
259
    s1_12(11) \le s0_12(11);
260
261
    s1_1(12) \le s0_2(12);
262
    s1_2(12) \le s0_3(12);
263
    s1_3(12) \le s0_4(12);
264
    s1_4(12) \le s0_5(12);
265
266
    s1_5(12) \le s0_6(12);
    s1_6(12) \le s0_7(12);
267
    s1_7(12) \le s0_8(12);
268
269
    s1_8(12) \le s0_9(12);
    s1_9(12) \le s0_10(12);
    s1_10(12) \le s0_11(12);
271
    s1_11(12) <= s0_12(12);
272
    s1_12(12) \le s0_13(12);
273
274
275
    s1_3(13) \le s0_5(13);
276
    s1_4(13) \le s0_6(13);
277
    s1_5(13) \le s0_7(13);
278
    s1_6(13) \le s0_8(13);
279
    s1_7(13) \le s0_9(13);
280
    s1_8(13) \le s0_10(13);
281
    s1_9(13) \le s0_11(13);
282
    s1_10(13) \le s0_12(13);
283
284
    s1_1(13) \le s0_1(13);
    s1_12(13) \le s0_14(13);
285
286
    s1_5(14) \le s0_8(14);
287
    s1_6(14) \le s0_9(14);
288
    s1_7(14) \le s0_10(14);
289
    s1_8(14) \le s0_11(14);
290
    s1_9(14) \le s0_12(14);
291
    s1_10(14) \le s0_13(14);
292
    s1_1(14) \le s0_14(14);
293
    s1_12(14) \le s0_15(14);
294
295
    s1_7(15) \le s0_11(15);
296
    s1_8(15) \le s0_12(15);
297
    s1_9(15) \le s0_13(15);
298
    s1_10(15) \le s0_14(15);
299
    s1_1(15) \le s0_15(15);
301
    s1_12(15) \le s0_16(15);
302
    s1_8(16) \le s0_12(16);
303
```

```
s1_9(16) \le s0_13(16);
    s1_10(16) \le s0_14(16);
305
    s1_11(16) \le s0_15(16);
306
    s1_12(16) \le s0_16(16);
307
308
    s1_7(17) \le s0_11(17);
309
    s1_8(17) \le s0_12(17);
310
    s1_9(17) \le s0_13(17);
311
    s1_10(17) \le s0_14(17);
312
    s1_1(17) \le s0_1(17);
313
    s1_12(17) \le s0_16(17);
314
315
    s1_5(18) \le s0_9(18);
316
    s1_6(18) \le s0_10(18);
317
    s1_7(18) \le s0_11(18);
318
    s1_8(18) \le s0_12(18);
319
320
    s1_9(18) \le s0_13(18);
    s1_10(18) \le s0_14(18);
321
    s1_11(18) \le s0_15(18);
322
    s1_12(18) \le s0_16(18);
323
324
    s1_3(19) \le s0_7(19);
325
    s1_4(19) \le s0_8(19);
326
    s1_5(19) \le s0_9(19);
327
328
    s1_6(19) \le s0_10(19);
    s1_7(19) \le s0_11(19);
329
    s1_8(19) <= s0_12(19);
330
331
    s1_9(19) \le s0_13(19);
    s1_10(19) \le s0_14(19);
332
    s1_1(19) \le s0_15(19);
333
    s1_12(19) \le s0_16(19);
334
335
    s1_2(20) \le s0_6(20);
336
    s1_3(20) \le s0_7(20);
337
    s1_4(20) \le s0_8(20);
338
    s1_5(20) \le s0_9(20);
339
    s1_6(20) \le s0_10(20);
340
    s1_7(20) \le s0_11(20);
341
    s1_8(20) \le s0_12(20);
342
    s1_9(20) \le s0_13(20);
343
    s1_10(20) \le s0_14(20);
344
    s1_11(20) \le s0_15(20);
345
346
    s1_12(20) \le s0_16(20);
347
    s1_1(21) \le s0_7(21);
348
    s1_2(21) \le s0_8(21);
349
    s1_3(21) \le s0_9(21);
350
    s1_4(21) \le s0_10(21);
351
    s1_5(21) \le s0_11(21);
352
    s1_6(21) \le s0_12(21);
353
    s1_7(21) \le s0_13(21);
354
    s1_8(21) \le s0_14(21);
355
    s1_9(21) \le s0_15(21);
356
    s1_10(21) <= s0_16(21);
357
358
    s1_1(22) \le s0_8(22);
359
    s1_2(22) \le s0_9(22);
360
    s1_3(22) \le s0_10(22);
361
    s1_4(22) \le s0_11(22);
363
    s1_5(22) \le s0_12(22);
    s1_6(22) \le s0_13(22);
364
    s1_7(22) \le s0_14(22);
365
```

```
s1_8(22) \le s0_15(22);
366
    s1_9(22) \le s0_16(22);
367
368
    s1_1(23) \le s0_9(23);
369
    s1_2(23) \le s0_10(23);
370
    s1_3(23) \le s0_11(23);
371
    s1_4(23) \le s0_12(23);
372
    s1_5(23) \le s0_13(23);
373
    s1_6(23) \le s0_14(23);
374
    s1_7(23) \le s0_15(23);
375
    s1_8(23) \le s0_16(23);
376
377
    s1_1(24) \le s0_10(24);
378
    s1_2(24) \le s0_11(24);
379
    s1_3(24) \le s0_12(24);
380
    s1_4(24) \le s0_13(24);
381
    s1_5(24) \le s0_14(24);
    s1_6(24) \le s0_15(24);
383
    s1_7(24) \le s0_16(24);
384
385
    s1_1(25) \le s0_11(25);
386
    s1_2(25) \le s0_12(25);
387
    s1_3(25) \le s0_13(25);
388
    s1_4(25) \le s0_14(25);
389
390
    s1_5(25) \le s0_15(25);
    s1_6(25) \le s0_16(25);
391
392
393
    s1_1(26) \le s0_12(26);
    s1_2(26) \le s0_13(26);
394
    s1_3(26) \le s0_14(26);
395
    s1_4(26) \le s0_15(26);
396
    s1_5(26) \le s0_16(26);
397
398
    s1_1(27) \le s0_13(27);
399
    s1_2(27) \le s0_14(27);
400
    s1_3(27) \le s0_15(27);
401
    s1_4(27) \le s0_16(27);
402
403
    s1_1(28) \le s0_14(28);
404
    s1_2(28) \le s0_15(28);
405
    s1_3(28) \le s0_16(28);
406
407
408
    s1_1(29) \le s0_15(29);
    s1_2(29) \le s0_16(29);
409
410
    s1_1(30) \le s0_16(30);
411
412
    -- Adders in stage1
413
    s41 : HA port map (s1_0(8), s1_1(8), s2_0(8), s2_2(9));
414
415
    s42: FA port map (s1_0(9), s1_1(9), s1_2(9), s2_0(9), s2_3(10));
416
    s43: HA port map (s1_3(9), s1_4(9), s2_1(9), s2_4(10));
417
418
    s44 : FA port map (s1_0(10), s1_1(10), s1_2(10), s2_0(10), s2_4(11));
419
    s45 : FA port map (s1_3(10), s1_4(10), s1_5(10), s2_1(10), s2_5(11));
420
    s46: HA port map (s1_6(10), s1_7(10), s2_2(10), s2_6(11));
421
422
    s47 : FA port map (s1_0(11), s1_1(11), s1_2(11), s2_0(11), s2_4(12));
423
424
    s48 : FA port map (s1_3(11), s1_4(11), s1_5(11), s2_1(11), s2_5(12));
425
    s49 : FA port map (s1_6(11), s1_7(11), s1_8(11), s2_2(11), s2_6(12));
    s50 : HA port map (s1_9(11), s1_10(11), s2_3(11), s2_7(12));
426
427
```

```
g50: for i in 12 to 19 generate
    s51 : FA port map (s1_0(i), s1_1(i), s1_2(i), s2_0(i), s2_4(i+1));
    s52 : FA port map (s1_3(i), s1_4(i), s1_5(i), s2_1(i), s2_5(i+1));
430
    s53 : FA port map (s1_6(i), s1_7(i), s1_8(i), s2_2(i), s2_6(i+1));
431
    s54 : FA port map (s1_9(i), s1_10(i), s1_11(i), s2_3(i), s2_7(i+1));
432
433
       end generate g50;
434
    s83 : FA port map (s1_0(20), s1_1(20), s1_2(20), s2_0(20), s2_3(21));
435
    s84 : FA port map (s1_3(20), s1_4(20), s1_5(20), s2_1(20), s2_4(21));
436
    s85 : FA port map (s1_6(20), s1_7(20), s1_8(20), s2_2(20), s2_5(21));
437
    s86 : FA port map (s1_9(20), s1_10(20), s1_11(20), s2_3(20), s2_6(21));
438
439
    s87 : FA port map (s1_0(21), s1_1(21), s1_2(21), s2_0(21), s2_2(22));
440
    s88 : FA port map (s1_3(21), s1_4(21), s1_5(21), s2_1(21), s2_3(22));
441
    s89 : FA port map (s1_6(21), s1_7(21), s1_8(21), s2_2(21), s2_4(22));
442
443
    s90 : FA port map (s1_0(22), s1_1(22), s1_2(22), s2_0(22), s2_1(23));
    s91 : FA port map (s1_3(22), s1_4(22), s1_5(22), s2_1(22), s2_2(23));
445
446
    s92 : FA port map (s1_0(23), s1_1(23), s1_2(23), s2_0(23), s2_1(24));
447
448
449
    -- stage2 signals assignments
450
    g29_1: for i in 0 to 7 generate
451
452
    s2_0(i) \le s1_0(i);
    s2_1(i) \le s1_1(i);
453
    end generate g29_1;
454
455
    g30: for i in 1 to 7 generate
456
    s2_2(i) \le s1_2(i);
457
    end generate g30;
458
    g31: for i in 2 to 7 generate
460
    s2_3(i) \le s1_3(i);
461
    end generate g31;
462
463
    g32: for i in 3 to 7 generate
464
    s2_4(i) \le s1_4(i);
465
    end generate g32;
466
    g33: for i in 4 to 7 generate
468
    s2_5(i) \le s1_5(i);
469
470
    end generate g33;
471
    g34: for i in 5 to 7 generate
472
    s2_6(i) \le s1_6(i);
473
    end generate g34;
    g35: for i in 6 to 7 generate
476
    s2_7(i) \le s1_7(i);
477
    end generate g35;
478
479
    s2_8(7) \le s1_8(7);
480
481
    g36: for i in 24 to 31 generate
482
    s2_0(i) \le s1_0(i);
483
    end generate g36;
484
485
486
    g37: for i in 25 to 30 generate
    s2_1(i) \le s1_1(i);
487
    end generate g37;
488
489
```

```
g38: for i in 25 to 29 generate
    s2_2(i) \le s1_2(i);
491
    end generate g38;
492
493
    g39: for i in 25 to 28 generate
494
    s2_3(i) \le s1_3(i);
495
    end generate g39;
496
497
    g40: for i in 25 to 27 generate
498
    s2_4(i) \le s1_4(i);
499
    end generate g40;
500
501
    g41: for i in 25 to 26 generate
502
    s2_5(i) \le s1_5(i);
503
    end generate g41;
504
505
    s2_6(25) \le s1_6(25);
506
507
    s2_1(8) \le s1_2(8);
508
    s2_2(8) \le s1_3(8);
509
    s2_3(8) \le s1_4(8);
    s2_4(8) \le s1_5(8);
511
    s2_5(8) \le s1_6(8);
    s2_6(8) \le s1_7(8);
513
514
    s2_7(8) \le s1_8(8);
515
    s2_8(8) \le s1_9(8);
516
    s2_3(9) \le s1_5(9);
517
    s2_4(9) \le s1_6(9);
518
    s2_5(9) \le s1_7(9);
519
    s2_6(9) \le s1_8(9);
520
    s2_7(9) \le s1_9(9);
521
522
    s2_8(9) \le s1_10(9);
    s2_5(10) \le s1_8(10);
524
525
    s2_6(10) \le s1_9(10);
    s2_7(10) \le s1_10(10);
526
    s2_8(10) \le s1_11(10);
527
528
529
    s2_7(11) \le s1_1(11);
    s2_8(11) \le s1_12(11);
530
    s2_8(12) \le s1_12(12);
    s2_8(13) \le s1_12(13);
    s2_8(14) \le s1_12(14);
534
    s2_8(15) \le s1_12(15);
    s2_8(16) \le s1_12(16);
536
    s2_8(17) \le s1_12(17);
537
    s2_8(18) \le s1_{12}(18);
538
    s2_8(19) \le s1_12(19);
    s2_8(20) \le s1_12(20);
540
541
    s2_7(21) \le s1_9(21);
542
    s2_8(21) \le s1_10(21);
543
544
    s2_5(22) \le s1_6(22);
545
    s2_6(22) \le s1_7(22);
546
    s2_7(22) \le s1_8(22);
547
548
    s2_8(22) \le s1_9(22);
549
    s2_3(23) \le s1_3(23);
    s2_4(23) \le s1_4(23);
551
```

```
s2_5(23) \le s1_5(23);
    s2_6(23) \le s1_6(23);
    s2_7(23) \le s1_7(23);
    s2_8(23) \le s1_8(23);
556
    s2_2(24) \le s1_1(24);
557
    s2_3(24) \le s1_2(24);
558
    s2_4(24) \le s1_3(24);
    s2_5(24) \le s1_4(24);
560
    s2_6(24) \le s1_5(24);
561
    s2_7(24) \le s1_6(24);
562
    s2_8(24) \le s1_7(24);
563
    -- Adders in stage2
565
    s93: HA port map(s2_0(5), s2_1(5), s3_0(5), s3_2(6));
566
    s94: FA port map (s2_0(6), s2_1(6), s2_2(6), s3_0(6), s3_3(7));
    s95: HA port map (s2_3(6), s2_4(6), s3_1(6), s3_4(7));
569
    s96: FA port map (s2_0(7), s2_1(7), s2_2(7), s3_0(7), s3_3(8));
571
    s97: FA port map (s2_3(7), s2_4(7), s2_5(7), s3_1(7), s3_4(8));
    s98: HA port map (s2_6(7), s2_7(7), s3_2(7), s3_5(8));
573
574
    g51: for i in 8 to 23 generate
576
    s99 : FA port map (s2_0(i), s2_1(i), s2_2(i), s3_0(i), s3_3(i+1));
    s100 : FA port map (s2_3(i), s2_4(i), s2_5(i), s3_1(i), s3_4(i+1));
577
    s101 : FA port map (s2_6(i), s2_7(i), s2_8(i), s3_2(i), s3_5(i+1));
578
    end generate g51;
579
580
    s147: FA port map (s2_0(24), s2_1(24), s2_2(24), s3_0(24), s3_2(25));
581
    s148: FA port map (s2_3(24), s2_4(24), s2_5(24), s3_1(24), s3_3(25));
582
    s149: FA port map (s2_6(24), s2_7(24), s2_8(24), s3_2(24), s3_4(25));
584
    s150: FA port map (s2_0(25), s2_1(25), s2_2(25), s3_0(25), s3_1(26));
585
    s151: FA port map (s2_3(25), s2_4(25), s2_5(25), s3_1(25), s3_2(26));
586
587
    s152: FA port map (s2_0(26), s2_1(26), s2_2(26), s3_0(26), s3_1(27));
588
589
    -- stage3 signals assignments
590
    g42: for i in 0 to 4 generate
591
    s3_0(i) \le s2_0(i);
592
    s3_1(i) \le s2_1(i);
594
    end generate g42;
595
    g43: for i in 1 to 4 generate
596
    s3_2(i) \le s2_2(i);
597
    end generate g43;
598
    g44: for i in 2 to 4 generate
600
    s3_3(i) \le s2_3(i);
601
    end generate g44;
602
603
    g45: for i in 3 to 4 generate
604
    s3_4(i) \le s2_4(i);
605
    end generate g45;
606
607
    s3_5(4) \le s2_5(4);
608
609
610
    g46: for i in 27 to 31 generate
611
    s3_0(i) \le s2_0(i);
    end generate g46;
612
613
```

```
g47: for i in 28 to 30 generate
    s3_1(i) \le s2_1(i);
615
    end generate g47;
616
617
    g48: for i in 28 to 29 generate
618
    s3_2(i) \le s2_2(i);
619
    end generate g48;
620
621
    s3_3(28) \le s2_3(28);
622
623
    s3_1(5) \le s2_2(5);
624
    s3_2(5) \le s2_3(5);
625
    s3_3(5) \le s2_4(5);
626
    s3_4(5) \le s2_5(5);
627
    s3_5(5) \le s2_6(5);
628
629
    s3_3(6) \le s2_5(6);
630
631
    s3_4(6) \le s2_6(6);
    s3_5(6) \le s2_7(6);
632
633
    s3_5(7) \le s2_8(7);
634
635
    s3_5(25) \le s2_6(25);
636
637
638
    s3_3(26) \le s2_3(26);
    s3_4(26) \le s2_4(26);
639
    s3_5(26) \le s2_5(26);
640
641
    s3_2(27) \le s2_1(27);
642
    s3_3(27) \le s2_2(27);
643
    s3_4(27) \le s2_3(27);
644
    s3_5(27) \le s2_4(27);
645
646
    -- Adders in stage3 starts here
647
    s153: HA port map (s3_0(3), s3_1(3), s4_0(3), s4_2(4));
648
649
    s154: FA port map (s3_0(4), s3_1(4), s3_2(4), s4_0(4), s4_2(5));
650
    s155: HA port map (s3_3(4), s3_4(4), s4_1(4), s4_3(5));
651
652
    g49: for i in 5 to 26 generate
653
    s156: FA port map (s3_0(i), s3_1(i), s3_2(i), s4_0(i), s4_2(i+1));
654
    s157: FA port map (s3_3(i), s3_4(i), s3_5(i), s4_1(i), s4_3(i+1));
655
656
    end generate g49;
657
    s158: FA port map (s3_0(27), s3_1(27), s3_2(27), s4_0(27), s4_1(28));
658
    s159: FA port map (s3_3(27), s3_4(27), s3_5(27), s4_1(27), s4_2(28));
659
660
    s160: FA port map (s3_0(28), s3_1(28), s3_2(28), s4_0(28), s4_1(29));
661
662
    -- stage4 signals assignments
663
    g52: for i in 0 to 2 generate
664
    s4_0(i) \le s3_0(i);
665
    s4_1(i) \le s3_1(i);
666
    end generate g52;
667
668
    g53: for i in 1 to 2 generate
669
    s4_2(i) \le s3_2(i);
670
    end generate g53;
671
672
673
    s4_3(2) \le s3_3(2);
674
    s4_1(3) \le s3_2(3);
675
```

```
s4_2(3) \le s3_3(3);
    s4_3(3) \le s3_4(3);
678
    s4_3(4) \le s3_5(4);
679
680
    s4_3(28) \le s3_3(28);
681
682
    s4_0(29) \le s3_0(29);
683
    s4_2(29) \le s3_1(29);
684
    s4_3(29) \le s3_2(29);
685
686
    s4_0(30) \le s3_0(30);
687
    s4_1(30) \le s3_1(30);
688
689
    s4_0(31) \le s3_0(31);
690
691
692
    -- Adders in stage4
693
     s161: HA port map (s4_0(2), s4_1(2), s5_0(2), s5_1(3));
694
     g54: for i in 3 to 29 generate
695
     s162: FA port map (s4_0(i), s4_1(i), s4_2(i), s5_0(i), s5_1(i+1));
696
697
     end generate g54;
698
    -- stage5 signals assignments
699
700
    s5_0(0) \le s4_0(0);
    s5_0(1) \le s4_0(1);
701
702
703
    s5_1(0) \le s4_1(0);
    s5_1(1) \le s4_1(1);
704
    s5_1(2) \le s4_2(2);
705
706
    s5_2(1) \le s4_2(1);
707
708
    s5_2(2) \le s4_3(2);
    g55: for i in 3 to 29 generate
710
    s5_2(i) \le s4_3(i);
711
712
    end generate g55;
713
    s5_0(30) \le s4_0(30);
714
    s5_2(30) \le s4_1(30);
715
    s5_0(31) \le s4_0(31);
716
717
718
    -- Adders in stage5 starts here
    s163: HA port map (s5_0(1), s5_1(1), s6_0(1), s6_1(2));
719
720
    g56: for i in 2 to 30 generate
721
    s164: FA port map (s5_0(i), s5_1(i), s5_2(i), s6_0(i), s6_1(i+1));
722
    end generate g56;
724
    -- stage6 signals assignments starts here
725
    s6_0(0) \le s5_0(0);
726
    s6_0(31) \le s5_0(31);
727
    s6_1(0) \le s5_1(0);
728
    s6_1(1) \le s5_2(1);
729
    - Brent Kung adder for final addition for remaining two rows
731
    brent_kung_inst : brent_kung port map (s6_0(31 downto 0), s6_1(31 downto 0),
732
      cin, result(31 downto 0), result(32));
733
734
735
736
```

end architecture;

The 32-bit Brent Kung adder is used for the final addition of the remaining two rows.

```
1 -- Brent Kung Adder
  library IEEE;
 use IEEE.std_logic_1164.all;
5 use IEEE.numeric_std.all;
  entity brent_kung is
  port(A, B : in std_logic_vector (31 downto 0);
          Cin : in std_logic;
      Sum : out std_logic_vector (31 downto 0);
      Cout : out std_logic);
12 end entity;
14 architecture rtl of brent_kung is
16 component andgate
  port (A, B: in std_logic;
18 prod: out std_logic);
  end component;
20
  component xorgate is
21
      port (A, B: in std_logic;
22
      uneq: out std_logic);
24 end component;
25
  component abcgate is
      port (A, B, C: in std_logic;
27
      abc: out std_logic);
28
29 end component;
30
31 component Cin_map_G is
      port(A, B, Cin: in std_logic;
32
      BitO_G: out std_logic);
33
  end component;
35
signal g1, p1 : std_logic_vector (31 downto 0);
signal g2, p2 : std_logic_vector (15 downto 0);
signal g3, p3 : std_logic_vector (7 downto 0);
signal g4, p4 : std_logic_vector (3 downto 0);
40 signal g5, p5 : std_logic_vector (1 downto 0);
41 signal g6, p6 : std_logic;
43 signal temp_C : std_logic_vector (32 downto 0);
44 signal temp_s : std_logic_vector (31 downto 0);
45
46 begin
47
48 -- Finding different order Generate and Propogate values.
49
  -- 1st Order:
51
52 order_1 : for i in 0 to 31 generate
    if_gen :if i=0 generate
    G_1_0 : Cin_map_G port map (a(i),b(i), cin, g1(i));
55 end generate if_gen;
    if_gen2 : if i>0 generate
56
      G_1 : andgate port map (a(i), b(i), g1(i));
59 end generate if_gen2;
```

```
60 P_1 : xorgate port map (a(i), b(i), p1(i));
61 end generate order_1;
62
63 -- 2nd Order:
64
  order_2 : for i in 0 to 15 generate
      G_2: abcgate port map (g1((2*i)+1), p1((2*i)+1), g1(2*i), g2(i));
66
      P_2: and gate port map (p1((2*i)+1), p1(2*i), p2(i));
  end generate order_2;
70
71 -- 3rd Order:
72 order_3 : for i in 0 to 7 generate
      G_3: abcgate port map (g2((2*i)+1), p2((2*i)+1), g2(2*i), g3(i));
      P_3: and gate port map (p2((2*i)+1), p2(2*i), p3(i));
  end generate order_3;
   -- 4th Order:
78
79 order_4 : for i in 0 to 3 generate
      G_4: abcgate port map (g3((2*i)+1), p3((2*i)+1), g3(2*i), g4(i));
      P_4: and gate port map (p3((2*i)+1), p3(2*i), p4(i));
81
  end generate order_4;
85 --5th Order:
86 order_5 : for i in 0 to 1 generate
      G_5: abcgate port map (g4((2*i)+1), p4((2*i)+1), g4((2*i)), g5(i));
87
      P_5: and gate port map (p4((2*i)+1), p4((2*i)), p5(i));
89 end generate order_5;
90
92
   --6th order:
93
94
  order_6_G_5 : abcgate port map (g5(1), p5(1), g5(0), g6);
96 order_6_P_5 : andgate port map (p5(1), p5(0), p6);
97
  -- Generate different Carry
98
100 temp_c(0) <= cin;
temp_c(1) \le G1(0);
102 \text{ temp_c(2)} \leftarrow G2(0);
103 temp_c_3: abcgate port map (G1(2), P1(2), temp_c(2), temp_c(3));
104 \text{ temp_c}(4) \le G3(0);
temp_c_5: abcgate port map (G1(4), P1(4), temp_c(4), temp_c(5));
temp_c_6: abcgate port map (G2(2), P2(2), temp_c(4), temp_c(6));
107 temp_c_7: abcgate port map (G1(6), P1(6), temp_c(6), temp_c(7));
temp_c(8) \le G4(0);
109 temp_c_9: abcgate port map (G1(8), P1(8), temp_c(8), temp_c(9));
temp_c_10: abcgate port map (G2(4), P2(4), temp_c(8), temp_c(10));
111 temp_c_11: abcgate port map (G1(10), P1(10), temp_c(10), temp_c(11));
temp_c_12: abcgate port map (G3(2), P3(2), temp_c(8), temp_c(12));
113 temp_c_13: abcgate port map (G1(12), P1(12), temp_c(12), temp_c(13));
114 temp_c_14: abcgate port map (G2(6), P2(6), temp_c(12), temp_c(14));
115 temp_c_15: abcgate port map (G1(14), P1(14), temp_c(14), temp_c(15));
temp_c(16) \le G5(0);
117 temp_c_17: abcgate port map (G1(16), P1(16), temp_c(16), temp_c(17));
118 temp_c_18: abcgate port map (G2(8), P2(8), temp_c(16), temp_c(18));
119 temp_c_19: abcgate port map (G1(18), P1(18), temp_c(18), temp_c(19));
120 temp_c_20: abcgate port map (G3(4), P3(4), temp_c(16), temp_c(20));
121 temp_c_21: abcgate port map (G1(20), P1(20), temp_c(20), temp_c(21));
```

```
122 temp_c_22: abcgate port map (G2(10), P2(10), temp_c(20), temp_c(22));
123 temp_c_23: abcgate port map (G1(22), P1(22), temp_c(22), temp_c(23));
temp_c_24: abcgate port map (G4(2), P4(2), temp_c(16), temp_c(24));
125 temp_c_25: abcgate port map (G1(24), P1(24), temp_c(24), temp_c(25));
126 \text{ temp\_c\_26}: abcgate port map (G2(12), P2(12), temp_c(24), temp_c(26));
127 temp_c_27: abcgate port map (G1(26), P1(26), temp_c(26), temp_c(27));
128 temp_c_28: abcgate port map (G3(6), P3(6), temp_c(24), temp_c(28));
temp_c_29: abcgate port map (G1(28), P1(28), temp_c(28), temp_c(29));
130 temp_c_30: abcgate port map (G2(14), P2(14), temp_c(28), temp_c(30));
131 temp_c_31: abcgate port map (G1(30), P1(30), temp_c(30), temp_c(31));
132 temp_c(32) <= G6;
133
134
sum_out : for i in 0 to 31 generate
   sum_is : xorgate port map (P1(i), temp_c(i), temp_s(i));
136
137 end generate sum_out;
139 sum <= temp_s;
140 cout <= temp_c(32);</pre>
141
142 end architecture rtl;
```

Testbench:

```
1 library std;
use std.textio.all;
4 library ieee;
5 use ieee.std_logic_1164.all;
7 entity Testbench is
8 end entity;
9 architecture Behave of Testbench is
    constant number_of_inputs : integer := 64; -- input bits
12
    constant number_of_outputs : integer := 33; -- output bits
13
14
    component DUT is
    port(input_vector: in std_logic_vector(number_of_inputs-1 downto 0);
16
          output_vector: out std_logic_vector(number_of_outputs-1 downto 0));
17
18
    end component;
19
20
    signal input_vector : std_logic_vector(number_of_inputs-1 downto 0);
21
    signal output_vector : std_logic_vector(number_of_outputs-1 downto 0);
22
23
    function to_string(x: string) return string is
24
        variable ret_val: string(1 to x'length);
25
        alias lx : string (1 to x'length) is x;
26
    begin
27
28
        ret_val := lx;
29
        return(ret_val);
    end to_string;
30
31
33
    function to_std_logic_vector(x: bit_vector) return std_logic_vector is
       alias lx: bit_vector(1 to x'length) is x;
34
       variable ret_val: std_logic_vector(1 to x'length);
35
36
       for I in 1 to x'length loop
37
          if(lx(I) = '1') then
38
39
            ret_val(I) := '1';
          else
40
            ret_val(I) := '0';
41
          end if;
42
       end loop;
43
       return ret_val;
45
    end to_std_logic_vector;
46
    function to_bit_vector(x: std_logic_vector) return bit_vector is
47
       alias lx: std_logic_vector(1 to x'length) is x;
48
       variable ret_val: bit_vector(1 to x'length);
49
    begin
50
       for I in 1 to x'length loop
          if(lx(I) = '1') then
            ret_val(I) := '1';
          else
54
            ret_val(I) := '0';
56
          end if;
       end loop;
57
       return ret_val;
58
    end to_bit_vector;
60
```

```
begin
62
     process
       variable err_flag : boolean := false;
63
       File INFILE: text open read_mode is "TRACEFILE.txt";
64
       FILE OUTFILE: text open write_mode is "outputs.txt";
65
66
67
       variable input_vector_var: bit_vector (number_of_inputs-1 downto 0);
68
       variable output_vector_var: bit_vector (number_of_outputs-1 downto 0);
       variable output_mask_var: bit_vector (number_of_outputs-1 downto 0);
70
72
       variable output_comp_var: std_logic_vector (number_of_outputs-1 downto 0);
73
       constant ZZZZ : std_logic_vector(number_of_outputs-1 downto 0) := (others
74
      => '0');
       variable INPUT_LINE: Line;
       variable OUTPUT_LINE: Line;
78
       variable LINE_COUNT: integer := 0;
79
80
81
     begin
82
       while not endfile(INFILE) loop
             LINE_COUNT := LINE_COUNT + 1;
85
       readLine (INFILE, INPUT_LINE);
86
             read (INPUT_LINE, input_vector_var);
87
             read (INPUT_LINE, output_vector_var);
             read (INPUT_LINE, output_mask_var);
89
90
             input_vector <= to_std_logic_vector(input_vector_var);
       wait for 10 ns;
             output_comp_var := (to_std_logic_vector(output_mask_var) and
94
             (output_vector xor to_std_logic_vector(output_vector_var)));
95
       if (output_comp_var /= ZZZZ) then
96
                write(OUTPUT_LINE, to_string("ERROR: line "));
97
                write(OUTPUT_LINE, LINE_COUNT);
                writeline(OUTFILE, OUTPUT_LINE);
                err_flag := true;
             end if;
             write(OUTPUT_LINE, to_bit_vector(input_vector));
             write(OUTPUT_LINE, to_string(" "));
             write(OUTPUT_LINE, to_bit_vector(output_vector));
104
             writeline(OUTFILE, OUTPUT_LINE);
105
106
       wait for 4 ns;
       end loop;
108
109
       assert (err_flag) report "SUCCESS, all tests passed." severity note;
       assert (not err_flag) report "FAILURE, some tests failed." severity error;
111
      wait:
113
     end process;
114
     dut_instance: DUT
116
         port map(input_vector => input_vector, output_vector => output_vector);
117
119 end Behave;
```

The tracefile has three inputs.

- First column is of 64 bits, the first 16 bits are multiplicand, the next 16 bits are multipliers and the next 32 bits are of accumulators.
- The Second column is 33 bits, which is the output known to us. These are the bits we compare the output of the designed MAC.
- The Third column is called masking bits. We enable the bits we want to compare by placing '1' at that place. Since we want all bits to be compared, we use all 1s.

DUT being tested:

```
1 library ieee;
  use ieee.std_logic_1164.all;
  entity DUT is
     port(input_vector: in std_logic_vector(63 downto 0);
          output_vector: out std_logic_vector(32 downto 0));
6
  end entity;
7
  architecture DutWrap of DUT is
9
    component MAC_32 is
         port(a, b : in std_logic_vector(15 downto 0);
        acc : in std_logic_vector(31 downto 0);
13
        result : out std_logic_vector(32 downto 0));
14
  end component MAC_32;
15
  begin
17
    MAC_instance: MAC_32 port map (a => input_vector(63 downto 48),b =>
18
     input_vector(47 downto 32),
                                     acc => input_vector(31 downto 0), result =>
     output_vector(32 downto 0));
20 end DutWrap;
```

Result of the assert flags: