

**Assignment - 4**

**Multiply and Accumulate Circuit with Dadda  
Reduction Scheme**

**EE 671 - VLSI Design**



Name:	<b>Satvikkumar Patel</b>
Roll number:	23M1117
Program:	M.tech (EE5 - Electronic Systems)
Department:	Electrical Engineering
Date of Sub:	November 2, 2023

---

Monday  
Oct. 16, 2023

**EE 671: VLSI Design**  
**Assignment 4**

Due on Saturday  
Oct. 28, 2023

---

Describe a Multiply-Accumulate circuit which will multiply two 16bit unsigned integer operands and add it to a 32 bit unsigned accumulator. The multiplier should use the Dadda reduction scheme and the 32 bit Brent Kung adder designed by you in the previous assignment for the final addition.

Your description should include a test bench which reads its operands from a file

Your description should use `std_logic` types for various signals. You can use the public domain tool “ghdl” for VHDL simulation.

Compose half adders and full adders using the basic gates (with roll number dependent gate delays) described for the previous assignment.

Test data should contain 10 randomly chosen input combinations. The test bench should use assert statements to flag errors if there is a mismatch between the computed sum/carry and the stored sum/carry.

**Note:** The pen and paper solution is there in the zip file.

## Trivial components used:

Delays are taken according to the roll number scheme.

- AND gate - 317ps
- XOR gate - 634ps
- A+BC gate - 417ps
- $AB+C(A+B)$  - 634ps

```
1  -- simple gates with trivial architectures
2
3  library IEEE;
4  use IEEE.std_logic_1164.all;
5  entity andgate is
6  port (A, B: in std_logic;
7  prod: out std_logic);
8  end entity andgate;
9  architecture trivial of andgate is
10 begin
11 prod <= A AND B AFTER 317 ps;
12 end architecture trivial;
13
14 library IEEE;
15 use IEEE.std_logic_1164.all;
16 entity xorgate is
17 port (A, B: in std_logic;
18 uneq: out std_logic);
19 end entity xorgate;
20 architecture trivial of xorgate is
21 begin
22 uneq <= A XOR B AFTER 634 ps;
23 end architecture trivial;
24
25 library IEEE;
26 use IEEE.std_logic_1164.all;
27 entity abcgate is
28 port (A, B, C: in std_logic;
29 abc: out std_logic);
30 end entity abcgate;
31 architecture trivial of abcgate is
32 begin
33 abc <= A OR (B AND C) AFTER 417 ps;
34 end architecture trivial;
35
36
37 -- A + C.(A+B) with a trivial architecture
38
39 library IEEE;
40 use IEEE.std_logic_1164.all;
41 entity Cin_map_G is
42 port(A, B, Cin: in std_logic;
43 Bit0_G: out std_logic);
44 end entity Cin_map_G;
45 architecture trivial of Cin_map_G is
46 begin
47 Bit0_G <= (A AND B) OR (Cin AND (A OR B)) AFTER 634 ps;
```

```
48 end architecture trivial;
49
50 -- Full adder
51
52 library IEEE;
53 use IEEE.std_logic_1164.all;
54
55 entity FA is
56 port(A, B, Cin: in std_logic;
57 sum, cout : out std_logic);
58 end entity FA;
59
60 architecture trivial of FA is
61
62 component xorgate is
63     port (A, B: in std_logic;
64         uneq: out std_logic);
65 end component;
66
67
68 component Cin_map_G is
69     port(A, B, Cin: in std_logic;
70         Bit0_G: out std_logic);
71 end component;
72
73 signal temp_sum : std_logic;
74
75 begin
76
77     FA_temp_sum : xorgate port map (A, B, temp_sum);
78     FA_Sum      : xorgate port map (cin, temp_sum, sum);
79     FA_carryout : cin_map_G port map (A, B, Cin, cout);
80
81 end architecture trivial;
82
83 --Half Adder
84
85 library IEEE;
86 use IEEE.std_logic_1164.all;
87
88 entity HA is
89 port(A, B : in std_logic;
90 sum, cout : out std_logic);
91 end entity HA;
92
93 architecture trivial of HA is
94
95 component andgate
96     port (A, B: in std_logic;
97         prod: out std_logic);
98 end component;
99
100 component xorgate is
101     port (A, B: in std_logic;
102         uneq: out std_logic);
103 end component;
104
105
106 begin
107
108     HA_sum : xorgate port map (A, B, sum);
109     HA_carryout : andgate port map (A, B, cout);
```

```
110
111 end architecture trivial;
```

## VHDL Code for MAC with Dadda reduction scheme:

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3 use ieee.numeric_std.all;
4
5 entity MAC_32 is
6   port(a, b : in std_logic_vector(15 downto 0);
7         acc : in std_logic_vector(31 downto 0);
8         result : out std_logic_vector(32 downto 0));
9 end entity;
10
11 architecture a1 of MAC_32 is
12   signal cin : std_logic := '0';
13
14   -- stage0 signals
15
16   signal s0_0 : std_logic_vector(31 downto 0);
17   signal s0_1 : std_logic_vector(15 downto 0);
18   signal s0_2 : std_logic_vector(16 downto 1);
19   signal s0_3 : std_logic_vector(17 downto 2);
20   signal s0_4 : std_logic_vector(18 downto 3);
21   signal s0_5 : std_logic_vector(19 downto 4);
22   signal s0_6 : std_logic_vector(20 downto 5);
23   signal s0_7 : std_logic_vector(21 downto 6);
24   signal s0_8 : std_logic_vector(22 downto 7);
25   signal s0_9 : std_logic_vector(23 downto 8);
26   signal s0_10 : std_logic_vector(24 downto 9);
27   signal s0_11 : std_logic_vector(25 downto 10);
28   signal s0_12 : std_logic_vector(26 downto 11);
29   signal s0_13 : std_logic_vector(27 downto 12);
30   signal s0_14 : std_logic_vector(28 downto 13);
31   signal s0_15 : std_logic_vector(29 downto 14);
32   signal s0_16 : std_logic_vector(30 downto 15);
33
34   -- stage1 signals
35
36   signal s1_0 : std_logic_vector(31 downto 0);
37   signal s1_1 : std_logic_vector(30 downto 0);
38   signal s1_2 : std_logic_vector(29 downto 1);
39   signal s1_3 : std_logic_vector(28 downto 2);
40   signal s1_4 : std_logic_vector(27 downto 3);
41   signal s1_5 : std_logic_vector(26 downto 4);
42   signal s1_6 : std_logic_vector(25 downto 5);
43   signal s1_7 : std_logic_vector(24 downto 6);
44   signal s1_8 : std_logic_vector(23 downto 7);
45   signal s1_9 : std_logic_vector(22 downto 8);
46   signal s1_10 : std_logic_vector(21 downto 9);
47   signal s1_11 : std_logic_vector(20 downto 10);
48   signal s1_12 : std_logic_vector(20 downto 11);
49
50   -- stage2 signals
51
52   signal s2_0: std_logic_vector(31 downto 0);
53   signal s2_1: std_logic_vector(30 downto 0);
54   signal s2_2: std_logic_vector(29 downto 1);
55   signal s2_3: std_logic_vector(28 downto 2);
```

```
56 signal s2_4: std_logic_vector(27 downto 3);
57 signal s2_5: std_logic_vector(26 downto 4);
58 signal s2_6: std_logic_vector(25 downto 5);
59 signal s2_7: std_logic_vector(24 downto 6);
60 signal s2_8: std_logic_vector(24 downto 7);
61
62 -- stage3 signals
63
64 signal s3_0 : std_logic_vector(31 downto 0);
65 signal s3_1 : std_logic_vector(30 downto 0);
66 signal s3_2 : std_logic_vector(29 downto 1);
67 signal s3_3 : std_logic_vector(28 downto 2);
68 signal s3_4 : std_logic_vector(27 downto 3);
69 signal s3_5 : std_logic_vector(27 downto 4);
70
71 -- stage4 signals
72
73 signal s4_0 : std_logic_vector(31 downto 0);
74 signal s4_1 : std_logic_vector(30 downto 0);
75 signal s4_2 : std_logic_vector(29 downto 1);
76 signal s4_3 : std_logic_vector(29 downto 2);
77
78 -- stage5 signals
79
80 signal s5_0 : std_logic_vector(31 downto 0);
81 signal s5_1 : std_logic_vector(30 downto 0);
82 signal s5_2 : std_logic_vector(30 downto 1);
83
84 -- stage6 signals
85
86 signal s6_0 : std_logic_vector(31 downto 0);
87 signal s6_1 : std_logic_vector(31 downto 0);
88
89
90 component andgate
91 port (A, B: in std_logic;
92       prod: out std_logic);
93 end component andgate;
94
95 component HA is -- used for half adder
96 port (A, B: in std_logic;
97       sum, cout: out std_logic);
98 end component HA;
99
100 component FA is -- used for full adder
101 port (A, B, Cin: in std_logic;
102       sum, cout: out std_logic);
103 end component FA;
104
105 component brent_kung is
106 port (a,b: in std_logic_vector(31 downto 0);
107       cin : in std_logic;
108       sum : out std_logic_vector(31 downto 0);
109       cout : out std_logic);
110 end component brent_kung;
111
112 begin
113
114 -- stage0 signals assignment
115 s0_0 <= acc;
116
117 g1: for i in 0 to 15 generate
```

```
118 r1: andgate port map (a(i), b(0), s0_1(i));
119 end generate g1;
120
121 g2: for i in 1 to 16 generate
122 r2: andgate port map (a(i-1), b(1), s0_2(i));
123 end generate g2;
124
125 g3: for i in 2 to 17 generate
126 r3: andgate port map (a(i-2), b(2), s0_3(i));
127 end generate g3;
128
129 g4 :for i in 3 to 18 generate
130 r4: andgate port map (a(i-3), b(3), s0_4(i));
131 end generate g4;
132
133 g5: for i in 4 to 19 generate
134 r5: andgate port map(a(i-4), b(4), s0_5(i));
135 end generate g5;
136
137 g6: for i in 5 to 20 generate
138 r6: andgate port map (a(i-5), b(5), s0_6(i));
139 end generate g6;
140
141 g7: for i in 6 to 21 generate
142 r7: andgate port map (a(i-6), b(6), s0_7(i));
143 end generate g7;
144
145 g8: for i in 7 to 22 generate
146 r8: andgate port map (a(i-7), b(7), s0_8(i));
147 end generate g8;
148
149 g9: for i in 8 to 23 generate
150 r9: andgate port map (a(i-8), b(8), s0_9(i));
151 end generate g9;
152
153 g10: for i in 9 to 24 generate
154 r10: andgate port map (a(i-9), b(9), s0_10(i));
155 end generate g10;
156
157 g11: for i in 10 to 25 generate
158 r11: andgate port map (a(i-10), b(10), s0_11(i));
159 end generate;
160
161 g12: for i in 11 to 26 generate
162 r12: andgate port map (a(i-11), b(11), s0_12(i));
163 end generate g12;
164
165 g13: for i in 12 to 27 generate
166 r13: andgate port map (a(i-12), b(12), s0_13(i));
167 end generate g13;
168
169 g14: for i in 13 to 28 generate
170 r14: andgate port map (a(i-13), b(13), s0_14(i));
171 end generate g14;
172
173 g15: for i in 14 to 29 generate
174 r15: andgate port map (a(i-14), b(14), s0_15(i));
175 end generate g15;
176
177 g16: for i in 15 to 30 generate
178 r16: andgate port map (a(i-15), b(15), s0_16(i));
179 end generate g16;
```

```

180
181 s2:  HA port map (s0_0(12), s0_1(12), s1_0(12), s1_2(13));
182
183 s3: HA port map (s0_3(13), s0_4(13), s1_1(13), s1_4(14));
184
185 s4 : FA port map (s0_0(13), s0_1(13), s0_2(13),s1_0(13),s1_3(14) );
186
187 s5 : FA port map (s0_0(14), s0_1(14), s0_2(14), s1_0(14),s1_4(15));
188
189 s6: FA port map (s0_3(14), s0_4(14), s0_5(14), s1_1(14),s1_5(15));
190
191 s7 : HA port map (s0_6(14), s0_7(14), s1_2(14),s1_6(15));
192
193 s8: FA port map (s0_0(15), s0_1(15), s0_2(15), s1_0(15),s1_4(16));
194
195 s9 : FA port map (s0_3(15), s0_4(15), s0_5(15), s1_1(15),s1_5(16));
196
197 s10 : FA port map (s0_6(15), s0_7(15), s0_8(15), s1_2(15),s1_6(16));
198
199 s11 :  HA port map (s0_9(15), s0_10(15), s1_3(15),s1_7(16));
200
201 s12 : FA port map (s0_0(16), s0_2(16), s0_3(16), s1_0(16), s1_3(17));
202
203 s13 : FA port map (s0_4(16), s0_5(16), s0_6(16), s1_1(16), s1_4(17));
204
205 s14 : FA port map (s0_7(16), s0_8(16), s0_9(16), s1_2(16),s1_5(17));
206
207 s15 : HA port map (s0_10(16), s0_11(16), s1_3(16),s1_6(17));
208
209 s16 : FA port map (s0_0(17), s0_3(17), s0_4(17), s1_0(17),s1_2(18));
210
211 s17 : FA port map (s0_5(17), s0_6(17), s0_7(17), s1_1(17),s1_3(18));
212
213 s18 : FA port map (s0_8(17), s0_9(17), s0_10(17), s1_2(17),s1_4(18));
214
215 s19 : FA port map (s0_0(18), s0_4(18), s0_5(18), s1_0(18),s1_1(19));
216
217 s20 : FA port map (s0_6(18), s0_7(18), s0_8(18), s1_1(18),s1_2(19));
218
219 s21 : FA port map (s0_0(19), s0_5(19), s0_6(19), s1_0(19),s1_1(20));
220
221
222 -- stage1 signals assignments
223 g17: for i in 20 to 31 generate
224   s1_0(i) <= s0_0(i);
225 end generate g17;
226 g18: for i in 0 to 11 generate
227   s1_0(i) <= s0_0(i);
228   s1_1(i) <= s0_1(i);
229 end generate g18;
230 g19: for i in 1 to 11 generate
231   s1_2(i) <= s0_2(i);
232 end generate g19;
233 g20: for i in 2 to 11 generate
234   s1_3(i) <= s0_3(i);
235 end generate g20;
236 g21: for i in 3 to 11 generate
237   s1_4(i) <= s0_4(i);
238 end generate g21;
239 g22: for i in 4 to 11 generate
240   s1_5(i) <= s0_5(i);
241 end generate g22;

```



```
242 g23: for i in 5 to 11 generate
243   s1_6(i) <= s0_6(i);
244 end generate g23;
245 g24: for i in 6 to 11 generate
246   s1_7(i) <= s0_7(i);
247 end generate g24;
248 g26: for i in 7 to 11 generate
249   s1_8(i) <= s0_8(i);
250 end generate g26;
251 g27: for i in 8 to 11 generate
252   s1_9(i) <= s0_9(i);
253 end generate g27;
254 g28: for i in 9 to 11 generate
255   s1_10(i) <= s0_10(i);
256 end generate g28;
257 g29: for i in 10 to 11 generate
258   s1_11(i) <= s0_11(i);
259 end generate g29;
260 s1_12(11) <= s0_12(11);
261
262 s1_1(12) <= s0_2(12);
263 s1_2(12) <= s0_3(12);
264 s1_3(12) <= s0_4(12);
265 s1_4(12) <= s0_5(12);
266 s1_5(12) <= s0_6(12);
267 s1_6(12) <= s0_7(12);
268 s1_7(12) <= s0_8(12);
269 s1_8(12) <= s0_9(12);
270 s1_9(12) <= s0_10(12);
271 s1_10(12) <= s0_11(12);
272 s1_11(12) <= s0_12(12);
273 s1_12(12) <= s0_13(12);
274
275
276 s1_3(13) <= s0_5(13);
277 s1_4(13) <= s0_6(13);
278 s1_5(13) <= s0_7(13);
279 s1_6(13) <= s0_8(13);
280 s1_7(13) <= s0_9(13);
281 s1_8(13) <= s0_10(13);
282 s1_9(13) <= s0_11(13);
283 s1_10(13) <= s0_12(13);
284 s1_11(13) <= s0_13(13);
285 s1_12(13) <= s0_14(13);
286
287 s1_5(14) <= s0_8(14);
288 s1_6(14) <= s0_9(14);
289 s1_7(14) <= s0_10(14);
290 s1_8(14) <= s0_11(14);
291 s1_9(14) <= s0_12(14);
292 s1_10(14) <= s0_13(14);
293 s1_11(14) <= s0_14(14);
294 s1_12(14) <= s0_15(14);
295
296 s1_7(15) <= s0_11(15);
297 s1_8(15) <= s0_12(15);
298 s1_9(15) <= s0_13(15);
299 s1_10(15) <= s0_14(15);
300 s1_11(15) <= s0_15(15);
301 s1_12(15) <= s0_16(15);
302
303 s1_8(16) <= s0_12(16);
```

```
304 s1_9(16) <= s0_13(16);
305 s1_10(16) <= s0_14(16);
306 s1_11(16) <= s0_15(16);
307 s1_12(16) <= s0_16(16);
308
309 s1_7(17) <= s0_11(17);
310 s1_8(17) <= s0_12(17);
311 s1_9(17) <= s0_13(17);
312 s1_10(17) <= s0_14(17);
313 s1_11(17) <= s0_15(17);
314 s1_12(17) <= s0_16(17);
315
316 s1_5(18) <= s0_9(18);
317 s1_6(18) <= s0_10(18);
318 s1_7(18) <= s0_11(18);
319 s1_8(18) <= s0_12(18);
320 s1_9(18) <= s0_13(18);
321 s1_10(18) <= s0_14(18);
322 s1_11(18) <= s0_15(18);
323 s1_12(18) <= s0_16(18);
324
325 s1_3(19) <= s0_7(19);
326 s1_4(19) <= s0_8(19);
327 s1_5(19) <= s0_9(19);
328 s1_6(19) <= s0_10(19);
329 s1_7(19) <= s0_11(19);
330 s1_8(19) <= s0_12(19);
331 s1_9(19) <= s0_13(19);
332 s1_10(19) <= s0_14(19);
333 s1_11(19) <= s0_15(19);
334 s1_12(19) <= s0_16(19);
335
336 s1_2(20) <= s0_6(20);
337 s1_3(20) <= s0_7(20);
338 s1_4(20) <= s0_8(20);
339 s1_5(20) <= s0_9(20);
340 s1_6(20) <= s0_10(20);
341 s1_7(20) <= s0_11(20);
342 s1_8(20) <= s0_12(20);
343 s1_9(20) <= s0_13(20);
344 s1_10(20) <= s0_14(20);
345 s1_11(20) <= s0_15(20);
346 s1_12(20) <= s0_16(20);
347
348 s1_1(21) <= s0_7(21);
349 s1_2(21) <= s0_8(21);
350 s1_3(21) <= s0_9(21);
351 s1_4(21) <= s0_10(21);
352 s1_5(21) <= s0_11(21);
353 s1_6(21) <= s0_12(21);
354 s1_7(21) <= s0_13(21);
355 s1_8(21) <= s0_14(21);
356 s1_9(21) <= s0_15(21);
357 s1_10(21) <= s0_16(21);
358
359 s1_1(22) <= s0_8(22);
360 s1_2(22) <= s0_9(22);
361 s1_3(22) <= s0_10(22);
362 s1_4(22) <= s0_11(22);
363 s1_5(22) <= s0_12(22);
364 s1_6(22) <= s0_13(22);
365 s1_7(22) <= s0_14(22);
```

```

366 s1_8(22) <= s0_15(22);
367 s1_9(22) <= s0_16(22);
368
369 s1_1(23) <= s0_9(23);
370 s1_2(23) <= s0_10(23);
371 s1_3(23) <= s0_11(23);
372 s1_4(23) <= s0_12(23);
373 s1_5(23) <= s0_13(23);
374 s1_6(23) <= s0_14(23);
375 s1_7(23) <= s0_15(23);
376 s1_8(23) <= s0_16(23);
377
378 s1_1(24) <= s0_10(24);
379 s1_2(24) <= s0_11(24);
380 s1_3(24) <= s0_12(24);
381 s1_4(24) <= s0_13(24);
382 s1_5(24) <= s0_14(24);
383 s1_6(24) <= s0_15(24);
384 s1_7(24) <= s0_16(24);
385
386 s1_1(25) <= s0_11(25);
387 s1_2(25) <= s0_12(25);
388 s1_3(25) <= s0_13(25);
389 s1_4(25) <= s0_14(25);
390 s1_5(25) <= s0_15(25);
391 s1_6(25) <= s0_16(25);
392
393 s1_1(26) <= s0_12(26);
394 s1_2(26) <= s0_13(26);
395 s1_3(26) <= s0_14(26);
396 s1_4(26) <= s0_15(26);
397 s1_5(26) <= s0_16(26);
398
399 s1_1(27) <= s0_13(27);
400 s1_2(27) <= s0_14(27);
401 s1_3(27) <= s0_15(27);
402 s1_4(27) <= s0_16(27);
403
404 s1_1(28) <= s0_14(28);
405 s1_2(28) <= s0_15(28);
406 s1_3(28) <= s0_16(28);
407
408 s1_1(29) <= s0_15(29);
409 s1_2(29) <= s0_16(29);
410
411 s1_1(30) <= s0_16(30);
412
413 -- Adders in stage1
414 s41 : HA port map (s1_0(8), s1_1(8), s2_0(8), s2_2(9));
415
416 s42 : FA port map (s1_0(9), s1_1(9), s1_2(9), s2_0(9), s2_3(10));
417 s43 : HA port map (s1_3(9), s1_4(9), s2_1(9), s2_4(10));
418
419 s44 : FA port map (s1_0(10), s1_1(10), s1_2(10), s2_0(10), s2_4(11));
420 s45 : FA port map (s1_3(10), s1_4(10), s1_5(10), s2_1(10), s2_5(11));
421 s46 : HA port map (s1_6(10), s1_7(10), s2_2(10), s2_6(11));
422
423 s47 : FA port map (s1_0(11), s1_1(11), s1_2(11), s2_0(11), s2_4(12));
424 s48 : FA port map (s1_3(11), s1_4(11), s1_5(11), s2_1(11), s2_5(12));
425 s49 : FA port map (s1_6(11), s1_7(11), s1_8(11), s2_2(11), s2_6(12));
426 s50 : HA port map (s1_9(11), s1_10(11), s2_3(11), s2_7(12));
427

```

```

428 g50: for i in 12 to 19 generate
429   s51 : FA port map (s1_0(i), s1_1(i), s1_2(i), s2_0(i), s2_4(i+1));
430   s52 : FA port map (s1_3(i), s1_4(i), s1_5(i), s2_1(i), s2_5(i+1));
431   s53 : FA port map (s1_6(i), s1_7(i), s1_8(i), s2_2(i), s2_6(i+1));
432   s54 : FA port map (s1_9(i), s1_10(i), s1_11(i), s2_3(i), s2_7(i+1));
433   end generate g50;
434
435   s83 : FA port map (s1_0(20), s1_1(20), s1_2(20), s2_0(20), s2_3(21));
436   s84 : FA port map (s1_3(20), s1_4(20), s1_5(20), s2_1(20), s2_4(21));
437   s85 : FA port map (s1_6(20), s1_7(20), s1_8(20), s2_2(20), s2_5(21));
438   s86 : FA port map (s1_9(20), s1_10(20), s1_11(20), s2_3(20), s2_6(21));
439
440   s87 : FA port map (s1_0(21), s1_1(21), s1_2(21), s2_0(21), s2_2(22));
441   s88 : FA port map (s1_3(21), s1_4(21), s1_5(21), s2_1(21), s2_3(22));
442   s89 : FA port map (s1_6(21), s1_7(21), s1_8(21), s2_2(21), s2_4(22));
443
444   s90 : FA port map (s1_0(22), s1_1(22), s1_2(22), s2_0(22), s2_1(23));
445   s91 : FA port map (s1_3(22), s1_4(22), s1_5(22), s2_1(22), s2_2(23));
446
447   s92 : FA port map (s1_0(23), s1_1(23), s1_2(23), s2_0(23), s2_1(24));
448
449
450 -- stage2 signals assignments
451 g29_1: for i in 0 to 7 generate
452   s2_0(i) <= s1_0(i);
453   s2_1(i) <= s1_1(i);
454   end generate g29_1;
455
456 g30: for i in 1 to 7 generate
457   s2_2(i) <= s1_2(i);
458   end generate g30;
459
460 g31: for i in 2 to 7 generate
461   s2_3(i) <= s1_3(i);
462   end generate g31;
463
464 g32: for i in 3 to 7 generate
465   s2_4(i) <= s1_4(i);
466   end generate g32;
467
468 g33: for i in 4 to 7 generate
469   s2_5(i) <= s1_5(i);
470   end generate g33;
471
472 g34: for i in 5 to 7 generate
473   s2_6(i) <= s1_6(i);
474   end generate g34;
475
476 g35: for i in 6 to 7 generate
477   s2_7(i) <= s1_7(i);
478   end generate g35;
479
480 s2_8(7) <= s1_8(7);
481
482 g36: for i in 24 to 31 generate
483   s2_0(i) <= s1_0(i);
484   end generate g36;
485
486 g37: for i in 25 to 30 generate
487   s2_1(i) <= s1_1(i);
488   end generate g37;
489

```

```
490 g38: for i in 25 to 29 generate
491   s2_2(i) <= s1_2(i);
492 end generate g38;
493
494 g39: for i in 25 to 28 generate
495   s2_3(i) <= s1_3(i);
496 end generate g39;
497
498 g40: for i in 25 to 27 generate
499   s2_4(i) <= s1_4(i);
500 end generate g40;
501
502 g41: for i in 25 to 26 generate
503   s2_5(i) <= s1_5(i);
504 end generate g41;
505
506 s2_6(25) <= s1_6(25);
507
508 s2_1(8) <= s1_2(8);
509 s2_2(8) <= s1_3(8);
510 s2_3(8) <= s1_4(8);
511 s2_4(8) <= s1_5(8);
512 s2_5(8) <= s1_6(8);
513 s2_6(8) <= s1_7(8);
514 s2_7(8) <= s1_8(8);
515 s2_8(8) <= s1_9(8);
516
517 s2_3(9) <= s1_5(9);
518 s2_4(9) <= s1_6(9);
519 s2_5(9) <= s1_7(9);
520 s2_6(9) <= s1_8(9);
521 s2_7(9) <= s1_9(9);
522 s2_8(9) <= s1_10(9);
523
524 s2_5(10) <= s1_8(10);
525 s2_6(10) <= s1_9(10);
526 s2_7(10) <= s1_10(10);
527 s2_8(10) <= s1_11(10);
528
529 s2_7(11) <= s1_11(11);
530 s2_8(11) <= s1_12(11);
531
532 s2_8(12) <= s1_12(12);
533 s2_8(13) <= s1_12(13);
534 s2_8(14) <= s1_12(14);
535 s2_8(15) <= s1_12(15);
536 s2_8(16) <= s1_12(16);
537 s2_8(17) <= s1_12(17);
538 s2_8(18) <= s1_12(18);
539 s2_8(19) <= s1_12(19);
540 s2_8(20) <= s1_12(20);
541
542 s2_7(21) <= s1_9(21);
543 s2_8(21) <= s1_10(21);
544
545 s2_5(22) <= s1_6(22);
546 s2_6(22) <= s1_7(22);
547 s2_7(22) <= s1_8(22);
548 s2_8(22) <= s1_9(22);
549
550 s2_3(23) <= s1_3(23);
551 s2_4(23) <= s1_4(23);
```

```

552 s2_5(23) <= s1_5(23);
553 s2_6(23) <= s1_6(23);
554 s2_7(23) <= s1_7(23);
555 s2_8(23) <= s1_8(23);
556
557 s2_2(24) <= s1_1(24);
558 s2_3(24) <= s1_2(24);
559 s2_4(24) <= s1_3(24);
560 s2_5(24) <= s1_4(24);
561 s2_6(24) <= s1_5(24);
562 s2_7(24) <= s1_6(24);
563 s2_8(24) <= s1_7(24);
564
565 -- Adders in stage2
566 s93: HA port map(s2_0(5), s2_1(5), s3_0(5), s3_2(6));
567
568 s94: FA port map (s2_0(6), s2_1(6), s2_2(6), s3_0(6), s3_3(7));
569 s95: HA port map (s2_3(6), s2_4(6), s3_1(6), s3_4(7));
570
571 s96: FA port map (s2_0(7), s2_1(7), s2_2(7), s3_0(7), s3_3(8));
572 s97: FA port map (s2_3(7), s2_4(7), s2_5(7), s3_1(7), s3_4(8));
573 s98: HA port map (s2_6(7), s2_7(7), s3_2(7), s3_5(8));
574
575 g51: for i in 8 to 23 generate
576 s99 : FA port map (s2_0(i), s2_1(i), s2_2(i), s3_0(i), s3_3(i+1));
577 s100 : FA port map (s2_3(i), s2_4(i), s2_5(i), s3_1(i), s3_4(i+1));
578 s101 : FA port map (s2_6(i), s2_7(i), s2_8(i), s3_2(i), s3_5(i+1));
579 end generate g51;
580
581 s147: FA port map (s2_0(24), s2_1(24), s2_2(24), s3_0(24), s3_2(25));
582 s148: FA port map (s2_3(24), s2_4(24), s2_5(24), s3_1(24), s3_3(25));
583 s149: FA port map (s2_6(24), s2_7(24), s2_8(24), s3_2(24), s3_4(25));
584
585 s150: FA port map (s2_0(25), s2_1(25), s2_2(25), s3_0(25), s3_1(26));
586 s151: FA port map (s2_3(25), s2_4(25), s2_5(25), s3_1(25), s3_2(26));
587
588 s152: FA port map (s2_0(26), s2_1(26), s2_2(26), s3_0(26), s3_1(27));
589
590 -- stage3 signals assignments
591 g42: for i in 0 to 4 generate
592 s3_0(i) <= s2_0(i);
593 s3_1(i) <= s2_1(i);
594 end generate g42;
595
596 g43: for i in 1 to 4 generate
597 s3_2(i) <= s2_2(i);
598 end generate g43;
599
600 g44: for i in 2 to 4 generate
601 s3_3(i) <= s2_3(i);
602 end generate g44;
603
604 g45: for i in 3 to 4 generate
605 s3_4(i) <= s2_4(i);
606 end generate g45;
607
608 s3_5(4) <= s2_5(4);
609
610 g46: for i in 27 to 31 generate
611 s3_0(i) <= s2_0(i);
612 end generate g46;
613

```

```
614 g47: for i in 28 to 30 generate
615   s3_1(i) <= s2_1(i);
616 end generate g47;
617
618 g48: for i in 28 to 29 generate
619   s3_2(i) <= s2_2(i);
620 end generate g48;
621
622 s3_3(28) <= s2_3(28);
623
624 s3_1(5) <= s2_2(5);
625 s3_2(5) <= s2_3(5);
626 s3_3(5) <= s2_4(5);
627 s3_4(5) <= s2_5(5);
628 s3_5(5) <= s2_6(5);
629
630 s3_3(6) <= s2_5(6);
631 s3_4(6) <= s2_6(6);
632 s3_5(6) <= s2_7(6);
633
634 s3_5(7) <= s2_8(7);
635
636 s3_5(25) <= s2_6(25);
637
638 s3_3(26) <= s2_3(26);
639 s3_4(26) <= s2_4(26);
640 s3_5(26) <= s2_5(26);
641
642 s3_2(27) <= s2_1(27);
643 s3_3(27) <= s2_2(27);
644 s3_4(27) <= s2_3(27);
645 s3_5(27) <= s2_4(27);
646
647 -- Adders in stage3 starts here
648 s153: HA port map (s3_0(3), s3_1(3), s4_0(3), s4_2(4));
649
650 s154: FA port map (s3_0(4), s3_1(4), s3_2(4), s4_0(4), s4_2(5));
651 s155: HA port map (s3_3(4), s3_4(4), s4_1(4), s4_3(5));
652
653 g49: for i in 5 to 26 generate
654   s156: FA port map (s3_0(i), s3_1(i), s3_2(i), s4_0(i), s4_2(i+1));
655   s157: FA port map (s3_3(i), s3_4(i), s3_5(i), s4_1(i), s4_3(i+1));
656 end generate g49;
657
658 s158: FA port map (s3_0(27), s3_1(27), s3_2(27), s4_0(27), s4_1(28));
659 s159: FA port map (s3_3(27), s3_4(27), s3_5(27), s4_1(27), s4_2(28));
660
661 s160: FA port map (s3_0(28), s3_1(28), s3_2(28), s4_0(28), s4_1(29));
662
663 -- stage4 signals assignments
664 g52: for i in 0 to 2 generate
665   s4_0(i) <= s3_0(i);
666   s4_1(i) <= s3_1(i);
667 end generate g52;
668
669 g53: for i in 1 to 2 generate
670   s4_2(i) <= s3_2(i);
671 end generate g53;
672
673 s4_3(2) <= s3_3(2);
674
675 s4_1(3) <= s3_2(3);
```

```

676 s4_2(3) <= s3_3(3);
677 s4_3(3) <= s3_4(3);
678
679 s4_3(4) <= s3_5(4);
680
681 s4_3(28) <= s3_3(28);
682
683 s4_0(29) <= s3_0(29);
684 s4_2(29) <= s3_1(29);
685 s4_3(29) <= s3_2(29);
686
687 s4_0(30) <= s3_0(30);
688 s4_1(30) <= s3_1(30);
689
690 s4_0(31) <= s3_0(31);
691
692 -- Adders in stage4
693 s161: HA port map (s4_0(2), s4_1(2), s5_0(2), s5_1(3));
694
695 g54: for i in 3 to 29 generate
696 s162: FA port map (s4_0(i), s4_1(i), s4_2(i), s5_0(i), s5_1(i+1));
697 end generate g54;
698
699 -- stage5 signals assignments
700 s5_0(0) <= s4_0(0);
701 s5_0(1) <= s4_0(1);
702
703 s5_1(0) <= s4_1(0);
704 s5_1(1) <= s4_1(1);
705 s5_1(2) <= s4_2(2);
706
707 s5_2(1) <= s4_2(1);
708 s5_2(2) <= s4_3(2);
709
710 g55: for i in 3 to 29 generate
711 s5_2(i) <= s4_3(i);
712 end generate g55;
713
714 s5_0(30) <= s4_0(30);
715 s5_2(30) <= s4_1(30);
716 s5_0(31) <= s4_0(31);
717
718 -- Adders in stage5 starts here
719 s163: HA port map (s5_0(1), s5_1(1), s6_0(1), s6_1(2));
720
721 g56: for i in 2 to 30 generate
722 s164: FA port map (s5_0(i), s5_1(i), s5_2(i), s6_0(i), s6_1(i+1));
723 end generate g56;
724
725 -- stage6 signals assignments starts here
726 s6_0(0) <= s5_0(0);
727 s6_0(31) <= s5_0(31);
728 s6_1(0) <= s5_1(0);
729 s6_1(1) <= s5_2(1);
730
731 -- Brent Kung adder for final addition for remaining two rows
732 brent_kung_inst : brent_kung port map (s6_0(31 downto 0), s6_1(31 downto 0),
733 cin, result(31 downto 0), result(32));
734
735
736

```



```
737 end architecture;
```

The 32-bit Brent Kung adder is used for the final addition of the remaining two rows.

```

1  -- Brent Kung Adder
2
3  library IEEE;
4  use IEEE.std_logic_1164.all;
5  use IEEE.numeric_std.all;
6
7  entity brent_kung is
8  port(A, B : in std_logic_vector (31 downto 0);
9        Cin : in std_logic;
10       Sum : out std_logic_vector (31 downto 0);
11       Cout : out std_logic);
12 end entity;
13
14 architecture rtl of brent_kung is
15
16 component andgate
17   port (A, B: in std_logic;
18         prod: out std_logic);
19 end component;
20
21 component xorgate is
22   port (A, B: in std_logic;
23         uneq: out std_logic);
24 end component;
25
26 component abcgate is
27   port (A, B, C: in std_logic;
28         abc: out std_logic);
29 end component;
30
31 component Cin_map_G is
32   port(A, B, Cin: in std_logic;
33         Bit0_G: out std_logic);
34 end component;
35
36 signal g1, p1 : std_logic_vector (31 downto 0);
37 signal g2, p2 : std_logic_vector (15 downto 0);
38 signal g3, p3 : std_logic_vector (7 downto 0);
39 signal g4, p4 : std_logic_vector (3 downto 0);
40 signal g5, p5 : std_logic_vector (1 downto 0);
41 signal g6, p6 : std_logic;
42
43 signal temp_C : std_logic_vector (32 downto 0);
44 signal temp_s : std_logic_vector (31 downto 0);
45
46 begin
47
48 -- Finding different order Generate and Propagate values.
49
50 -- 1st Order:
51
52 order_1 : for i in 0 to 31 generate
53   if_gen :if i=0 generate
54     G_1_0 : Cin_map_G port map (a(i),b(i), cin, g1(i));
55 end generate if_gen;
56   if_gen2 : if i>0 generate
57     G_1 : andgate port map (a(i), b(i), g1(i));
58
59 end generate if_gen2;

```

```

60 P_1 : xorgate port map (a(i), b(i), p1(i));
61 end generate order_1;
62
63 -- 2nd Order:
64
65 order_2 : for i in 0 to 15 generate
66     G_2 : abcgate port map (g1((2*i)+1), p1((2*i)+1), g1(2*i), g2(i));
67     P_2 : andgate port map (p1((2*i)+1), p1(2*i), p2(i));
68 end generate order_2;
69
70
71 -- 3rd Order:
72 order_3 : for i in 0 to 7 generate
73     G_3 : abcgate port map (g2((2*i)+1), p2((2*i)+1), g2(2*i), g3(i));
74     P_3 : andgate port map (p2((2*i)+1), p2(2*i), p3(i));
75 end generate order_3;
76
77
78 -- 4th Order:
79 order_4 : for i in 0 to 3 generate
80     G_4 : abcgate port map (g3((2*i)+1), p3((2*i)+1), g3(2*i), g4(i));
81     P_4 : andgate port map (p3((2*i)+1), p3(2*i), p4(i));
82 end generate order_4;
83
84
85 --5th Order:
86 order_5 : for i in 0 to 1 generate
87     G_5 : abcgate port map (g4((2*i)+1), p4((2*i)+1), g4((2*i)), g5(i));
88     P_5 : andgate port map (p4((2*i)+1), p4((2*i)), p5(i));
89 end generate order_5;
90
91
92
93 --6th order:
94
95 order_6_G_5 : abcgate port map (g5(1), p5(1), g5(0), g6);
96 order_6_P_5 : andgate port map (p5(1), p5(0), p6);
97
98 -- Generate different Carry
99
100 temp_c(0) <= cin;
101 temp_c(1) <= G1(0);
102 temp_c(2) <= G2(0);
103 temp_c_3: abcgate port map (G1(2), P1(2), temp_c(2), temp_c(3));
104 temp_c(4) <= G3(0);
105 temp_c_5: abcgate port map (G1(4), P1(4), temp_c(4), temp_c(5));
106 temp_c_6: abcgate port map (G2(2), P2(2), temp_c(4), temp_c(6));
107 temp_c_7: abcgate port map (G1(6), P1(6), temp_c(6), temp_c(7));
108 temp_c(8) <= G4(0);
109 temp_c_9: abcgate port map (G1(8), P1(8), temp_c(8), temp_c(9));
110 temp_c_10: abcgate port map (G2(4), P2(4), temp_c(8), temp_c(10));
111 temp_c_11: abcgate port map (G1(10), P1(10), temp_c(10), temp_c(11));
112 temp_c_12: abcgate port map (G3(2), P3(2), temp_c(8), temp_c(12));
113 temp_c_13: abcgate port map (G1(12), P1(12), temp_c(12), temp_c(13));
114 temp_c_14: abcgate port map (G2(6), P2(6), temp_c(12), temp_c(14));
115 temp_c_15: abcgate port map (G1(14), P1(14), temp_c(14), temp_c(15));
116 temp_c(16) <= G5(0);
117 temp_c_17: abcgate port map (G1(16), P1(16), temp_c(16), temp_c(17));
118 temp_c_18: abcgate port map (G2(8), P2(8), temp_c(16), temp_c(18));
119 temp_c_19: abcgate port map (G1(18), P1(18), temp_c(18), temp_c(19));
120 temp_c_20: abcgate port map (G3(4), P3(4), temp_c(16), temp_c(20));
121 temp_c_21: abcgate port map (G1(20), P1(20), temp_c(20), temp_c(21));

```

```
122 temp_c_22: abcgate port map (G2(10), P2(10), temp_c(20), temp_c(22));
123 temp_c_23: abcgate port map (G1(22), P1(22), temp_c(22), temp_c(23));
124 temp_c_24: abcgate port map (G4(2), P4(2), temp_c(16), temp_c(24));
125 temp_c_25: abcgate port map (G1(24), P1(24), temp_c(24), temp_c(25));
126 temp_c_26: abcgate port map (G2(12), P2(12), temp_c(24), temp_c(26));
127 temp_c_27: abcgate port map (G1(26), P1(26), temp_c(26), temp_c(27));
128 temp_c_28: abcgate port map (G3(6), P3(6), temp_c(24), temp_c(28));
129 temp_c_29: abcgate port map (G1(28), P1(28), temp_c(28), temp_c(29));
130 temp_c_30: abcgate port map (G2(14), P2(14), temp_c(28), temp_c(30));
131 temp_c_31: abcgate port map (G1(30), P1(30), temp_c(30), temp_c(31));
132 temp_c(32) <= G6;
133
134
135 sum_out : for i in 0 to 31 generate
136     sum_is : xorgate port map (P1(i), temp_c(i), temp_s(i));
137 end generate sum_out;
138
139 sum <= temp_s;
140 cout <= temp_c(32);
141
142 end architecture rtl;
```

## Testbench:

```
1 library std;
2 use std.textio.all;
3
4 library ieee;
5 use ieee.std_logic_1164.all;
6
7 entity Testbench is
8 end entity;
9 architecture Behave of Testbench is
10
11
12     constant number_of_inputs  : integer := 64;  -- input bits
13     constant number_of_outputs : integer := 33;  -- output bits
14
15     component DUT is
16         port(input_vector: in std_logic_vector(number_of_inputs-1 downto 0);
17              output_vector: out std_logic_vector(number_of_outputs-1 downto 0));
18     end component;
19
20
21     signal input_vector  : std_logic_vector(number_of_inputs-1 downto 0);
22     signal output_vector : std_logic_vector(number_of_outputs-1 downto 0);
23
24     function to_string(x: string) return string is
25         variable ret_val: string(1 to x'length);
26         alias lx : string (1 to x'length) is x;
27     begin
28         ret_val := lx;
29         return(ret_val);
30     end to_string;
31
32
33     function to_std_logic_vector(x: bit_vector) return std_logic_vector is
34         alias lx: bit_vector(1 to x'length) is x;
35         variable ret_val: std_logic_vector(1 to x'length);
36     begin
37         for I in 1 to x'length loop
38             if(lx(I) = '1') then
39                 ret_val(I) := '1';
40             else
41                 ret_val(I) := '0';
42             end if;
43         end loop;
44         return ret_val;
45     end to_std_logic_vector;
46
47     function to_bit_vector(x: std_logic_vector) return bit_vector is
48         alias lx: std_logic_vector(1 to x'length) is x;
49         variable ret_val: bit_vector(1 to x'length);
50     begin
51         for I in 1 to x'length loop
52             if(lx(I) = '1') then
53                 ret_val(I) := '1';
54             else
55                 ret_val(I) := '0';
56             end if;
57         end loop;
58         return ret_val;
59     end to_bit_vector;
60
```

```

61 begin
62   process
63     variable err_flag : boolean := false;
64     File INFILE: text open read_mode is "TRACEFILE.txt";
65     FILE OUTFILE: text open write_mode is "outputs.txt";
66
67
68     variable input_vector_var: bit_vector (number_of_inputs-1 downto 0);
69     variable output_vector_var: bit_vector (number_of_outputs-1 downto 0);
70     variable output_mask_var: bit_vector (number_of_outputs-1 downto 0);
71
72
73     variable output_comp_var: std_logic_vector (number_of_outputs-1 downto 0);
74     constant ZZZZ : std_logic_vector(number_of_outputs-1 downto 0) := (others
=> '0');
75
76
77     variable INPUT_LINE: Line;
78     variable OUTPUT_LINE: Line;
79     variable LINE_COUNT: integer := 0;
80
81
82   begin
83     while not endfile(INFILE) loop
84       LINE_COUNT := LINE_COUNT + 1;
85
86       readLine (INFILE, INPUT_LINE);
87       read (INPUT_LINE, input_vector_var);
88       read (INPUT_LINE, output_vector_var);
89       read (INPUT_LINE, output_mask_var);
90
91       input_vector <= to_std_logic_vector(input_vector_var);
92
93       wait for 10 ns;
94       output_comp_var := (to_std_logic_vector(output_mask_var) and
95         (output_vector xor to_std_logic_vector(output_vector_var)));
96       if (output_comp_var /= ZZZZ) then
97         write(OUTPUT_LINE,to_string("ERROR: line "));
98         write(OUTPUT_LINE, LINE_COUNT);
99         writeline(OUTFILE, OUTPUT_LINE);
100        err_flag := true;
101      end if;
102      write(OUTPUT_LINE, to_bit_vector(input_vector));
103      write(OUTPUT_LINE, to_string(" "));
104      write(OUTPUT_LINE, to_bit_vector(output_vector));
105      writeline(OUTFILE, OUTPUT_LINE);
106
107      wait for 4 ns;
108    end loop;
109
110    assert (err_flag) report "SUCCESS, all tests passed." severity note;
111    assert (not err_flag) report "FAILURE, some tests failed." severity error;
112
113    wait;
114  end process;
115
116  dut_instance: DUT
117    port map(input_vector => input_vector, output_vector => output_vector);
118
119 end Behave;


```

- First column is of 64 bits, the first 16 bits are multiplicand, the next 16 bits are multipliers and the next 32 bits are of accumulators.
- The Second column is 33 bits, which is the output known to us. These are the bits we compare the output of the designed MAC.
- The Third column is called masking bits. We enable the bits we want to compare by placing '1' at that place. Since we want all bits to be compared, we use all 1s.

DUT being tested:

November 2, 2023

Result of the assert flags:



```
Transcript
# Loading ieee.numeric_std(body)
# Loading work.mac_32(al)
# Loading work.andgate(trivial)
# Loading work.ha(trivial)
# Loading work.xorgate(trivial)
# Loading work.fa(trivial)
# Loading work.cin_map_g(trivial)
# Loading work.brent_kung(ctl)
# Loading work.abogate(trivial)
# ** Warning: Design size of 16864 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
#
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# File in use by: satvi Hostname: MSI ProcessID: 28288
# Attempting to use alternate WLF file ".\\wlfqtqv3vi5".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# Using alternate file: .\\wlfqtqv3vi5
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: SUCCESS, all tests passed.
# Time: 140 ns Iteration: 0 Instance: /testbench
VSIM 2>
```