EE 789 - Algorithmic Design of Digital Systems

Assignment - 1 Shift and Subtract Division



Name: Satvikkumar Patel

Roll number: 23M1117

Program: M.tech (EE5 - Electronic Systems)

Department: Electrical Engineering

Date of Sub: 28th Sep, 2023

Shift and Subtract Divider

Design a shift and subtract (long-division) 8-bit (unsigned) divider in RTL.

- (a) Describe the algorithm using Aa, and write a testbench for the design.
- (b) Generate the VHDL and verify it using the GHDL simulator and a testbench.

Section: a

Explanation:

The shift_and_subtract_div algorithm is used to perform long division using a shift and subtract method. Here is a step-by-step explanation of the algorithm:

1. Initialize the variables:

- RST_STATE: Represents the reset state of the algorithm.
- LOOP_STATE: Represents the loop state of the algorithm.
- DONE_STATE: Represents the done state of the algorithm.

2. Define the module

- "shift_and_subtract_div" with input variables "a" and "b" of 8-bit unsigned integers and an output variable "quotient" of 8-bit unsigned integers.

3. Inside the module, define the following variables:

- temp: Represents the dividend, which is initialized with the value of "a" concatenated with 7 zeros.
- machine_state: Represents the current state of the algorithm.
- temp_quotient: Represents the current quotient, which is initialized with 8 zeros.
- dividend: Represents the current dividend, which is initialized with the value of "temp".
- counter: Represents the current counter, which is initialized with 8.

4. Enter the loop block:

- Use a merge statement to determine the next values of the variables based on the machine state.
- Use phi statements to update the values of the variables based on the next values.

5. Determine the next machine state:

- Use an excmux statement to select the next state based on the machine state and the counter value.
- If the machine state is RST_STATE, set the next state to LOOP_STATE.
- If the machine state is LOOP_STATE and the counter is 0, set the next state to DONE_STATE.
- If the machine state is DONE_STATE, set the next state to DONE_STATE.

6. Determine the next quotient:

- Use a mux statement to select the next quotient based on the machine state and the comparison between the upper 8 bits of the dividend and the divisor "b".
- If the upper 8 bits of the dividend are less than the divisor "b", set the next quotient to the current quotient concatenated with a zero.
- If the upper 8 bits of the dividend are greater than or equal to the divisor "b", set the next quotient to the current quotient concatenated with a one.

7. Determine the next dividend:

- Use a mux statement to select the next dividend based on the machin state and the comparison between the upper 8 bits of the dividend and the divisor "b".
- If the upper 8 bits of the dividend are less than the divisor "b", set the next dividend to the current dividend shifted right by 1 bit and concatenated with a zero.
- If the upper 8 bits of the dividend are greater than or equal to the divisor "b", set the next dividend to the current dividend minus the divisor "b" and shifted right by 1 bit.

8. Determine the next counter:

- Use a mux statement to select the next counter based on the machine state and the comparison between the counter and zero.
- If the counter is greater than zero, decrement the counter by 1.
- If the counter is zero, set the next counter to zero.

9. Determine the continue_flag:

- Set the continue_flag to true if the counter is less than 9, indicating that the algorithm should continue looping.
- -Use an if statement to check the continue_flag and place a loopback label to continue the loop if the flag is true.

This algorithm performs long division by repeatedly subtracting the divisor "b" from the dividend "a" and shifting the dividend right by 1 bit until the counter reaches zero. The quotient is determined by concatenating zeros or ones based on the comparison between the upper 8 bits of the dividend and the divisor.

Test Bench

```
2 #include <signal.h>
3 #include <stdio.h>
4 #include <stdlib.h>
5 #include <stdint.h>
#include <pthread.h>
7 #include <pthreadUtils.h>
8 #include <Pipes.h>
9 #include <pipeHandler.h>
10 #ifndef SW
#include "vhdlCStubs.h"
12 #endif
13
int main(int argc, char* argv[])
15 {
16
   uint8_t a,b,quotient;
17
quotient = shift_and_subtract_div(12,6);
fprintf(stdout, "shift_and_subtract_div(12,6) = %d\n",quotient);
return(0);
21 }
```

Aa algorithm

```
sconstant RST_STATE: $uint < 2 > : = 0
2 $constant LOOP_STATE: $uint<2> :=1
3 $constant DONE_STATE: $uint<2> :=2
6 $module [shift_and_subtract_div]
      $in (a b:$uint <8>)
      $out (quotient :$uint <8>)
9
10 {
      temp := ($concat $zero<7> a $zero<1>)
      $branchblock[loop]
13
           $merge $entry loopback
14
               $phi current_state := RST_STATE $on $entry next_current_state $on
     loopback
               $phi temp_quotient := $zero <8> $on $entry next_temp_quotient $on
      loopback
               $phi dividend := temp $on $entry next_dividend $on loopback
               $phi counter := 8 $on $entry next_counter $on loopback
18
         $endmerge
19
20
           next_current_state :=
21
      ($excmux
               (current_state == RST_STATE) LOOP_STATE
23
               (current_state == LOOP_STATE)
24
               ($mux (counter == 0) DONE_STATE LOOP_STATE)
25
               (current_state == DONE_STATE) DONE_STATE)
26
28
          next_temp_quotient :=
29
         ($mux (current_state == LOOP_STATE)
30
                 (\text{smux} ((\text{slice dividend 15 8}) < b))
31
                           ($concat ($slice temp_quotient 6 0) $zero<1>)
32
                           ($concat ($slice temp_quotient 6 0) $one<1>))
                temp_quotient)
35
          next_dividend :=
36
               ($mux (current_state == LOOP_STATE)
37
38
                      (\text{smux} ((\text{slice dividend 15 8}) < b))
39
                  ($concat ($slice dividend 14 0) $zero<1>
                 ($concat ($slice (($slice dividend 15 8)-b) 6 0) ($slice dividend
40
      7 0) $zero<1>))
                dividend)
41
42
           next_counter :=
43
         ($mux (current_state == LOOP_STATE )
            (\text{smux (counter > 0) (counter -1) } \text{szero} < 4 > )
45
46
            ($concat $one <1> $zero <3>))
47
           continue_flag := (counter > 0)
48
49
           $if continue_flag $then
50
           $place[loopback]
           $endif
53
      } (temp_quotient => temp_quotient)
54
    quotient := temp_quotient
55
56 }
```

Makefile

```
1 # build software version of testbench (to check the "desired behaviour")
2 AHIR_INCLUDE=$(AHIR_RELEASE)/include
3 AHIR_LIB=$(AHIR_RELEASE)/lib
4 VHDL_LIB=$(AHIR_RELEASE)/vhdl
5 VHDL_VHPI_LIB=$(AHIR_RELEASE)/CtestBench/vhdl
6 FUNCTIONLIB=$(AHIR_RELEASE)/functionLibrary/
7 SRC=./src
8 all: HW
9 TOVC: aalink aa2vc
10 VC2VHDL: vc2vhdl vhdlsim
11 AA2VHDLSIM: aa2vc vc2vhdl vhdlsim
12 TOVHDL:TOVC vc2vhdl
13
14
15 TOPMODULES = -t shift_and_subtract_div
16
17
19 # five steps from C to vhdl simulator.
20 HW: aalink aa2vc vc2vhdl vhdltb ghdlsim
22 AA2VHDL: aa2vc vc2vhdl vhdlsim
23
_{24} # Aa to vC
25 aalink: $(SRC)/shift_and_subtract_div.aa
    AaLinkExtMem $(SRC)/shift_and_subtract_div.aa | vcFormat > prog.linked.aa
26
    AaOpt -B prog.linked.aa | vcFormat > prog.linked.opt.aa
27
28
29 aa2vc: prog.linked.opt.aa
   Aa2VC -O -C prog.linked.opt.aa | vcFormat > prog.vc
30
31
32 # vC to VHDL
33 vc2vhdl: prog.vc
    vc2vhdl -U -O -v -a -C -e ahir_system -w -s ghdl $(TOPMODULES) -f prog.vc
34
    vhdlFormat < ahir_system_global_package.unformatted_vhdl >
     ahir_system_global_package.vhdl
    vhdlFormat < ahir_system.unformatted_vhdl > ahir_system.vhdl
36
    vhdlFormat < ahir_system_test_bench.unformatted_vhdl > ahir_system_test_bench
37
     .vhdl
39 # build testbench and ghdl executable
40 # note the use of libVhpi in building the testbench.
41 vhdltb: ahir_system.vhdl ahir_system_test_bench.vhdl $(SRC)/testbench.c
     vhdlCStubs.h vhdlCStubs.c
    gcc -c vhdlCStubs.c -I$(SRC) -I./ -I$(AHIR_INCLUDE)
    gcc -c $(SRC)/testbench.c -I$(AHIR_INCLUDE) -I$(SRC) -I./
43
    gcc -o testbench_hw testbench.o vhdlCStubs.o -L$(AHIR_LIB) -
     lSocketLibPipeHandler -lpthread
45
46 ghdlsim: ahir_system.vhdl ahir_system_test_bench.vhdl $(SRC)/testbench.c
     vhdlCStubs.h vhdlCStubs.c
    ghdl --clean
47
    ghdl --remove
    ghdl -i --work=GhdlLink $(VHDL_LIB)/GhdlLink.vhdl
    ghdl -i --work=aHiR_ieee_proposed $(VHDL_LIB)/aHiR_ieee_proposed.vhdl
    ghdl -i --work=ahir $(VHDL_LIB)/ahir.vhdl
   ghdl -i --work=work ahir_system_global_package.vhdl
52
   ghdl -i --work=work ahir_system.vhdl
53
ghdl -i --work=work ahir_system_test_bench.vhdl
```

```
ghdl -m --work=work -Wl,-L$(AHIR_LIB) -Wl,-lVhpi ahir_system_test_bench

clean:


rm -rf *.o* *.cf *.*vhdl vhdlCStubs.* *.vcd in_data* out_data* testbench_sw
    testbench_hw ahir_system_test_bench vhpi.log *.aa *.vc *.lso xst *.ngc *
    _xmsgs *.xrpt pipeHandler.log *.srp *.ghw *.dot

PHONY: all clean
```


Section: b

The test bench is setting $a = (12)_{dec}$ and $b = (6)_{dec}$, and the algorithm generates the output $product = (2)_{dec}$ as expected.


GHDL Simulation



Waveform



It can be seen that, when start_ack and start_req are 1, the system takes the input.



It can be seen that, When fin_ack and fin_req are 1, the system gives the output.

