

EE 789 - Algorithmic Design of Digital Systems

Assignment - 1 Shift and Add Multiplier



Name:	Satvikkumar Patel
Roll number:	23M1117
Program:	M.tech (EE5 - Electronic Systems)
Department:	Electrical Engineering
Date of Sub:	28th Sep, 2023

Shift and Add Multiplier

Implement an 8-bit multiplier (which multiplies two 8-bit unsigned numbers) using a shift and add multiplier algorithm.

- (a) Describe the algorithm using Aa, and write a testbench for the design.
- (b) Generate the VHDL and verify it using the GHDL simulator and the C test-bench.
- (c) Study the generated VHDL and sketch the structure of the generated hardware (show the modules, their internal structure, and their interactions as you observe them in the VHDL)

Section: a

Explanation:

The Shift and Add Multiplier algorithm is used to multiply two 8-bit unsigned numbers. Here is a step-by-step explanation of the algorithm:

1. Initialize the variables:

- Set the initial state to RST_STATE (0).
- Set the initial value of the temporary product (temp_product) to 0.
- Set the initial value of the temporary multiplicand (temp_multiplicand) to the first input number (a).
- Set the initial value of the counter to 0.

2. Enter the loop:

- Check the current state:
- If the current state is RST_STATE, transition to the LOOP_STATE (1).
- If the current state is LOOP_STATE, check the value of the counter:

If the counter is equal to 8, transition to the DONE_STATE (2).

and If the counter is less than 8, continue in the LOOP_STATE.

3. Update the next state and temporary product:

- Calculate the next state based on the current state and counter value.
- Calculate the next temporary product based on the current state and temporary multiplicand.
- If the current state is LOOP_STATE, check the least significant bit of the temporary multiplicand:
- If it is 0: slice the temp_product to 15-9, shift the bits of the temporary product to the right by 2, and add it with the concatenated '0' to the most significant bit of the second input number (b); and then slice the temp_product to 8-1; and save it to next_temp_product.
- If it is 1, shift the bits of the temporary product to the right by 1 and add a 0 as the least significant bit; and save it to next_temp_product.

4. Update the next temporary multiplicand and counter:

- Calculate the next temporary multiplicand based on the current state and temporary multiplicand.
- If the current state is LOOP_STATE, shift the bits of the temporary multiplicand to the right by 1 and add a 0 as the most significant bit.
- Calculate the next counter based on the current state and counter.
- If the current state is LOOP_STATE, increment the counter by 1.

5. Check if the loop should continue:

- Set the `continue_flag` to true if the counter is less than 9 (indicating that the loop should continue).
- If the `continue_flag` is true, go back to step 2 and continue the loop.

6. Exit the loop:

- If the counter is equal to 9, transition to the DONE_STATE (2).

7. Output the result:

- The final product is stored in the temporary product variable.

This algorithm uses a shift and add approach to perform multiplication. It iteratively shifts the bits of the multiplicand and adds the corresponding bits of the multiplier to the product. The loop runs for 8 iterations, which is the number of bits in the input numbers. The final product is obtained by shifting the temporary product to the left by 1 in the DONE_STATE.

Test bench

```
1
2 #include <signal.h>
3 #include <stdio.h>
4 #include <stdlib.h>
5 #include <stdint.h>
6 #include <pthread.h>
7 #include <pthreadUtils.h>
8 #include <Pipes.h>
9 #include <pipeHandler.h>
10 #ifndef SW
11 #include "vhdlCStubs.h"
12 #endif
13
14 int main(int argc, char* argv[])
15 {
16     uint8_t a,b,product;
17
18     product = shift_and_add_mul(12,12);
19     fprintf(stdout, "shift_and_add_mul(12,12) = %d\n", product);
20
21     return(0);
22 }
```

Aa algorithm

```
1 $constant RST_STATE: $uint<2> :=0
2 $constant LOOP_STATE: $uint<2> :=1
3 $constant DONE_STATE: $uint<2> :=2
4
5 $module [shift_and_add_mul]
6   $in (a b: $uint<8>)
7   $out (product : $uint<16>) $is
8 {
9   $branchblock[loop]{
10     $merge $entry loopback
11     $phi current_state := RST_STATE $on $entry next_state $on loopback
12     $phi temp_product := $zero<17> $on $entry next_temp_product $on
loopback
13     $phi temp_multiplicand := a $on $entry next_multiplicand $on loopback
14     $phi counter := $zero<4> $on $entry next_counter $on loopback
15     $endmerge
16
17     next_state :=
18       ($excmux
19         (current_state == RST_STATE) LOOP_STATE
20
21         (current_state == LOOP_STATE)
22           ($mux (counter == 8) DONE_STATE LOOP_STATE)
23
24         (current_state == DONE_STATE)
25           DONE_STATE
26       )
27     next_temp_product :=
28       ($mux (current_state == LOOP_STATE)
29         ($mux (temp_multiplicand [] 0)
30           ($concat
31             ($concat $zero<2> ($slice temp_product 15 9)) + ($concat
$zero<1> b))
32             ($slice temp_product 8 1))
33             ($concat $zero<1> ($slice temp_product 16 1)))
34           temp_product)
35
36     next_multiplicand := ($mux (current_state == LOOP_STATE)
37       ($concat $zero<1> ($slice temp_multiplicand 7 1))
38       temp_multiplicand)
39
40     next_counter := ($mux (current_state == LOOP_STATE)
41       (counter + 1) counter)
42
43     continue_flag := (counter < 9)
44
45     $if continue_flag $then
46       $place[loopback]
47     $endif
48
49   }(temp_product => temp_product)
50
51   product := ($slice temp_product 15 0)
52 }
```

Makefile

```
1 # build software version of testbench (to check the "desired behaviour")
2 AHIR_INCLUDE=$(AHIR_RELEASE)/include
3 AHIR_LIB=$(AHIR_RELEASE)/lib
4 VHDL_LIB=$(AHIR_RELEASE)/vhd1
5 VHDL_VHPI_LIB=$(AHIR_RELEASE)/CtestBench/vhd1
6 FUNCTIONLIB=$(AHIR_RELEASE)/functionLibrary/
7 SRC=./src
8 all: HW
9 TOVC:aalink aa2vc
10 VC2VHDL: vc2vhd1 vhdlsim
11 AA2VHDLSIM: aa2vc vc2vhd1 vhdlsim
12 TOVHDL:TOVC vc2vhd1
13
14
15 TOPMODULES=-t shift_and_add_mul
16
17
18
19 # five steps from C to vhd1 simulator.
20 HW: aalink aa2vc vc2vhd1 vhdltb ghdl sim
21
22 AA2VHDL: aa2vc vc2vhd1 vhdlsim
23
24 # Aa to vC
25 aalink: $(SRC)/shift_and_add_mul.aa
26     AaLinkExtMem $(SRC)/shift_and_add_mul.aa | vcFormat > prog.linked.aa
27     AaOpt -B prog.linked.aa | vcFormat > prog.linked.opt.aa
28
29 aa2vc: prog.linked.opt.aa
30     Aa2VC -O -C prog.linked.opt.aa | vcFormat > prog.vc
31
32 # vC to VHDL
33 vc2vhd1: prog.vc
34     vc2vhd1 -U -O -v -a -C -e ahir_system -w -s ghdl $(TOPMODULES) -f prog.vc
35     vhd1Format < ahir_system_global_package.unformatted_vhd1 >
36         ahir_system_global_package.vhd1
37     vhd1Format < ahir_system.unformatted_vhd1 > ahir_system.vhd1
38     vhd1Format < ahir_system_test_bench.unformatted_vhd1 > ahir_system_test_bench
39         .vhd1
40
41 # build testbench and ghdl executable
42 # note the use of libVhpi in building the testbench.
43 vhdltb: ahir_system.vhd1 ahir_system_test_bench.vhd1 $(SRC)/testbench.c
44     vhd1CStubs.h vhd1CStubs.c
45     gcc -c vhd1CStubs.c -I$(SRC) -I./ -I$(AHIR_INCLUDE)
46     gcc -c $(SRC)/testbench.c -I$(AHIR_INCLUDE) -I$(SRC) -I./
47     gcc -o testbench_hw testbench.o vhd1CStubs.o -L$(AHIR_LIB) -
48         lSocketLibPipeHandler -lpthread
49
50 ghdl sim: ahir_system.vhd1 ahir_system_test_bench.vhd1 $(SRC)/testbench.c
51     vhd1CStubs.h vhd1CStubs.c
52     ghdl --clean
53     ghdl --remove
54     ghdl -i --work=GhdlLink $(VHDL_LIB)/GhdlLink.vhd1
55     ghdl -i --work=aHiR_ieee_proposed $(VHDL_LIB)/aHiR_ieee_proposed.vhd1
56     ghdl -i --work=ahir $(VHDL_LIB)/ahir.vhd1
57     ghdl -i --work=work ahir_system_global_package.vhd1
58     ghdl -i --work=work ahir_system.vhd1
59     ghdl -i --work=work ahir_system_test_bench.vhd1
```

```

55 ghdl -m --work=work -Wl,-L$(AHIR_LIB) -Wl,-lVhpi ahir_system_test_bench
56
57 clean:
58 rm -rf *.o* *.cf *.vhd vhdCStubs.* *.vcd in_data* out_data* testbench_sw
    testbench_hw ahir_system_test_bench vhpi.log *.aa *.vc *.lso xst *.ngc *
    _xmsgs *.xrpt pipeHandler.log *.srp *.ghw *.dot
59
60 PHONY: all clean

```

Section: b

The test bench is setting $a = (12)_{dec}$ and $b = (12)_{dec}$, and the algorithm generates the output $product = (144)_{dec}$ as expected.

GHDL Simulation


```

root@748d1aadf473:/example/Question_1# ./testbench_hw
shift_and_add_mul(12,12) = 144
root@748d1aadf473:/example/Question_1#

Info: finished binding socket to port 9999
Info: success: started the server on port 9999
../src/ieee/v93/numeric_std-body.vhdl:2098:7:@0ms:(assert
ion warning): NUMERIC_STD.TO_INTEGER: metavalue detected, re
turning 0
../src/ieee/v93/numeric_std-body.vhdl:1157:7:@0ms:(assert
ion warning): NUMERIC_STD."<": metavalue detected, returning
FALSE
../src/ieee/v93/numeric_std-body.vhdl:1157:7:@0ms:(assert
ion warning): NUMERIC_STD."<": metavalue detected, returning
FALSE
/ahir/release//vhdl/ahir.vhdl:17812:41:@545ns:(assertion not
e): WPIPE shift_and_add_mul_out_buffer-bufPipe requester=0 d
ata= ?0090
/ahir/release//vhdl/ahir.vhdl:17819:41:@555ns:(assertion not
e): RPIPE shift_and_add_mul_out_buffer-bufPipe requester=0 d
ata= ?0090
./ahir_system_test_bench:info: simulation stopped by --stop-
time @1500ns
root@748d1aadf473:/example/Question_1#


```

Waveform




Section: c

While generating the VHDL codes, the Ahir System generates start_ack, start_req, fin_ack, fin_req, tag_in and tag_out signals.



It can be seen that, when start_ack and start_req are 1, the system takes the input.



It can be seen that, When fin_ack and fin_req are 1, the system gives the output.

