EE 789 - Algorithmic Design of Digital Systems

Assignment - 1 Shift and Add Multiplier



Name: Satvikkumar Patel

Roll number: 23M1117

Program: M.tech (EE5 - Electronic Systems)

Department: Electrical Engineering

Date of Sub: 28th Sep, 2023

Shift and Add Multiplier

Implement an 8-bit multiplier (which multiplies two 8-bit unsigned numbers) using a shift and add multiplier algorithm.

- (a) Describe the algorithm using Aa, and write a testbench for the design.
- (b) Generate the VHDL and verify it using the GHDL simulator and the C test-bench.
- (c) Study the generated VHDL and sketch the structure of the generated hardware (show the modules, their internal structure, and their interactions as you observe them in the VHDL)

Section: a

Explanation:

The Shift and Add Multiplier algorithm is used to multiply two 8-bit unsigned numbers. Here is a step-by-step explanation of the algorithm:

1. Initialize the variables:

- Set the initial state to RST_STATE (0).
- Set the initial value of the temporary product (temp_product) to 0.
- Set the initial value of the temporary multiplicand (temp_multiplicand) to the first input number (a).
- Set the initial value of the counter to 0.

2. Enter the loop:

- Check the current state:
- If the current state is RST_STATE, transition to the LOOP_STATE (1).
- If the current state is LOOP_STATE, check the value of the counter:

If the counter is equal to 8, transition to the DONE_STATE (2). and If the counter is less than 8, continue in the LOOP_STATE.

3. Update the next state and temporary product:

- Calculate the next state based on the current state and counter value.
- Calculate the next temporary product based on the current state and temporary multiplicand.
- If the current state is LOOP_STATE, check the least significant bit of the temporary multiplicand:
- If it is 0: slice the temp_product to 15-9, shift the bits of the temporary product to the right by 2, and add it with the concatenated '0' to the most significant bit of the second input number (b); and then slice the temp_product to 8-1; and save it to next_temp_product.
- If it is 1, shift the bits of the temporary product to the right by 1 and add a 0 as the least significant bit; and save it to next_temp_product.

4. Update the next temporary multiplicand and counter:

- Calculate the next temporary multiplicand based on the current state and temporary multiplicand.
- If the current state is LOOP_STATE, shift the bits of the temporary multiplicand to the right by 1 and add a 0 as the most significant bit.
- Calculate the next counter based on the current state and counter.
- If the current state is LOOP_STATE, increment the counter by 1.

5. Check if the loop should continue:

- Set the continue_flag to true if the counter is less than 9 (indicating that the loop should continue).
- If the continue_flag is true, go back to step 2 and continue the loop.

6. Exit the loop:

- If the counter is equal to 9, transition to the DONE_STATE (2).

7. Output the result:

- The final product is stored in the temporary product variable.

This algorithm uses a shift and add approach to perform multiplication. It iteratively shifts the bits of the multiplicand and adds the corresponding bits of the multiplier to the product. The loop runs for 8 iterations, which is the number of bits in the input numbers. The final product is obtained by shifting the temporary product to the left by 1 in the DONE_STATE.

Test bench

```
# #include < signal.h>
3 #include <stdio.h>
#include <stdlib.h>
5 #include <stdint.h>
6 #include <pthread.h>
7 #include <pthreadUtils.h>
8 #include <Pipes.h>
9 #include <pipeHandler.h>
10 #ifndef SW
#include "vhdlCStubs.h"
12 #endif
int main(int argc, char* argv[])
15 {
  uint8_t a,b,product;
16
17
product = shift_and_add_mul(12,12);
fprintf(stdout, "shift_and_add_mul(12,12) = d\n, product);
21 return(0);
22 }
```

Aa algorithm

```
$$ $constant RST_STATE: $uint<2> :=0
2 $constant LOOP_STATE: $uint<2> :=1
3 $constant DONE_STATE: $uint<2> :=2
5 $module [shift_and_add_mul]
      $in (a b: $uint <8>)
      $out (product : $uint<16>) $is
7
8 {
    $branchblock[loop]{
9
        $merge $entry loopback
10
             $phi current_state := RST_STATE $on $entry next_state $on loopback
            $phi temp_product := $zero<17> $on $entry next_temp_product $on
12
     loopback
             $phi temp_multiplicand := a $on $entry next_multiplicand $on loopback
13
             $phi counter := $zero<4> $on $entry next_counter $on loopback
14
        $endmerge
16
        next_state :=
          ($excmux
18
               (current_state == RST_STATE) LOOP_STATE
20
               (current_state == LOOP_STATE)
21
                   ($mux (counter == 8) DONE_STATE LOOP_STATE)
22
23
               (current_state == DONE_STATE)
                   DONE_STATE
          )
        next_temp_product :=
27
             ($mux (current_state == LOOP_STATE)
28
               ($mux (temp_multiplicand [] 0)
29
                   ($concat
30
                       (($concat $zero < 2 > ($slice temp_product 15 9)) + ($concat
31
     $zero<1> b))
                       ($slice temp_product 8 1))
32
                   ($concat $zero<1> ($slice temp_product 16 1)))
33
               temp_product)
35
        next_multiplicand := ($mux (current_state == LOOP_STATE)
                 ($concat $zero<1> ($slice temp_multiplicand 7 1))
               temp_multiplicand)
38
39
        next_counter := ($mux (current_state == LOOP_STATE)
40
                     (counter + 1) counter)
41
43
        continue_flag := (counter < 9)</pre>
44
        $if continue_flag $then
45
          $place[loopback]
46
        $endif
    }(temp_product => temp_product)
49
50
    product := ($slice temp_product 15 0)
51
52 }
```

Makefile

```
1 # build software version of testbench (to check the "desired behaviour")
2 AHIR_INCLUDE=$(AHIR_RELEASE)/include
3 AHIR_LIB=$(AHIR_RELEASE)/lib
4 VHDL_LIB=$(AHIR_RELEASE)/vhdl
5 VHDL_VHPI_LIB=$(AHIR_RELEASE)/CtestBench/vhdl
6 FUNCTIONLIB=$(AHIR_RELEASE)/functionLibrary/
7 SRC=./src
8 all: HW
9 TOVC:aalink aa2vc
VC2VHDL: vc2vhdl vhdlsim
AA2VHDLSIM: aa2vc vc2vhdl vhdlsim
12 TOVHDL: TOVC vc2vhdl
13
15 TOPMODULES=-t shift_and_add_mul
16
17
_{\rm 19} # five steps from C to vhdl simulator.
20 HW: aalink aa2vc vc2vhdl vhdltb ghdlsim
21
22 AA2VHDL: aa2vc vc2vhdl vhdlsim
_{24} # Aa to vC
25 aalink: $(SRC)/shift_and_add_mul.aa
   AaLinkExtMem $(SRC)/shift_and_add_mul.aa | vcFormat > prog.linked.aa
27
    AaOpt -B prog.linked.aa | vcFormat > prog.linked.opt.aa
29 aa2vc: prog.linked.opt.aa
  Aa2VC -O -C prog.linked.opt.aa | vcFormat > prog.vc
30
31
32 # vC to VHDL
33 vc2vhdl: prog.vc
    vc2vhdl -U -O -v -a -C -e ahir_system -w -s ghdl $(TOPMODULES) -f prog.vc
    vhdlFormat < ahir_system_global_package.unformatted_vhdl >
     ahir_system_global_package.vhdl
    vhdlFormat < ahir_system.unformatted_vhdl > ahir_system.vhdl
   vhdlFormat < ahir_system_test_bench.unformatted_vhdl > ahir_system_test_bench
     .vhdl
39 # build testbench and ghdl executable
40 # note the use of libVhpi in building the testbench.
41 vhdltb: ahir_system.vhdl ahir_system_test_bench.vhdl $(SRC)/testbench.c
     vhdlCStubs.h vhdlCStubs.c
    gcc -c vhdlCStubs.c -I$(SRC) -I./ -I$(AHIR_INCLUDE)
42
    gcc -c $(SRC)/testbench.c -I$(AHIR_INCLUDE) -I$(SRC) -I./
43
    gcc -o testbench_hw testbench.o vhdlCStubs.o -L$(AHIR_LIB) -
     lSocketLibPipeHandler -lpthread
46 ghdlsim: ahir_system.vhdl ahir_system_test_bench.vhdl $(SRC)/testbench.c
     vhdlCStubs.h vhdlCStubs.c
    ghdl --clean
47
    ghdl --remove
    ghdl -i --work=GhdlLink $(VHDL_LIB)/GhdlLink.vhdl
   ghdl -i --work=aHiR_ieee_proposed $(VHDL_LIB)/aHiR_ieee_proposed.vhdl
50
   ghdl -i --work=ahir $(VHDL_LIB)/ahir.vhdl
51
   ghdl -i --work=work ahir_system_global_package.vhdl
52
53
    ghdl -i --work=work ahir_system.vhdl
   ghdl -i --work=work ahir_system_test_bench.vhdl
```

```
ghdl -m --work=work -Wl,-L$(AHIR_LIB) -Wl,-lVhpi ahir_system_test_bench

clean:


rm -rf *.o* *.cf *.*vhdl vhdlCStubs.* *.vcd in_data* out_data* testbench_sw
    testbench_hw ahir_system_test_bench vhpi.log *.aa *.vc *.lso xst *.ngc *
    _xmsgs *.xrpt pipeHandler.log *.srp *.ghw *.dot

PHONY: all clean
```


Section: b

The test bench is setting $a = (12)_{dec}$ and $b = (12)_{dec}$, and the algorithm generates the output $product = (144)_{dec}$ as expected.

GHDL Simulation




Waveform




Section: c

While generating the VHDL codes, the Ahir System generates start_ack, start_req, fin_ack, fin_req, tag_in and tag_out signals.



It can be seen that, when start_ack and start_req are 1, the system takes the input.



It can be seen that, When fin_ack and fin_req are 1, the system gives the output.

