

# Digital Logic and Computer Architecture - CS322M

#### Satyajit Das

Assistant Professor, Dept CSE

Co-Founder – Revin Tech

satyajit.das@iitg.ac.in


#### In This Lecture

- Motivation for the lecture series
  - Why should you care about Digital Design and Computer Architectures
- The Art of Managing Complexity
  - How can extremely complex systems be designed?
- Organization of the Course
  - Information on the lectures
  - Laboratory Exercises
  - Exam
  - How to get help when you are stuck

## Course Logistics (3-0-0-6)

- Lectures in 5104
  - Class lectures + Take home lab practices
- On the class site
  - Presentations used in the class
  - Textbook
- Course TAs
  - Sagarika Das (256101018)
  - Ritwik Tiwari (254101048)

## Digital Design and Computer Architecture RISC-V Edition





## Course Logistics (3-0-0-6)

| Remarks                                 |
|---|
| Closed book / descriptive               |
| Cumulative, includes design questions   |
| Weekly Verilog code + outputs + commits |
| Short, closed-book quiz                 |
| Based on class participation            |
| Live demonstration of a<br>GitHub task  |
|   |

## Course Logistics (3-0-0-6)

- Lab practices 20%
  - 5% correctness of code
  - 10% output validation + README
  - 5% timeliness and commit history (not all code pushed last minute)

## Computers are everywhere

- What goes into them?
- How are they built?
- What is easy/difficult?
- What trade-offs do we make?

## The Purpose of This Course Is That You:

- Learn what's under the hood of a computer
- Learn the principles of digital design
- Learn to systematically debug increasingly complex systems
- Design and build a microprocessor

### Goal

Be able to understand a statement such as:

"The microarchitecture is a three-way superscalar, pipelined architecture. Three-way superscalar means that by using parallel processing techniques, the processor is able on average to decode, dispatch, and complete execution of (retire) three instructions per clock cycle. To handle this level of instruction throughput, the P6 processor family uses a decoupled, 12-stage superpipeline that supports out-of-order instruction execution."

Taken from: http://www.intel.com/content/dam/www/public/us/en/documents/manuals/64-ia-32-architectures-software-developer-manual-325462.pdf

#### What Is This Lecture About?

#### **Computers**




### What Is This Lecture About?


What's inside?



## What Is This Lecture About?







How can we build them?

## The Art of Managing Complexity


- Abstraction
- Discipline
- The Three -Y's
  - Hierarchy
  - Modularity
  - Regularity

## An example: Apple M2



#### Abstraction

Hiding details when they are not important



#### The Three -Y's

- Hierarchy
  - A system is divided into modules of smaller complexity
- Modularity
  - Having well defined functions and interfaces
- Regularity
  - Encouraging uniformity, so modules can be easily re-used

#### From Real Problems to 1s and 0s


- Example Problem: You are going to the cafeteria for lunch
  - You won't eat lunch (E)
  - If it is not open (O) or
  - If they only serve cabbage (C)

| 0 | С | E |
|---|---|---|
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

• We will learn how to formulate problems in truth tables

## From Logic to Circuits


Example: Alyssa P. Hacker has a snail that crawls down a paper tape with 1's and 0's on it. The snail smiles whenever the last four digits it has crawled over are 1101.




## Verilog Will Help us Describe Circuits

```
module divideby3FSM (input clk, input reset, output q);
   reg [1:0] state, nextstate;
   parameter S0 = 2'b00;
   parameter S1 = 2'b01;
  parameter S2 = 2'b10;
  always @ (posedge clk, posedge reset) // state register
     if (reset) state <= S0;</pre>
      else
                 state <= nextstate;</pre>
  always @ (*)
                                     // next state logic
      case (state)
                 nextstate = S1;
         S0:
                 nextstate = S2;
         S1:
                  nextstate = S0;
         S2:
         default: nextstate = S0;
      endcase
  assign q = (state == S0);
                              // output logic
endmodule
```


#### How Can We Add/Multiply Binary Numbers?



## How Can We Add/Multiply Binary Numbers?



## The Single-Cycle RISC-V Architecture



3 MIN • INFRASTRUCTURE

## Nvidia expands CUDA support to RISC-V



Source: www.techzine.eu

### C to Machine Code

- Start writing program in a high-level language
- Compiler translates this into simple instructions that the processor will understand
- Assembler translates this into 1s and 0s that will control the processor

Assembly language program (for MIPS)

High-level

language

program

(in C)

Binary machine language program (for MIPS)

```
swap(int v[], int k)
{int temp;
   temp = v[k];
   v[k] = v[k+1];
   v[k+1] = temp;
   Compiler
swap:
      muli $2, $5,4
           $2. $4.$2
           $15. 0($2)
           $16. 4($2)
           $16.0($2)
           $15. 4($2)
           $31
  Assembler
```