# Self-Project

# Topic: Implementation of 8x8 bit Dadda Multiplier

Name: SATYAKI CHAKRAVORTY Roll No: 213070095

Mtech 2<sup>nd</sup> year - EE7(SSD)

# Dadda Multipliers

Dadda multipliers are very similar to Wallace multipliers and use the same 3 stages:

- 1)Generate all bits of the partial products in parallel.
- 2)Collect all partial products bits with the same place value in bunches of wires and reduce these in several layers of adders till each weight has no more than two wires.
- 3) For all bit positions which have two wires, take one wire at corresponding place values to form one number, and the other wire to form another number.

Add these two numbers using a fast adder of appropriate size.

The difference is in the reduction stage.

- ★ Wallace multipliers reduce as soon as possible, while Dadda multipliers reduce as late as possible.
- ★ Dadda multipliers plan on reducing the final number of wires for any weight to 2 with as few and as small adders as possible.
- ★ We determine the number of layers required first, beginning from the last layer, where no more than 2 wires should be left.
- ★ The number of layers in Dadda multipliers is the same as in Wallace multipliers.


#### Dadda Multipliers: Number of layers

- ★ We work back from the final adder to earlier layers till we find that we can manage all wires generated by the partial product generator.
- ★ We know that the final adder can take no more than 2 wires for each weight.
- ★ Let represent the maximum number of wires for any weight in layer j, where j = 1 for the fifinal adder. (Thus 1 = 2). The maximum number of wires which can be handled in layer j+1 (from the end) is the integral part of  $3_2$ .
- ★ We go up in j, till we reach a number which is just greater than or equal to the largest bunch of wires in any weight.
- ★ The number of reduction layers required is this  $f_i$ -1.

#### Wire Reduction in Dadda Multipliers

- ★ At each layer we know the maximum number of wires which should be left for the next layer.
- ★ For each weight, we place the **least number** of **smallest** adders, such that the wires going out to the next layer do not exceed the maximum number of wires it can handle.
- ★ At each weight, we must consider all the sum and pass through wires at this weight, as well as the wires which will be transferred through carry of the less significant weights, to the next layer.
- ★ That is why we must begin with the lowest weight and go towards higher weights in each layer.

#### Dadda 8X8 Multiplier: Dot diagrams



## **Reduction Stages:**


\*

 $\star$ 


#### Dadda 8X8 Multiplier: First reduction

Capacity of next layer is 6. Since bits 0-5 have six or less wires, these are just passed through. bit 6 has 7 wires. To reduce to six, we place a half adder. (This gives a sum wire at bit 6 and a carry wire at bit 7).

★ These outputs are shown by a dot each at bits 6 and 7, joined by a crossed line. ★ Remaining 5 bits are passed through.



- ★ Bit 7 has 8 wires. Of the six output places, one is already occupied by the carry of half adder at bit 6. So we should produce only 5 outputs at this bit a reduction by 3.
- ★ This can be done through a full and a half adder. Outputs of the full adder are shown as a dot at bit 7 (sum) and another at bit 8 (carry) joined by a line.
- ★ Outputs of the half adder are also shown by two dots joined by a crossed line as before.




Bit 8 has 7 wires. Of the 6 output places, 2 are occupied by carries of full and half adder.


 $\star$ 

So we should produce only 4 outputs at this bit – again a reduction by 3.  $\star$  This can be done through a full and a half adder as before.

★ Full and half adder take up 5 wires. The remaining 2 are passed through.



- ★ Bit 9 has 6 wires, which should be reduced to 4 (since two places are taken up by carries of full and half adders).
- ★ This can be done by a full adder whose outputs are shown by dots at bit 9 and 10 joined by a line.
- ★ The remaining 3 wires are passed through.
- ★ Wires of all the higher bits can be passed through without exceeding the limit of 6 outputs.



×


#### Dadda 8X8 Multiplier: Second reduction

The output capacity of next layer is 4.


Wires of bits 0-3 can just be passed through.

For all bit position, we reduce the output places available by the incoming carries of previous bit.

★ We place minimal number of full and half adders to reduce the total output wires to 4. ★ Each full adder (FA) reduces wires by 2, half adder (HA) reduces by 1.



- ★ Bit 4 has 5 wires. Reduced to 4 by HA.
- ★ Bit 5 has 6 wires, reduced to (4-1) by FA+HA.
- ★ Bit 6 has 6 wires, reduced to (4-2) by 2 FAs. ★ This is repeated till bit 10.
- ★ Bit 11 has 4 wires, reduced to (4-2) by a FA. ★ All other wires can be passed through.




\*

\*

#### Dadda 8X8 Multiplier: Third reduction

- ★ The reduction procedure can be repeated at each layer.
- $\star$  If 2 wires (or multiples of 2) are to be reduced, we place FAs till 1 or 0 wires are left.
  - If 1 wire remains, we place a Half adder.


This layer requires a half adder at bit 4, FA + HA at bit 5, 2 FAs at bits 6-10 and a full adder at bit 11. Rest of the wires are just passed through.



### Dadda 8X8 Multiplier: Final reduction

- ★ Capacity of the final layer is 2.
- ★ We continue with the same procedure, placing a half adder at bit 3 and full adders at bits 4-12.
- ★ The remaining wires are passed through. Now we can make two words of 14 bit width and add these using a fast adder to get the final product. ★ Notice there is no extra bit!

\*





# Comparison of Wallace and Dadda Multipliers

Wallace and Dadda multipliers need the same number of layers.

- ★ Dadda multiplier minimizes the number of adders, so it has the potential for lower complexity and power.
- ★ Dadda multiplier uses more pass throughs and smaller adders which have lower delay. Thus it can also minimize the critical delay for reaching the final 2 wire stage.
- ★ However, The final addition in Dadda multiplier needs wider carry propagating adders, which can slow it down.

*	A careful evaluation inclusive of wiring and parasitic delays has to be made to determine which is the faster adder for a given configuration and process.






```
// Designing in Half Adder
     // Sum = a XOR b, Cout = a AND b
 3
 4
 5
     module HA(a, b, Sum, Cout);
 6
 7
     input a, b; // a and b are inputs with size 1-bit
 8
     output Sum, Cout; // Sum and Cout are outputs with size 1-bit
 9
10
     assign Sum = a ^ b;
11
     assign Cout = a & b;
12
13
     endmodule
14
15
16
     //carry save adder -- for implementing dadda multiplier
17
     //csa for use of half adder and full adder.
18
19
     module csa dadda (A,B,Cin,Y,Cout);
20
     input A,B,Cin;
21
     output Y, Cout;
22
23
    assign Y = A^B^Cin;
24
    assign Cout = (A&B) | (A&Cin) | (B&Cin);
25
26
     endmodule
27
28
     // dadda multiplier
29
30
    // A - 8 bits , B - 8bits, y(output) - 16bits
31
32
     module dadda 8 (A,B,y);
33
34
         input [7:0] A;
35
         input [7:0] B;
36
         output wire [15:0] y;
         wire gen_pp [0:7][7:0];
37
38
     // stage-1 sum and carry
39
         wire [0:5]s1,c1;
     // stage-2 sum and carry
40
41
         wire [0:13]s2,c2;
42
     // stage-3 sum and carry
43
         wire [0:9]s3,c3;
     // stage-4 sum and carry
44
45
         wire [0:11]s4,c4;
46
     // stage-5 sum and carry
47
         wire [0:13]s5,c5;
48
49
50
51
52
     // generating partial products
53
54
    55
56
     //// j=0
57
     assign gen_pp[0][0] = A[0]*B[0];
     assign gen_pp[1][0] = A[0]*B[1];
58
59
     assign gen_pp[2][0] = A[0]*B[2];
60
     assign gen_pp[3][0] = A[0]*B[3];
     assign gen_pp[4][0] = A[0]*B[4];
61
62
     assign gen_pp[5][0] = A[0]*B[5];
     assign gen_pp[6][0] = A[0]*B[6];
63
64
     assign gen_pp[7][0] = A[0]*B[7];
65
66
67
     //// j=1
    assign gen_pp[0][1] = A[1]*B[0];
68
69
     assign gen_pp[1][1] = A[1]*B[1];
70
     assign gen_pp[2][1] = A[1]*B[2];
71
     assign gen_pp[3][1] = A[1]*B[3];
     assign gen_pp[4][1] = A[1]*B[4];
72
73
     assign gen_pp[5][1] = A[1]*B[5];
```

```
assign gen_pp[6][1] = A[1]*B[6];
74
      assign gen_pp[7][1] = A[1]*B[7];
75
 76
77
78
      //// j=2
79
      assign gen_pp[0][2] = A[2]*B[0];
      assign gen_pp[1][2] = A[2]*B[1];
80
 81
      assign gen_pp[2][2] = A[2]*B[2];
 82
      assign gen_pp[3][2] = A[2]*B[3];
      assign gen_pp[4][2] = A[2]*B[4];
83
      assign gen_pp[5][2] = A[2]*B[5];
 84
      assign gen_pp[6][2] = A[2]*B[6];
85
 86
      assign gen pp[7][2] = A[2]*B[7];
 87
 88
      //// j=3
      assign gen_pp[0][3] = A[3]*B[0];
 89
 90
      assign gen_pp[1][3] = A[3]*B[1];
 91
      assign gen_pp[2][3] = A[3]*B[2];
 92
      assign gen_pp[3][3] = A[3]*B[3];
      assign gen_pp[4][3] = A[3]*B[4];
 93
 94
      assign gen_pp[5][3] = A[3]*B[5];
      assign gen_pp[6][3] = A[3]*B[6];
 95
 96
      assign gen_pp[7][3] = A[3]*B[7];
 97
 98
 99
      //// j=4
      assign gen_pp[0][4] = A[4]*B[0];
TOOL
101
      assign gen_pp[1][4] = A[4]*B[1];
102
      assign gen pp[2][4] = A[4]*B[2];
      assign gen_pp[3][4] = A[4]*B[3];
103
      assign gen_pp[4][4] = A[4]*B[4];
104
      assign gen_pp[5][4] = A[4]*B[5];
105
      assign gen_pp[6][4] = A[4]*B[6];
assign gen_pp[7][4] = A[4]*B[7];
106
107
108
109
      //// j=5
110
111
      assign gen_pp[0][5] = A[5]*B[0];
      assign gen_pp[1][5] = A[5]*B[1];
112
113
      assign gen_pp[2][5] = A[5]*B[2];
      assign gen_pp[3][5] = A[5]*B[3];
assign gen_pp[4][5] = A[5]*B[4];
114
115
      assign gen_pp[5][5] = A[5]*B[5];
116
117
      assign gen_pp[6][5] = A[5]*B[6];
118
      assign gen pp[7][5] = A[5]*B[7];
119
120
121
      //// j=6
122
      assign gen_pp[0][6] = A[6]*B[0];
     assign gen_pp[1][6] = A[6]*B[1];
assign gen_pp[2][6] = A[6]*B[2];
123
124
125
      assign gen_pp[3][6] = A[6]*B[3];
      assign gen_pp[4][6] = A[6]*B[4];
126
127
      assign gen_pp[5][6] = A[6]*B[5];
      assign gen_pp[6][6] = A[6]*B[6];
128
      assign gen_pp[7][6] = A[6]*B[7];
129
130
131
132
      //// j=7
      assign gen_pp[0][7] = A[7]*B[0];
assign gen_pp[1][7] = A[7]*B[1];
133
134
      assign gen_pp[2][7] = A[7]*B[2];
135
      assign gen_pp[3][7] = A[7]*B[3];
136
137
      assign gen_pp[4][7] = A[7]*B[4];
      assign gen_pp[5][7] = A[7]*B[5];
assign gen_pp[6][7] = A[7]*B[6];
138
139
140
      assign gen_pp[7][7] = A[7]*B[7];
141
142
143
      144
```


145

```
//Reduction by stages.
147
      // di_values = 2,3,4,6,8,13...
148
149
150
151
      //Stage 1 - reducing fom 8 to 6
153
154
           HA h1(.a(gen_pp[6][0]),.b(gen_pp[5][1]),.Sum(s1[0]),.Cout(c1[0]));
155
           HA h2(.a(gen_pp[4][3]),.b(gen_pp[3][4]),.Sum(s1[2]),.Cout(c1[2
156
           HA h3(.a(gen_pp[4][4]),.b(gen_pp[3][5]),.Sum(sl[4]),.Cout(cl[4]));
158
           csa dadda cl1(.A(gen pp[7][0]),.B(gen pp[6][1]),.Cin(gen pp[5][2]),.Y(sl[1]),.
           Cout (c1[1]));
159
           csa_dadda c12(.A(gen_pp[7][1]),.B(gen_pp[6][2]),.Cin(gen_pp[5][3]),.Y(s1[3]),.
           Cout (c1[3]));
160
           csa_dadda c13(.A(gen_pp[7][2]),.B(gen_pp[6][3]),.Cin(gen_pp[5][4]),.Y(s1[5]),.
           Cout (c1[5]));
161
      //Stage 2 - reducing fom 6 to 4
162
163
164
           HA h4(.a(gen_pp[4][0]),.b(gen_pp[3][1]),.Sum(s2[0]),.Cout(c2[0]));
165
           HA h5(.a(gen_pp[2][3]),.b(gen_pp[1][4]),.Sum(s2[2]),.Cout(c2[2]));
166
167
168
           csa_dadda c21(.A(gen_pp[5][0]),.B(gen_pp[4][1]),.Cin(gen_pp[3][2]),.Y(s2[1]),.
           Cout (c2[1]));
169
           csa_dadda c22(.A(s1[0]),.B(gen_pp[4][2]),.Cin(gen_pp[3][3]),.Y(s2[3]),.Cout(c2[3
           1));
           csa_dadda c23(.A(gen_pp[2][4]),.B(gen_pp[1][5]),.Cin(gen_pp[0][6]),.Y(s2[4]),.
           Cout (c2[4]));
           csa_dadda c24(.A(s1[1]),.B(s1[2]),.Cin(c1[0]),.Y(s2[5]),.Cout(c2[5]));
csa_dadda c25(.A(gen_pp[2][5]),.B(gen_pp[1][6]),.Cin(gen_pp[0][7]),.Y(s2[6]),.
171
172
           Cout (c2[6]));
           csa_dadda c26(.A(s1[3]),.B(s1[4]),.Cin(c1[1]),.Y(s2[7]),.Cout(c2[7]));
173
174
           csa
              _dadda c27(.A(c1[2]),.B(gen_pp[2][6]),.Cin(gen_pp[1][7]),.Y(s2[8]),.Cout(c2[8
           1));
175
           csa_dadda c28(.A(s1[5]),.B(c1[3]),.Cin(c1[4]),.Y(s2[9]),.Cout(c2[9]));
176
           csa_dadda c29(.A(gen_pp[4][5]),.B(gen_pp[3][6]),.Cin(gen_pp[2][7]),.Y(s2[10]),.
           Cout (c2[10]));
177
           csa dadda c210(.A(gen pp[7][3]),.B(c1[5]),.Cin(gen pp[6][4]),.Y(s2[11]),.Cout(c2[
           111));
           csa_dadda c211(.A(gen_pp[5][5]),.B(gen_pp[4][6]),.Cin(gen_pp[3][7]),.Y(s2[12]),.
Cout(c2[12]));
178
           csa_dadda c212(.A(gen_pp[7][4]),.B(gen_pp[6][5]),.Cin(gen_pp[5][6]),.Y(s2[13]),.
179
           Cout (c2[13]));
180
181
      //Stage 3 - reducing fom 4 to 3
182
183
           HA h6(.a(gen_pp[3][0]),.b(gen_pp[2][1]),.Sum(s3[0]),.Cout(c3[0]));
184
185
           csa_dadda c31(.A(s2[0]),.B(gen_pp[2][2]),.Cin(gen_pp[1][3]),.Y(s3[1]),.Cout(c3[1
           1));
           csa_dadda c32(.A(s2[1]),.B(s2[2]),.Cin(c2[0]),.Y(s3[2]),.Cout(c3[2]));
186
           csa_dadda c33(.A(c2[1]),.B(c2[2]),.Cin(s2[3]),.Y(s3[3]),.Cout(c3[3]));
187
188
           csa_dadda c34(.A(c2[3]),.B(c2[4]),.Cin(s2[5]),.Y(s3[4]),.Cout(c3[4]));
           csa_dadda c35(.A(c2[5]),.B(c2[6]),.Cin(s2[7]),.Y(s3[5]),.Cout(c3[5]));
189
           csa_dadda c36(.A(c2[7]),.B(c2[8]),.Cin(s2[9]),.Y(s3[6]),.Cout(c3[6]));
csa_dadda c37(.A(c2[9]),.B(c2[10]),.Cin(s2[11]),.Y(s3[7]),.Cout(c3[7]));
190
191
           csa_dadda c38(.A(c2[11]),.B(c2[12]),.Cin(s2[13]),.Y(s3[8]),.Cout(c3[8]));
192
193
           csa_dadda c39(.A(gen_pp[7][5]),.B(gen_pp[6][6]),.Cin(gen_pp[5][7]),.Y(s3[9]),.
           Cout (c3[9]));
194
195
      //Stage 4 - reducing fom 3 to 2
196
197
          HA h7(.a(gen_pp[2][0]),.b(gen_pp[1][1]),.Sum(s4[0]),.Cout(c4[0]));
198
199
           csa_dadda c41(.A(s3[0]),.B(gen_pp[1][2]),.Cin(gen_pp[0][3]),.Y(s4[1]),.Cout(c4[1
           1));
           csa_dadda c42(.A(c3[0]),.B(s3[1]),.Cin(gen_pp[0][4]),.Y(s4[2]),.Cout(c4[2]));
201
           csa_dadda c43(.A(c3[1]),.B(s3[2]),.Cin(gen_pp[0][5]),.Y(s4[3]),.Cout(c4[3]));
csa_dadda c44(.A(c3[2]),.B(s3[3]),.Cin(s2[4]),.Y(s4[4]),.Cout(c4[4]));
202
204
           csa_dadda c45(.A(c3[3]),.B(s3[4]),.Cin(s2[6]),.Y(s4[5]),.Cout(c4[5]));
```


```
205
              csa_dadda c46(.A(c3[4]),.B(s3[5]),.Cin(s2[8]),.Y(s4[6]),.Cout(c4[6]));
              csa_dadda_c47(.A(c3[5]),.B(s3[6]),.Cin(s2[10]),.Y(s4[7]),.Cout(c4[7]));
csa_dadda_c48(.A(c3[6]),.B(s3[7]),.Cin(s2[12]),.Y(s4[8]),.Cout(c4[8]));
206
207
             csa_dadda c49(.A(c3[7]),.B(s3[8]),.Cin(gen_pp[4][7]),.Y(s4[9]),.Cout(c4[9]));
csa_dadda c410(.A(c3[8]),.B(s3[9]),.Cin(c2[13]),.Y(s4[10]),.Cout(c4[10]));
csa_dadda c411(.A(c3[9]),.B(gen_pp[7][6]),.Cin(gen_pp[6][7]),.Y(s4[11]),.Cout(c4[
208
209
210
211
212
        //Stage 5 - reducing fom 2 to 1
213
             // adding total sum and carry to get final output
214
215
             HA h8(.a(gen_pp[1][0]),.b(gen_pp[0][1]),.Sum(y[1]),.Cout(c5[0]));
216
218
219
             csa_dadda c51(.A(s4[0]),.B(gen_pp[0][2]),.Cin(c5[0]),.Y(y[2]),.Cout(c5[1]));
              csa_dadda c52(.A(c4[0]),.B(s4[1]),.Cin(c5[1]),.Y(y[3]),.Cout(c5[2]));
csa_dadda c54(.A(c4[1]),.B(s4[2]),.Cin(c5[2]),.Y(y[4]),.Cout(c5[3]));
              csa_dadda c55(.A(c4[2]),.B(s4[3]),.Cin(c5[3]),.Y(y[5]),.Cout(c5[4]));
             csa_dadda c56(.A(c4[3]),.B(s4[4]),.Cin(c5[4]),.Y(y[6]),.Cout(c5[5]));
csa_dadda c57(.A(c4[4]),.B(s4[5]),.Cin(c5[5]),.Y(y[7]),.Cout(c5[6]));
csa_dadda c58(.A(c4[5]),.B(s4[6]),.Cin(c5[6]),.Y(y[8]),.Cout(c5[7]));
csa_dadda c59(.A(c4[6]),.B(s4[7]),.Cin(c5[7]),.Y(y[9]),.Cout(c5[8]));
223
224
226
227
             csa_dadda c510(.A(c4[7]),.B(s4[8]),.Cin(c5[8]),.Y(y[10]),.Cout(c5[9]));
             csa_dadda c511(.A(c4[8]),.B(s4[9]),.Cin(c5[9]),.Y(y[11]),.Cout(c5[10]));
csa_dadda c512(.A(c4[9]),.B(s4[10]),.Cin(c5[10]),.Y(y[12]),.Cout(c5[11]));
228
230
              csa_dadda c513(.A(c4[10]),.B(s4[11]),.Cin(c5[11]),.Y(y[13]),.Cout(c5[12]));
231
             csa_dadda c514(.A(c4[11]),.B(gen_pp[7][7]),.Cin(c5[12]),.Y(y[14]),.Cout(c5[13]));
232
             assign y[0] = gen_pp[0][0];
assign y[15] = c5[13];
233
234
235
236
238
       endmodule
239
240
       //self checking test bench for 8*8 dadda
241
       module dadda_8TB();
242
243
244
245
            parameter M=8, N=8;
246
247
             reg [N-1:0]A;
          reg [M-1:0]B;
wire [N+M-1:0]Y;
248
249
250
251
252
253
             //--- Instantiation of main test module-
             //Array MUL USign #(64,64) UUT(A,B,Y); //M=4,N=6 dadda_8 UUT(.A(A),.B(B),.y(Y));
254
255
256
257
             // initializing the inputs to the test module
              // initial block executes only once
259
260
              initial
261
             repeat (15)
              begin
                   #10 A = $random; B = $random;
263
264
                    #100//give required simulation time to complete the operation one by one.
265
                    #100
266
267
                    //----VERIFICATION OF THE OBTAINED RESULT WITH EXISTING RESULT-----
268
                $display(" A=%d, B=%d, AxB=%d", (A), (B), (Y));
269
                   if( (A)*(B) != (Y))
   $display(" *ERROR* ");
270
271
272
273
             end
        endmodule
```



#### RTL View of 8x8 Dadda Multiplier using Quartus Prime



#### **SIMULATION results using Modelsim:**



Full view of all the result values Result in Decimal base

