	Date
	Addignment 2
I.	uhat is sum of the product: It sondists of two or more AND terms that are ored to gether. Each of thes AND terms AND terms san sontain any number of wariable in either true or it complement form (A.B.) + (Ā.B.)
	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$
6	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$


Date Page
unat is broduct of the Sum for It considers of two or more of terms that are ANDED together. Each
to it ionalista of this or male of
terms that are Anned together. Each
and must on of hariable in pithon
of these of terms can contain any number of variable in either true or its compremented form. (A+B) (Ā+B)
$(A+B)$ $(\bar{A}+B)$
A BC
[14] 1 2 0 6 1 3
$\beta = (A+B+\bar{c}) \cdot (\bar{A}+\bar{B}+\bar{c})$
B A+B+C
A CALL
B
\tilde{A} \tilde{A} \tilde{A} \tilde{B} \tilde{F}

	umat is en lo der? En coder is a logic ci the opposite action of encoder has a number only one of which is time. At the output value corresponding t An encoder has a i n output lines.	Page 2 Privit which performs I the perocler An of input lines, & activated at a is displayed a of the activated input. Month lines and
Io		8 = 2 = 3
TP		0.
Ja	2 x 3	0,
<u>I</u> 3		0,
Ic.		
76		
C-14		Block Diagram
	Tubed of Encoder:	I DEDUCA RECORD
	Princity Encoder	
	Delimal to BCD Ence	0007
	Mex to Binary	Enloder
	sex to binory	En coder.

	Date Page union or desired and a second and
Dedign 4x2 encoder	
448	B
Block dio	gram,
Input	output
Io I, Ia Ia	A B
1 0 0 0	0 0
0 1 0 0	0 1
0 0 1 0	ι ο
0 0 0 1	1 /
1 5555	
H = 101, 12 13 + 10	Ta Ia 2 T3
B = Jo I, Ja J3 + J	o I, Ia II
To T. Ta	T3 0
Do 1 Do 1	
	T A
	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
	Scanned with CamScanner


		Date
	altillated that	a set of inputs that binary number and output which to the input binary deloder has a inputs ble line and
],	Block di	02 0, 02 03
0	To II To O O O O O O O O O O O O O O O O O O	0. 0. 02 0; 1 0 0 0 0 1 0 0 0 0 0


	Arsh
	Date
nice and see of the contraction and a decision of the contraction of t	
	multiplen: A multiplens is a logic
	circuit which accepted many inputs, but dellet only one input to be padded on to the output. It is dometimed sufered to as a data delletor, dince it delleted only
	but dellit only one input to be
	padded on to the output. It is
	dometimes suferied to as a duta
	deletar, since it deleted only
	One of the inputs, multipless is
	One of the inputs, multipless is also known as mux
	7.0
	1.
,	17, 141
	т.
	Sp S, 0
3-	0 50 S1 0 To
) D T.
	1 1 T ₃
***************************************	Logic Diagram
7 -	angle augum
10	
-	
1	
1.9	
13	
 •	
31	



De-multiplemen: A De-multiplemen performed the reverse operation of the multiplemen. It takes one single imput and passed this to to the output number operation by the sellet inputs. It is also called as Demun or Data Distributor. 00 0,____ _0_ 0, So 8, S0___

dogic Diagram:





Arsh
Date
Page
Lado -

