85378				
-	Course (lotcorie (CO) Bleen's travelette on	W D803		
-	At the and of season, the student will be able to understand	70		
-	Mode of the basis on unlass not opposite of a righer remoder syde it.	(0)		
mi mi	South of the despit of a time in & logs and and additionally of the first point and basing-scient additional specifies.	5,0%		
00 š	Englandered of service and 1800 (grass and the consent of Facilities.	- 1		
D3 #	Under a parties that it associated marriery system, seather operation and sich at moreon	1		
COT	Generalized the different sizes of communicating with I/O develop and it receives	9,80		
201	OCTAVED SYLMIUS	3-2-8		
Livit	Tell	fragoie ladate		
i.	teneduction functions were of digital summ and their interservations, dues, but exhibitive, tigat of trains and bis arbitration, dispute, but and member trainin. Processor organization, general exploran depolaration, tipo			
٠	Artherets and lagic wild Look shald center whiles, finalightation lighted sector revisitorians, booths dispersion with arrest maripiles. Denote and lagic operations. Fronting perty with which operation, Arthropic & lagic unit design, drift foundated for Footing Fund Numbers.			
11	Centred their socialization types, formats, instructive explicit and tab cycles thinh and exercise still, relater operations, execution of a complete instruction. Program Control, Reduced Instruction Set Computer. Population, reviewire and nation programmed control instruction programme adoption operations are programmed assets.			
*	Material Bias corregor and framestry, semisorialistic MAX manuscript, 30 & 2 1/30 metrory imprission. Althousements. Certa mercenters consept and design count is partnersess, Address waging and registerance. Aprillars improved imaginate disk, respects trace and optical disks forced one sharps changed implementations.			
٧	Input / Celpat Petitians device, VO mentor, VO pors, intervals, incompilaritimes, type of sciences, well exceptions. Modes of bes Transfer Programmes (ID, scarsos indicated VO and Disco Victory Assess, VO classification processes, Service Transmissions Services & Service Transmissions Services &	. 36		
1 De L () 5 No 6 No 6 De	special System Andronduse - M. Miller Inguided System Andronduse - M. Miller Inguided System Andronduse - M. Miller Inguided System - No. 1 (1997) Inguide			

CILL IMPORTANT QUESTIONS

UNIT-1

1. Explain the functional series of digital system and their interconnections in about

Or

Explain the rea neurona architecture of prospens spatial, in iteral, vivo gave necessage and discontinuous of the architecture.

- 2. Date the Mood diagram of computer CPU descring all the building basis block, and hance copies the new in death, Also give natioble secure on here such promptoms one hank or program can work as a computer if personally to receive, 100 accessors.
- What is that! Dans the general structure of species has said book auphabe the different types of species has well their relative functions.
- What are the different has remember avoidable in computer ayercin, explicit to details with minimary block singures required and after moreous elements and disadvantage of each proteonous in datal.
- What do you man by term has inherentar? Why we had the entiretien? Singlets different mechanism of has addressed in deed with required black diagram, also menture solution obviously and alterbranism of each recomment.

-

Compass and comme different physicists of high effectation to collect Compa-

- What is more by M.H.? How it is small it a compact system? In its obliverer factors and component of MTL. to detail.
- T. What is encoura transfer? What are the different registers occurring the curracy transfer? Distrate.
- 8. What do you must by that transfer? Draw a diagram of the system in which it cours
 - a. These state buffers and a decolor.

Private shalled, 1192 option, 2012 7. Southard Democies Dispersions, Taxobiological Phil

- MCX stack hard register of size 4 kit such
- 8. Explain general purpose register based organization in classic.
- Whe is stack? Use the regional time of register stack with all naccounty disturbs and explain the working of PLDS and PLP operation in detail.
- What is incomey easil? Compare regions stack and memory white. Explain the role of quenty stack in managing extraorities.
- 12. Deplay on automation based accord proceeding unit organization with block dispress.
- 13. What do you make by Jeros processor organization? Explain different types of precessor experientars in
- 14. What As you must be tone addressing node? Why do we evel sitteming would have addressing tools in equilibrary for referring exempty? Life and explain in filtered types of addressing rando to detail.
- Delian the term control word with an example, also explain the general literary of control word and human matches for even.

PRSMIT CLASSES

ARSIMIT CLASSES

L. With the best of state diagram region response arthropic and logical and to deal and to deal and from the black heights that properly had also went

2. Design a 8-bit cory book alread saller and replain by operation with an everyth-

Emphasis in stead the principle of every look hand adder and dyage 4 hd CL A sulting

 With the boly of (hose-hart organia booth's multiplication algorithm for 2's compliment our residents the following numbers using the sensor A 33 P. 4 4-12+4

h-14+9 a 11+11 4. Kaplain booth's algorithm with he hardware regionarisen.

3. Explain uniquestiplier method with the bully of instrapto.

ii. With the licky of flowshed explain resouring and necessaring division sparature, and better sirveds the Affancing number using high stational naturing and more receiving

5,1974 +1114 n. 19712

7. Does to date put of separated a bit tracey division.

- Here floring point carolism are represented in computer, this give IEEE 754 standard for \$2.66 and 64-81. fluency point market format, hance represent a 1888-215 p.; and (1400.) 25 p.; in single previous and deaths.
- These a floreshed to subtray and mirroring was fload point hinty markets when negation numbers are signed I'v poorghamen preventries.

UNIT-1

- What is an inerceion in the source of compact arguments of Exploit the purpose of the various elements. of an instruction with the help of a instruction forest.
- 2. Descript the tops of loanuation on the basis of salarse fields and in the committee and hence creditate for profession statement X = AP(II+CPD+EQPP/O+H) using a prosent regions common with free solderss, two address, and address and zone olderess menutation betwee program to available the depression.
- 1 Bellau institutes spelo and direkt interaction syste into sub-spales with the help of diagram, deplain the ance in which salt cyclin on; executed.
- a. Write the same is finding a word from moreous Deflaration between a broach testuction and still advocine treneries
- 5. What are the different energy-in of releve operations as institutions that may be carried on by CHU! Exertain medicatement of miner opinishing giving one example for each
- What is CTSC ? Explain to alless contribute.
- 1. What is 8190.1 Exploin its various characteristics.
- a. Different on another the following
 - RISC and CISC based management
 - 6. Hardwind and Micro-programsoci content unit
 - a. Hartural equations and Vertical regardednes (Note: These are redesigns to group control signal).

What the year understand by handscired commit said! With the help of block designability plan for evening of hardwised annual material detail with telefore obversages and disadminimum, size certain program methods to design hardwined control unit in doubt.

 What do you understand by microprogrammed counted until Well the toly of Heat diagnost equitain the working of science programmal control was in detail, with relative advantages and disactive stages. Or

With the belond moreousy diagram expires the two technique of generaling southed signals.

11. What is a micro-program response? With their disputs, explain the working of micro-program requirem. With the help of block diagrees regime address salutation for exercit workers.

- 12. Explain the corums of vertical and holocound and 8-programming in detail.
- or. With Story ratio on the following:
 - is Mins-proper a. Hirrogenise h. Marri-cold
 - e. Wate bounds additioning. E. Pre-Arching raises mornolism. g. Many-Instruction
- is. Wher do you must by some populating and how the idea of populating mod in a computer? Deplots different types of pipelising, and also define different motion of pipelising available.
- in. What are the realised pipelites performance recession? Explain in detail.

UNIT-4

- to Explain comment of memory and bears describe manage blackets in Armil
- 2. Explain services better RAM Edilor the types of sandacadacus marrory and boson give a structure of presentation of the DRAW room

English Operation SAM and pasts RAM and James give the effection of commercial RM+4 bit 200AM vibigs.

- 1. Evelor 10:330 workly equivator.
- What is SCOOT English the rights of numbers depend based 8004 recomme.
- High reads markery in smalled incompater symmet? Digitals the memory edition may of RAM and ROM.
- 6. Write dissection on such convery. Director the design insure in mode design and beaut suplain how their in affect the performance of the computer system and have the performance of such mattern in memory in mounted?
- What is most by cache regging? What are different types of empiring? Discuss different mapping sichelpso with cramples.
- s. Explain the different received of serving into eachs incluted.
- Explain the term bankly of reference and home differentiate among quited bunkly and removed logistry.
- in. Explain visions page replacement algorithms in data? with assemble, home explain the coverage of beliefy's amonate and one describe which page replacement algorithm suffer from this problem.
- 16. Engine modilies weeney. What we the commonly used and key reconstruct
- 15. Explois the sensept of virtual rannery in detail, also determine the multiple to implement virtual memory:
- 15. What do you must by CAMP Explain its region distractoristics.

PRSMIT CLASSES

PRSMIT CLASSES



- a. Itemisered onesers
- A. Associative paint by
- Discountive connection) experiments of a real-hood concept space; used to computers.

UNIX-2

- 16. What do you meet by the sent I/O interface? Extint different flaction of PO interface or Annal. Along the satisfies remove the the small of PO interface in twenforing talaments in bowers between and exchange and exchange. I/O devices.
- 17. With distribution on 5-1. Peoplered Division. 2, 150 has and 1, 100 Conversed.
- What do you must by 100 processed? Have 100 processor processes with CPLP shallfy your process with manager. Mode Engine required.
- Kopisia the term interest in detail is it's planellisation, also solice the sequence that rales place when or interrupt occur.
- 30. What a device memory tunns have done the processor determine which device has found the trainings, house determine how system and/or the principle of interrup?
- With the help of the diagram copium programmed MI worked and recomp instance (IO excited for controlling input corpus appealing in detail.
- Supplies DAA has all data transfer startful to detail, because quint's large DAA in efde to insected data without interviews of CFG.
- 25. Differentials aroung the following:
 - Indust ED & Money Negro(1)O
 - k. Vacunal tearning & Non-Version Coloring
 - s. Sold tratemission & Parallel supervisions
 - 8. Synchronius data saardir 4: Asynchronius data tronsier
- 24. Wrou shart men on the following:
 - s. Topus Outper(1/0) Preventor
 - h. Agus Toppeti (It has
 - c. Synt Ownit! Or Closed
- 25. What do you would by acquain accordant transfer? With the body of Wood, Olegran and Familian diagram engines of these reached of acquaintesses data transfer in Accol.
- 29. What do you must by surial provinciation? Explore different mode of surial communication in direct.
- 21. Asset the following as asked:
 - a. Why Read and Write committies in a DNA Committee use is 16-directoral?
 - b. Hearthy cycle studing in DMA
 - What is the sec of readers to syndromers communication?

COA ALL DIAGRAM

Dryw the test and inhelies diagram of the following togets as exertioned

- L. Block Diagram Of Vor. Names on Architecture.
- 2 Stock Disgram Of Computer CPU.
- 1. And inverse Of Single States State
- 4. Antibiorum Of Malityle Shared Shin
- 1. Black Diagram To Store Implementation Of the
 - a) Dalay Chairing Martial.
 - to Policy Method
 - st. Independent Motival
- Block Diagners To Shore Organization Of Stark And Also Weer Implementation Of Stark Committee
- 7. Stock Disgram Of General Regime Board Organization.
- 8. Mosh Diagram Of Assumption Book CPU Organisms.
- 8. Book's Maltiplicator Algorithm Flow Charl.
- Black Diagram To Show Hardware Implementation Of Signal Binary Multiplicative For Book's Algorithm.
- 11. Bestraing Direkton Algorithm Flow Cherl.
- 13. Not Running Division Algorites New Cleat.
- 13. Block Diagnor To Story Ourbrary Septembration Of Drivery October.
- 14. Block Diagram To The Data Fest For N-92 Watery Added
- 15. Digno Canal To Represent 212 80 Combinational Actor Middellar.
- 36. Noch Disgram Of Control Units
- 17. Block Diagram Of A-Rt Carry Link About Adde
- 18. Flore Charlifor Adding And Substacting Two Front Potes Storry Northern-
- 18. Lingly Diagram Of Curry Look Alband Addist.
- 28. Flow Chart for Stone Instruction Dycks With Interrupt
- 21. Flow Chart To Store Instruction Cycle Without Interrupt.
- 22. Head Disgues OFCISC.
- 20-10tok Dogram Of ESC.
- 24. Work Diagner Of Burdward Control Unit.
- 25. Block Diagram Of Micro-Program Control Con.
- 26. Block Diagram Of Micro Program Separate
- 21. Block Diagram To Show Psychiad Sowers
- 35. Space Time Diagram For Final Segment Web Five Task
- 29. Space Time Disgram for Six Septemb With Eight Took.

PRSMIT CLASSES

PRSMIT CLASSES

- 30. Disgram To Wass Markey History.
- 21. Most Disgram Of Cache Montey.
- 30, Mode Disgram To tenterent Concept Of Spile Cache.
- 30. Tragmen To Implement The Consupt Of
 - of Assertation Markets
 - 8) Titled Mapping
 - 4) Sti Associative Magazing
- 14. Diagram To Steve Conveys Of Deceard Paging.
- 25, Block Degree: To Show Organisation Of Virtual Meteory.
- 36, Hagner Te Show Virtual Mussory Classopt Using Paping.
- 11. Flew Diagram Of Sugressy Visualistian.
- M. Flow Diagness Of Address Topolotion
- 56. Flow Diagram To Show Classification Of Memory.
- 40. Diagram To Show Madacated Strumov Of Magnetic Biol.
- 4). Diagram To Store thromas Of Magnetic Topic
- 41: Blok Dispon Of C/OIL
- 4). Diagram To Store 2D Morniny Organisation.
- 44. Diagno: To Stow 230 Memory Organization.
- 45. Black Disgram To Show Streeters Of DO Searbas.
- 46. Black Diagram To Store Communication (BTCPU And ICP Process):
- 47. Black Begram Of Seaso Salased Study Costed And Department Stated Study Control
- 45. Trong Depon Of South Indeed Stote Count And Decimalin Military Stotes Count.
- 89. Blook (Sington Of Source Scriptor) Hamiltoking And Destination Institute Hatchitaking
- 60. To sing Diagram Of Source Instance Herstelning And Devine for Entland Handalishing.
- 31. Block Diagram To Implement Concept Of Boby Chattering Princips
- 53. Fice Diagnos Of Programmed I/O Made Of Transfer
- 53. Flow Diagram Of Princept Intrinsed Mode Of Treasiles
- 54. Black Diagram (0) 2007A
- 55. Block Diagram DFDMA Courselier.

UNIT:- 01

Introduction


Computer Architecture: Computer synchricolars refer to the delign.

of internal countings of a computer system.

including the CPU, muritary and the other toodware. If include declared about the organization of the hardware such as instructions, set withitethers, the data path, design and the central unit suign.

Computer Organisation: Computer organization reject to the epicational and shell interconnections stead temperature that and shell interconnections stead temperature of a computer system are arranged and how they interact to perform the required operation. A concern with the physical implementation of

compacter anchitecture



PRSMIT CLASSES

Difference blw Computer Organization and Architecture

3

Computer Architecture

Computer conhiberance distributions to the computer distributions

Computer Analytecture deals with the functional behavious of a temputer system.

Computer Architecture, deals with

vis a programmer general view anchilecture as a series of instructions radioversing modes and reprotess.

For chalgaing a competer offa antifecture freed first

Computer anchinestons contains deglass functions seek as sinsstruction act, registers, darbighes and addressing master

Computer Organisation

PRSMIT CLASSES

The organization describes the of does it.

outabliship

 At about with tow level dulyn isnes.

The implementation by the archifecture. It called organization,


For designing a computer and engantication is obvious after the conditionary.

tourists of physical emits like arount oranges postphenous and address

Digital Computer Architecture

Functional Units of Digital System

The oligital computer consists of five functionally ands: Input. Memory, Arithmetic and Logic, surput and control smit.



Input Unit: The singual court accepts the digital differentiation from were with the below of input drokes such as hypocomos, meust, microphonis etc

Memory Unit: The memory unit is asked to alone programs and take the data Usually sture types of numbers devices over used In computer system.

1 Primory storage Manory dewice

a. Secondary attrage Memory device

ALU - Arithmetic and Legic Unit us responsible for penforming authoristical openation such as Add subtract. reallytication and Division, legical operations slife AND, OK, NOT.

- Program Counter > A program is a series of southwestern etered to the memory. There identifiers tell the CPV exactly those stoger still desired result.
 - . The sequence of instructions execution is monitored by the program country (PC).
- * 14 peeps track of solvich Unstruction is being executed oxid tokal the next butraction will be
- 2. Instruction Register (IR): It is and to hold the instructions ather is currently being executed.

3 Memory Address Register & Memory Data Register:

- * Sheet stepisters are rued to handle the data drameter between the real memory and the processor.
- * The MAR fields the address of the main memory to or from notified along it to be stransferred.
- * The MDR is also known as MBR (Memory Buffer Register) contains the data to be written into or read from the acidnessed word of the main memory.
- 4. General Purpose Register + these are used to thatd sine open--onds for authmetical and ligibal speciation and for used to store the result of the operation.


Buses: A group of wires, called but it tued to provide necessary agricul for communication between modules.

- · Bus is a spared tronsmission medium.-
- t. Mourt only be ruled by one device at a time.
- 2 sohen assed to connect major components of computer system. CCPUS, morning input curput) is called a system bus.

Control Unit: The control unit co-ordinates appropriate algunate or Hrning Algorals to determine when a given action du to take place . M

Output Unit: Butput Unit sends who processed result to the Suren euring autput devices such as anomities, painter ex-

Connections blw the Processor and the main Memory



Pg- Connections. Who the processor and main memory

To porterin execution of instruction, the processor contains a not of registers used for temperaty storage of data and some appealal function register ou shown in figure.


The special function suglides include program counter, unstruction regular, evencely address register, and themory data neglater.

. The system but is supported into three deputional groups.

1 Dato Bus

s Address Bus

2 Control Eu



Flar Bus Interconnection System.

Hala Busest Data bus times are bistirethanal CPU can want date on these lines from momory or from port as well as send data out on their lines to a rurmany location or to a post.

Address Buses It is a unitinectional Bus width determines the maximum possible mimory capacity of the

Control Buses Control access to an acce of the data and agreen lines. Control lines includes

- * Memory read and memory with
- Input Coutput read and Input touspet works
- Transfer acknowledgement
- . Ben Request
- * Bus Grant

Jypes of Bus Structure

s. Single Bus Structure: In single two structure, adoleses how, data how and control his one shown

by a single but called system bus-


In single bus situatione, all wrote one connected to common bus system. called eyetem bus However, with the single bus only two units con communicate with each other at a time.

The bus control lines are used to multiple request for use

RRSINT CLASSE,

thetae of the bus-

The main adventage of single him structure is its dow cost and the Newbirthy for attaching perspheral devices.




my Single Bus Structure

The device what is allowed to initiate dida changes on the how at any other wind in

called the bus martir

Sur antitration is the process by solvich the most device to become the has master in selected and has martenable to drawferred to it. The actection of these moster is ecuently done on the priorty have

Approaches to Bus Arbitration



Centralized Bus Arbitration. In contralized bus ambification. a single has authition pereforms

the required auditation. The best could'be may the processor or

a reparate controller connected to the bus.


Centralized bus approach in implemented by three mosthadus

Dainy Chaining Methods It is a simple and cheaper method. All mactors maps use of the some

cline for bus request. In response to a bus request, the controller aerods a busi grant of the two of to free. The


Multiple Bus Structures Large tramber of olevices on aligh him will cause performance miller observe propogation.

olday and the bus may become a bottle neep. Nacadays, the state transfer tests for video controlled and methodisk interfaces and growing rapidly. The need of high epinion should but its improvedual its satisfy with a single him. There, " rocust computer system ques multiple bases. Their bases have Afenantical atmosfum ou almoun in Algure-



+ The bus grant algoral servicilly propagates through each master. until it encounters the first one that is requestry occase to

+ This mouster blocks the propagation of the their grant algorist, activate while busy time and goods the countril of the bus therefore, January other requesting module will not receive the grant alguest.



Advantages + \$1 is a simple and cheaper method.

* A sequines the least too of lines and this two is undependent of the no of readers in the system.

Disadvontages . Failure of anyone master causes the whole system


+ The priority of mouter is fixed by its physical boostle

. The propagation delay of bu grant algoral is proportional to the mo of masters in the system. This triales arbitration that whos and hence limits the no. of mouters In the system.

Polling Methods in this, the controller is sweet to generate the astronomy astronomy for the masters.

* No. of address lines required depends on the 110. of madeus connected at the system. For or there are eight (8) marters connected in the system, at least 3 address lines are required.

w in response to a bus request, controlled generates a sequence and of master analysis. If address the address if address in a controlled in the busy line and begins to use the bus.



Advantages + The paterity con be changed by altering the poling

* If the one module foils rentire system does not foil

Disadvantages. No of address lines one vanishis. This may affect cost: This may require more time for confi-


Distributed Bus Arbitration

In clientificated has ambification, all devices participate in the selection of the next humanity in this scheme each cleare on the bus is assigned a 4-bit identification number. It is no of bits need for identification depends on the no of devices connected on the tas. Token one or more devices request for the control of this has token one or more devices request for the control of hus, they infiltate token-on/start publication signal and place their hus, they infiltate token-on/start publication signal and place their level identification number in ten scheme, the device traving higher to has highest priority.

Register Fransfer Language

The pricing position is an elementary operation performed in a computer system, token the date transfer of any missoperation occur in behavior registers in behavior as register dransfer.

The symbolic modulian is used to describe ar represent any micro-operation belongs to register transfer forms a statement or symbolic transfer forms a statement or symbolic transfer forms a statement or symbolic transfer forms as tolerand or symbolic transfer forms as statement or symbolic transfer forms and the symbolic transfer forms are supposed to the symbolic transfer forms and the symbolic transfer forms are symbolic transfer forms.



s. Independent Method :- In this scheme, each master has a separate pair of two requisit and him grant three and each pair has a priority authors to it.

 The controller selects higher priority request first and metivates should for it

Maint al

Maint

Advantages. Sue to equavale pairs of the bus request and bus grant a signals, arbitration is just and sindependent of the re-of masters in the system.

Disadvantages, st requires more hass request and grant algrade (to [(2xN) sines for N modernes).

- Jeatures of RTL :-

1. The presentation of original function in reguler throughour emple in very recent friendly.

a Usage of register is easien instead of flipflops and gates S

3. It describes the information flow and processing task among the data stored in the registers in a concise and precise manner

-: Basic Components of RTL ::-

The Register Transfer Legic Method esses fount basic components to describe algebral system. These are as follows:

3 Registers & their functions: Registers one the electronic circuit solver information can be stored. The neglister includes all its counter points such as skipt register, counters and among more.

2 Information: The information alored in the registers. The information may be binary now, alphanument characters, control differentian our any other binary as coded sinformation.

3 Operations: The operations perform on the information atoms in the registers. The operation performed on the data one called microoperations. The operation may be anithmetic, or legical operations.

4. Control functions: The control functional that activate operations on a control the asquence of operation. The control function is basically, a hinary variable, schenitis legit, one, then it initiates the operation of heroise it dearwates the operation.

Bus Transfer s. A clightal computer that many registers and it is necessary to provide data parts then seen where to construit information from one register to another. If appoint Unes and rested between each register, there will be excess the cy water and controlling of whose value make chault complex.

I common bus donuted of a set of common lines one for each but of a register uthrough which binary deformation is transferred one of a time

The common has achieve implemented into theo wages-

1. Uning multiplesen

2. Using Tel-State Buffer

Implementation of Common Bus Using Multiplexer 10 67 C. to R. B. 1,.6 MUX D 批点 NUTE MONS 0211


Memory Transfer

storage cell book cell stores A memory is a collection - of one bit of information, the mumbry stores binary information in groups of bits called wood. To access Information from a particular woold from the main memory to access, each would than different addings.

The Avanuer of Information from a numary world the authore environment to called a road operation. The granufer of these information to be stored into the namony is called a larte

oppration.

The data transfer between memory and processor takes place through the out of those processor registers escually called MAK (Memory Address Register) and Memory Edo Register (MPR)



89, 17-16 Counterion behave receiving and processor

Johan about the implementation of common than system for he nglished suing muniplexens. Each nighter than your bits I numbered O Shrough 3 and they are routed through multiplerex to the common but. Here, food mustiple rent over used to delect CAS found bits of the secure regulater. Back recalliples on that found legant tines, these sulest lines one support line. The four input lines of market -places zero are connected to the bit zero, compacts of four registers such that bit zero of register is connected to lopus zero, bit someof regreter one. In connected to impact one, in zono of projector doe to connected to input two and bit zoro of register fibres in connected to input three. Similarly Inputs for MUR I am connected to bits ewipsals, inpeals for thox 2 are connected to bit 2 and laputs for MOX 3 are connected to bit 3, outputs of register 0 strongs.

To avail the completify of the diagram only input connections for MUX 3 one physically shown.

The two welection lines is, and to are connected to the selection inputs of all 4 Multiplesers. These lines choose the 4-bits of and register and transfer where winto the 4-line, common bus Amough outlines. When it so = or the input zero of all four must hipteria are selected and appoint to the output to manifes There on the common but

Sı	S	Selected Register
0	0	Register O
D.	1	augiter 1
1 .	0	Register 2
1	1	"Register 3

Trail try Releaten Bible.

in read operation, the cuddress of the Hemory sport is specified by acidness register, AR and the docto word readfrom the memory to loaded litto alata register. DR , observete op this regist operation is represented as s

Read : DR - M[AR] + horry of som paradas of

The right opposition stransfers the contents of a data register to a numery word selected by the address of the address impleter. The right operation is represented our

WHAT : MEAR) - OR - But past From it I still inventy

Processor Organization

These one three types of processor organization.

- General Presence Opportization (Accumulator based)
- General Register Organization
- Stack Organization
- General Processor Organizations The general processor engani--xation includes three wajor

Indic devices:

- # ALU
- 2. Registers
- 3 Confrol Unit


The internal data has hould to tronsmit data between these logic devices.

. ALU: It is major legic device contains the processors duti processing topic

The informal class bus of the processor is connected to the succe input of ALU discusse the temporary register and the accumula--for. The autput is connected to the importal data buses.

The ALU weeks on either one or two data words depending on operation . It performs degleat and anithmetical operation


The output is accommulator (A)



his. General Incomer organization

Registers: The Easte regulatous found in the most of the processors are the accumulator, program counter, Stuck palater. the status register, the general propose registers, it is memory address regular, the instruction register and the femporary claim register.

the selecting a destination regulater, it is possible to store the result in H.



April General bus programment for the registers

- s Control Logice The control legic is a responsible for weating of all other parts of the provincer together it mathematic the synchronization in operation of different parts in the processor. The control logic receives the algoral from instruction descades schick decodes the instructions stored in the instruction replates The control legle genulates the control algoral meets any to many and while distruction.
- -- Internal State Bus . The Internal data has connect the differen pasels of processor together and it enables the communication between these parts. The chair stranger Alwaysh the Internal date has it controlled by central took

2 General Register Organization

It shows that these argisters are selected and how data flow between register and ALV topes place.

of decoder is used to select a particular register. The output of earn replace to connected to two multipoteness shortman the the three A and B

The actection lime in each multipleness acted the figure above for a predictor but.

The A and 8 bases from the too made of an ALO.

The operation select like decides the milion reporation to be performed.

The mouth of the antimoperation in available of the couple but. The output than is connected to the injects of all registers, than

Control Bus - Word - The binary convenient of any miler openation is known as control soord. The combined value

of a bilinary melection is approfiled Economicand. Collection of 14-bisony bits echich specify any microsposation brown

as control word this represented as a

39/8	2100	38/2	3.67			
SELA.	SEL 0	SEL REG	erconf.			
	-	No-sit				
General format for Control word						

Examples to perform the operation for for the we have to possible fellowing binary telecition variable to the selectinguis

SELA: one - To place the contents of RI Into buch SELB: 010 - To place the contents of the into hours. JELENR: 10010 - To perform the arrithmetic addition A+8 SELREGIOUS - To place the routh musilable on output how in C

Blinary Code	SecA	8238	RELREG
000	[next	Input	
001	R)	Ki.	K1
010	I.	R _a	fi.
011	Fa.	Kt.	K _B
100	fiv	Fig.	Fig.
101	Re	Re	Re
110	Rg	p_{d}	$\mathcal{R}_{\mathcal{K}}$
111	F-1	P _{rt}	R_{2}

exation selection code	Operation
11000 10000 01110 01010 01010 00010 00001	Transfed B Internant A A+B A-B Consessed A A AND B A DR B A NOR B Complement A chilf right A


3. Stack Organization

Ũр

Stack is a list of data elements tunally words or bytes with the accessing restrictions that the elements ton be added or removed at one end of the list only. This end is called the top by the stock and another end to procure as bottom of the stack. Stack structure in also known as Last in Plant Out (LIFO) JUY. The term Possit and pop one resed to describe planting a neededo element on the diack and removing the top of the data element from the stack respecti

Register Stack

of their can be placed in a position of a memory sprit or it can be organized on a collection of fields no of CPU infletous. In a from t. 32 bit register stock is improved. The stock policies todals the address of the register that is currently the top of the exists




Fly2.317 Block Ologram of 11.32-word replater. Atack

Memory Stack

The operation of mumory study in exactly similar to the againter stock. However, it is implemented using computer marriery historial of

CPU register array-The memory brack has an advantage of large also but the operation on it is alcover than attent of regulary starge. This is secouse regarder which is intermal to the CPD "and does not need any mumpy amour.



Working of POP and PUSH:

PCP (Responsed if stock is not empty to if Empry=0)

Read them from the hop of about-DR - MIST Catriment stock points 380-58-1 Check it stock in emply-

of (Shoo) then /marye-1)

reason the stack not full


Posse (Performed of about in over full re. if four=0) beneficiant stack policies. MP4- SP+1

MINT - DR [/APac) to do (POLE-1)

CHALL FOR


scritt item on the top of eleck , Chack of mock in full

Many the posternal copyly.



Sharing of computer memory by program class and stack classe.

Bub routine + In some attractions, it is better to execute pract of a programs that is not in agreement with the william program. Forey whom way be a part of a program what must be repeated many-times observe the Precuetors for the online program. Rather than writing repeated program again and again the programmer can write that proof only case. This part is scattlen equality the part of the program which is watten septemberly to content enhancement



Addressing Modes

The address of the main manage am he specified directly within the distriction.

The rules for histographing the address fields in the instruction Commun as addressing modes.

Those are following types of authoriting miceles-

SNe	Addressing mode	Example
# 2 3 4. 5 5 5 7 F	Register model Unschaft model Immediate model Register model indicate Valor intrament Index model Relate model Redo-Decrement trylise mode	MOVE RARE MOVE A TEST MOVE A (Ex.) MOVE A (Ex.) MOVE (E.), FRO MOVE (E.)

Register mode: The operand in the content of processor register.

The name of register is a peopled in the instruction.

by Mou like & This instruction copies and content of rigister he to his

Absolute or Direct Mede. The address of the location of the operand is given explicitly. I'm a clear and alean and alean

mounted an the introction copies the contents memory soution for MEN A, 2010, it should be replaced.

Immediate Mode . In this addressing, made, the operand is given explicitly the the instruction.

by 140V A, #20 of This instruction copies the operand 20 in the register

Auto Increment Mode: The effective address of the operand is the contents of the register a peculiar in the instruments of register areas from the operand the contents of register area from the recently to address the west location.

F 1900 (Ra), the it This historication copies the content of register his unto the mirrory location whose address is apecified by content of register his differ copy operation, the content of register his differ copy operation, the content of register his differentiated by 1.

whate Decrement Mode? The contents of register Appelijed in the

Justinitian are decremented and then they

are used as an effective address to access the numbery Josephan.

MOV (R), -Ro of This instruction sinitially decrements the content

of rigister Ro and then decremented contents of

register Ro are used to condition the memory Josephan.

Implied Mode: In this addressing mock, special is specified in absoluted and clear manner. This operation is transcent in accommutation.

performed in accommendation.

The content of complements the content of commentative.

Example 2424 At manney address and, two word instruction, load to Al in stored with a mode bit as a most significant bit. A location set me astronomer stored to the following are stored at different memory locations as shown about the following are stored at different memory locations as shown about

Herring Totallon (Author)	Memory son-level
300	450
Sort	7007
100 600	800 - 910
701	325
por	8.00

Register Indirect Mode: The expective anothers of athe openend is who content of a majister on the main main manners location schools address in given explicitly in the instruction.

the vacus A, (Ro) = This dispriction copies the contents of municipal address by the contents of register Ro and the value of register Ro.

Index Mode The effective address of the operand is generated by antiling a constant value (epoclyted in the instruction) content of register.

EA = R+ offset (XR)

by the addition of this content of Register & and content of No. Jako by the addition of this content of Register & and content water (ciffet or displacement) to.

Relative Mode: The effective address is determined by the index amount eving program counter in place of the general purpose register.

EA = PC + Address part of Instruction

The state of This Instruction could program execution to go to the branch dauget teathern is miffled by the name BAIR, if branch condition is natisfied.

Appelliant of PC is 2000, while the contents of register RI is 900. AR register is 400. If all the numbers and addresses with an accommod no. find set the contents of RC and offerthe address for the following addressing micros-

1) Atrest coldrest ii) indirect address sii) Kelative address to Indiaed address v) Registiv suddest addressing mode.

Saln,

201	Jose No AL	P00(37	speniit	Giaro PE=000
nt.	810		«pottents	$F_{ij} = A(m)$
212	pinst feet Inc	retatable		(Tested Xg = tes
	1			-ties
311	40			a salar
610	707			
mn	, 80e			
gun	don.			
381	331			
Ber	301			


	EA	K
Direct Mode	got/	650
tactives adul	(E.1997-1809)	241
Relative Actel 1-100%	PC + And Fort diserts paid instruction 2001+50n=202	325
India	Office of the Section Laboration	9 00
Region Solina	Rt = Net	700
Payloter diset	144	Lene

fluis. In Instruction is stored at location 300 with its galaxies filler out loca--thon 201. The address field has the value 400. Appreciasor register RI compains the number son Evaluate the bifferthe address of the anistrating most of the instruction is:

83 Immadiate (6) Shett (iii) Register mattect Po Relatte

on Smalter with 19th as the limiter engages. In 5 Xq=8.3

R. + 200



(4 EA = 30)

EA = 400 (tt)

EA - R = 310 (til)

ER + PC Add. + Rad-part given in instructive EA = 301 +400 EA 4700

(*) En = XRF Add-part ghen in her-

= Starfuts

7×4.63

Eth in Eine

instead of the sign experient (E), the value actually stored in the Exporunt field in E' + E+ four value.

In 32-bit Securing paint system, bout is 127. Hence Electing)+127


31		30	32	_,
	S	€.	H	
Synchologia - O algolifia -	1	Shift Shift algoral Paperant in Pacas -187 Tipunan kaifar	Salit Mari Lea	elina cNom

E'= E+187

32 bit Representation.

The 64-bit representation is salled a double precision. Representation because it occupies how as bit words. The Girbin one divided that time fields field(1) again - 1 bit Beld[e] exponent ÷11 bit field (2) Mornicka of 52 bit.

* to double freelation format, E3=E+1003



UNIT:-02

Arithmetic and Logic Unit

Floating Point Representations To accompanie very dange untegens, and very small

tractions, a computer recust be obte to represent numbers and operate be them in such a way that the position of the bleasy point is vertable and is automatically adjusted as computation proceeds for this case, the bittony paint is set to front, and the numbers duce called floating point numbers. The floating point representation that three Trade over algo, significant digital and exponent

To represent and manuface to flooding point former, first bloomy point is uniqued to right of the first bill and the number is multiplied by the corner scalling factor the get the same value. The number is paid to be in the normalised form. 😉


+ 1.111011soulto 111101.1000110 scaling factor Manificka (Significant Digit)


It is attandasted for representing flooring point numbers in 32 bits and 64 bills there Been developed by the institute og electrical and electronica orginerra (IEEE)

It is also known as IEEE 154 standards

The 32-bit alandard is called a single precision representation become it occupies a wingle 32-bit word. The 52-bits divided white where fletch to fresh a degree, argument (4 bit).

field's exponent (B-6/2) Field's Montiska (23-bit)








21	10	11
0	lenot out	Angit Lose (No


Double Precision Format


E1= [033 E'= E+1023 E = [pageosteo] E'= 10+1025 - (033 tonomortens God 11 of edited














phy. It sit pavallel authoritor

Binary Incrementer :

the hors seen that the Increment mism-operation adds one to a num. -bee in register. This emisso operation can be easily simplemented with a binary counter every three In a himary counter, every time the count enable th active, the their pulse transition fromments the count.

The country is a requestful circuit. The My shows a correplectional circuit to implement increment entero-operation, there are of the inputs to the result eignipleant held-adder (MA) is connected to logic t and the extrem input in connected to the least significant lift of the number to be hereover. The eulput carry from tower order half colder is connected to the cru of the Impulse of the next higher ander half address such extraolise gets the four bit number from him As more uph As adds one to A. and generates the intravariety below in so through so if the number to be Uncremented in 1855. The output correy to in grownied and we get occur at So dhrough So

Parallel Adder

A single full-adder is capable of adoling that one-bit Hambers and an Japat carry. In order to add hirary numbers with more affarcast bit. additional full-addess must be employed

of n-bit, panellel adolen can be continueted using moment of full aviolen pirowith connected in parallel

figure shows the block diagram of whit parallel addresswing n-number of full adder elecules connected in courage i.e., the corry output of each adding the connected to the carry inport of the next higher-nodes adder-Studential be moted that althou a half adoler can be weat for Jeaut aliquificant position or the corry trust of a full adder to made a because snow is no carry into the Most algorithms. All possition.





Fig. 5-6-11 Black diagram of n-6/4 posallel admir

Yarallel Subtractor. The authorition of kingry realmens can be done most conveniently by wears of complements.

"The autotraction A-8 can be done by topolog 2's templement of B and audeling it to A. The 2's complement can be obtained by hiking the it's Complement and adding was to the least aignificant pair of lits.

The 1's complement can be implemented with Investers and a one tan be added to the turn through the toput torny to get all complement as About on the for



-1- Hightell 4-bit Surmound using combinational about

Army Maltiplier. The multiplication process of binary number is aimiliar to decimal man. Actually birrory weelth-

-titodism it simple than decimal mustiplication because it involves a and a only

for multiplication in binary most, it was no shipts and Apos to

multiply ribit binary number.

The combinational logic circuit implemented to perform such mouth exticution in called corntinational multiplier for array multiplier Let us generalize the multiplication process for 2x2 mustiplier for two accordances to but now a - wheatthe Mount A = My An armed mealthe Mer


The multiplication process involves multiplication of 2-bit now and

addition of 2-bit new

Hattirplantine Frontal


The multiplication of dux bits can be implemented suring a input And falt whereas admittan of w 2 bits can be simplemized using half Adder

> fie Do B.fo - Shirth From the Bills Bills C 两十 医两十花布 Pa + De A. Harry me of Pa 8 8 8 B = curryout of fe




Do 210-2 262 bill comminational army mushipsier

Booth Multiplication



3) Book	unde			PPO		
i 91	# 57			0//	1/2	
	+ 0.02001	E+(= 11011)			(0)	
	= 010001			PRSIL	7	SA
Q.	Ghri	L - augest Beg-floili	A	Q	Gest.	ŠĆ.
		te/fed	000000	010001	0	110
1.	0	V+-V+2+1	110117			
		Ashy (ABRAN)	printi	[0]600	4	101
0 +	3	д+416	Special Special			
		Achipa Ren)	prople	0(01 FE	O	100
0:	0	Apple (RALAMI)	200001	golole	ø	0/1
0	D	Ashr(A,Q,Ami)	מעקשום	740101	o	oj e
t	- 0	A At Et I	110111	11 10070	1	504
		Polity (AD, Novi)	11)011	111111	-	
0	4	$\beta \leftarrow f_{t}(\theta)$	Sant nur Dot east			
		Advinga.s.d	C100 (a	p[101)	0	(709

B+8 = pocolori/car



Step 2 - Cheef the admiss of Ondines
1 On Ones - 10 perform A = A-B


1 On Ones - 04 perform A = A+B

Step 3+ Arithmetic shift right: A. On One

Step 1 - Decrement sequence counter if not veno, repeat steps through 4.

Step 5> Stop

Algorithm



- Handware implementation by signed binary mouthplication

						-	
0	-13 # 16				PA	CLASS.	
	B13	- Itali - Ber -	milet		75/	,	
	6-16-	Dienas			1	1>	
	13 = 051					C/A	
	Į,	's tamplement				30.	\ <u>\</u>
	+ 11001						,0
3	13 = 11601						
8.,	Briti	g = fronti	A	Q	G.mi	SC	
		Str miller			10	0788	
		Inirol	0.09,000	Q SER	0	110	
b	0	Ashr/Addan)	phone	bul dop	0	101	
0	0	,/shr (A,B,B=11)	transp	gaptes	0	100	
n	.0	Ushr (A. S. Duc)	ETUTION.	enoute	0	271	
16	ь	With (A, B, Bret)	CODUCO	(Control)	D	oto	
1	0	$A \leftarrow B + \overline{B} + \xi$	চ্ছাত্ত ৰিচিত্ত	12			
		$ASir(\mathfrak{A}, Si, \mathbf{Q}_{H})$	'6001/e	Legun	ind.	Oct	
0	£	A← A+6	11 801 1 71 1003				
		(Ashr (A, 8,9 cm)	7111 to	77 0/02	0 0	000	
		8 * Q = 11)	10011000	10			1

Ø 18 + -14 8 - 18 -	Olonia I	+1 = fbf Jal	†1= [0]1	PSIN	CLASSKIS
Q = -/H *	Hapfa				`C,
· v	confirmat		<		A.C.F.C.
- 1100/o	(3/2)				
Q _N Bret	Findlents Nan-Little	A	R	Q _{n+1}	il.c
	Introl	popular	11810+	to.	110
0 0	Ana(Ass)	DUTO OTO STATE OF THE STATE OF	ettroj	Ď.	101
1 - 6	A e- R+ E+1	101110			
	Actor(AAL9++)		R01180	1	100
0 1	A+4-4A	polouj			
	$\rho_{A,b,v}(B,G,G_{\rm int})$	Stite (50)	Trinite.	0	911
a 2	Ache (A.S. Swi		ptech	b	010
1 0	$A \leftarrow A \circ \overline{A} \wedge I$	101110			7220
	AND GERMAN	111000	crossol	1	W0.3
1 1	Alm(AR.4.	111166	pode=	1	tro
	\$>6 = 111lox	9000[00			

Look A	head (Carry	Adder
--------	--------	-------	-------


Gamy Lup 14

- · St is also known as fut adder thigh speed as of the
- In sipple carry adder, the sum and army auspects of angularize armed be produced wifel the copie come occurs, shall leads in a Secretably in the addition process.
- this delay is become as carry irrepogation debug.

Considering the example:

1000

- ifidelition of the LSS position produces a carry with the second
- This carry, when added to the little of the second position processes a carry for the third position. The latter carry whom aduled to the titl of third position, socialists a carry to the last
- Gove method of speeding up of this process by climinating. Infertilized comy delay is called deep aheat carry colorisal.
- I wer than functions carry generate (91) and any suspoyetreses Consider the fore adder which is designed with the help of



B - 8(1)	-12 = -11 = -12 = -11 = 01180 1/601141 = 10180	10191 411- DI	sistemp earl I	otlee	PRSIN	AT CLASSES
8	Q _{rd1}	8+ 10100	A	ę	G+11	Ac .
		Int4falt	annina	Intol		(0)
1	.0	A-A-图-1	01102			
	*	(AMY (ARRI)	ID)/o	01010	1	too
Ò	1	Sec Are.	19100			Sali.
		Actor (A.S. Res.)	11303	co(a)	8	011
1	0	14 #+ D+E+1	Olso:			810
		Ashr (AAGaa)	gotest	ionia	. 5	010
0	1	Jene	10160			2007
		(Atlan (4,0) and)	((Link	circi	0	oil
. 4	0	A+AAFII AUV(ARQu)	611 P2 67 PMF 67 E/FT	tioles	1	(reco
		B*# = 0010	to traffee			1

· We differ that functions carry generate and carry propagate as

· The output sum and carry can be expressed our

- * Git is milled anny generate and it produce a corry when poes both iff and fir ann 1, ingrandless of the impact corry-
- · It is called carry propagate because it is term associated with. propagation of carry at to City
- · for example, it stage carry dock ahead address can be defined as follows.
- for initial condition, Cr = Co., which is equal to seven.

Put in in an @

scheme $\mathcal{G}_{pe}=\mathcal{A}_{p}\mathcal{B}_{e}$ and $\mathcal{P}_{e}=\mathcal{F}_{e}\mathcal{B}\mathcal{B}_{e}$ and $\mathcal{C}_{e}=0$

CI + Go + ACCO Print +

mow put i=1 in eq. (1)


$$C_a = G_0 + RC_1$$

$$C_0 = G_0 + P_1 (G_0 + RC_1)$$

Co = Go + Prigot PriPoDin - 0

new part 1=2 is of 10


(A = G16+ PAG11+PAP1 Q n+P3P2P0CM -



Catholife, souther A's Otherwise, and by hid.

4. Repeat steps 1.5 and 3 to Junior


A fluoritant for ministron operation is an absounced fig. 2.1.3



Booth's Olivision Algorithm

The division process for binary number is similarly decimal number in children process , just the birs of the structured are enamined from Jest to want time that of blike examined registers a man of number greater than an equal to the course until this condition occurs, o's one placed in the ox questione. town left to object when one condition is savialled one is placed in the questions and the advisor is Authorized from the position dividend This result is referred as positive remainder-

Restoring Booth's Division Algorithm



Standsam do impremied binary division

Division operation steps:

\$35.4 A and 6 Just one binary operation poultries.

12. The street advisor the add 2's complement of strategraphy from A and place amore back to A (A+A-E)

of the light of A is 2, All die to a and add always bargets A

Perform the division of the following mas subspreaturing abissin

1. Dividing - 1010 and Divisor - 0013

AlinAcoll) = vot Avidna (6) = toro B = count

E-11- 11 101

develope A 6 30 unittal OC000 1010 100 अम्मिक्तिक) peech 01/0 11101 A+ 8+8+1 Dillo 04011 306,00 REALE 0000 211 MENHAG) 1000 Fiolio High AL ANDH 11111 80-01/ 349,4-0 00010 RE-RM 210 SHIP INT(TIE) 00:107 Pogg 9 11101 A+#+8+1 00 01 B 506-1 tial いるとはなるの 55 100 CWI 111101 #+Bebel 00001 to to to

> Questient - 0011 40 Femainster- poolu

(ii) 17+3		70	
8=3= e 00011			1/1
Ø=FT < too	1		
g-poot!			ZY.O
B41 = 111101			
Spenation	A	9	SIANT CLASSES
,entral.	podede	LeonT	1//01
Shigh Left (M. 197)	100100	_pod16	-
A +- A+8+1	(F111a)		
84 Q.←0 A.← A16	D00011		200
shiptograma)	000010	00109	
β← A+E+1	(11101 101111		
5st Ro + 0 A+A+8	000010		ett
SHIP LIFE (A.R)	000100	dool	
N ←- A +B+1	[] 11 # [010
St Q.F-1			
cach relative)	000016	10010	
A+ F+E+	11 110		
64 0, ←0	OI 111		2
RK-A+B	00 0 0 1		out.

mile refliction	11011	PP	0.
A + A+B+1 A + A+B	11110		'My
***************************************	50.011		
Remain	dere 3 0011		SINA CHASSES
	nt = orlo		
(v) (vo) (vi) (vi	1		
Spevaabn	r A	G(Sć
Lottinic	80000	1000	70%
SHIPLINGS TALKS	coost	5600	
p ← A+E++	11 05 1 01 9-1 0		
Set Sec-0 A < AHE	1.000	-	671
Ship military	50 0 10	6000	
A+-A+R+1	11001		
Set Get 4-19	Olo II		010
Å ← A+6	01000		0.10
who wheel	20709	0000	
Ship Light (And) Are Ar Kits	01001 0101		
			.047

100000000000000000000000000000000000000	11/02/06	ALL SHOWING	
syruppine)	1000	opto A	P ₀
A-B+I	1.1.1.24	91	1/1/x
	0000	0	
GOT ROFFE			A.C.
171a	≠DDDDID †QUE	H/ant	RSIMPELASSES
1117	potas & Remain	dm.	0.
(a) 1101/101			
Ø+1101			
B = 00101			
B+f = 11017			
Органатоп.	A.	6	sc
deHid	99000	101	6.00
exist referan	00001	1010	
L+3+A+A	Citou iiuir		
Got 6. 4-0	00101		100
A+-A18	00001		oit
shiftleff(Aug.)	00011	0100	
ρ ← ρ+8+1	01110	20	
ISST Queen	00101		
$R \leftarrow V + V$	00011		O(n
क्रम्स्यम् अन्त्र)	*PIro	tend	
ACATEL	11011		
pu be-1	0001		011
			-

Araeb	04100 0411 11101	4	SMAN
Shiftingt (A.S)	Scot. 11001 01000	cusj.	SIMPOLASSI
500 Q+ € 54-A-18			end.
		40.4	
Anthropis	00 0 1 1 110 0 1 00 0 10	SD(e	
	110 01	DDIE	£189
A+A+E++ SHG++ A+A+E	0011	DDEE	£783
A+A+E++ SHG++ A+A+E	00 10 00 11 110 01	DDEE	6.69

Consider the sequence of operations that takes place after the authorition equitation in the restoring adjustition.

y a in provide Shift lift and milkract awher -+ 24-8

y h to regative Rutore -> A+8
engt left and subject whitet
divice -> 2(A+6) -8

= 2A+B

Looping by the atom operations that topic place policy the southern -tion operation to

Looping at the above speciations, we can write following edges for web-sertaine algorithms


Stopp of the algorigh to a shift A and a left one bit postson and subtrant allusor from A, otherwise , shift A and 4 left and add divides to A. If the algoral A is a . Act qo to s, otherwise. Act 4. 60

Step 2: Repeat offer a and 2 for intimes

stops: of the sign of Az I , add alivisor to A.


Note: Step 3 to required to leave the propen possible remainder in A at the end of negcles

A flowestert for non-restoring division operation is as a hotoria. Fig. 2.21-m



60 17/3

60 17/3 R= 17 = 1000 8 = 3 = 1001		PR	CLASSES SE
E41 > (1//D-1			CLASS
Operention	A	Q	W .0
underal	Spance	10001	101
Soft reft (\$18)	Q00004	00010	
Д ← β+B+1 84±Q ₀ ← 0	111110		100
ships but (Au)	711100	cotop	
Ã←Λ+δ 52F%4←0	111111		011
Smilt Equilibrial)	111110	01 00 1	
$\operatorname{Vol.} \mathcal{O}^{0} \leftarrow V$	000001		do
Superp (A.Q.) Activity Set Q. ex	11 1 1 1 1 0 j	10010	OD)
SH D + 1	111111 + pool11	00 01	Oto



(i) 1101 / 11

G= Het

B = 6011

\$ = 0 0011 E+1= 11101

Speeden	А	Q
emmal	00000	(101)
superplan	10001	1010
de-Billis	£1.1 63	

A

REAL BUS 11116 Set 6.+ " crol Shift Light Aids 11101

0001/ A+11 00000 1d 6.5-L

20000 Shiftsett(A.B) 111 6 1 Per Aton

11101 B+5,00

11011 SWITT LAPS FALLES 00011 AND HIS 1111 0

coell coes I A+6

問二個例 fl. = oddot

(0)0

e)en

(W 19/4

0-19= 10011

B = 00100

g= c coine

2+1 - 11101141

部1 = 111100

1	SI		
	M		
		4	3
			00

20

ton

211

zw1

केमच

Openation	А	8	SC
11/166 Aughtest (Aug.) A+A+B+1 Set Q++0	111101 111100 200001 200000	fault culto	100
Shiptiff(AB) A+ABB SHG+0	111 110 980100 111010	5/100	arı
Shift left (AID) A <- A+B Set 80 <- 1	0 000 0 0 0 001 0 0 1111 0 0	(fort	0/0
shift tell(AQ) A + A+B+1 OUT Go***	111191	tonto	e0)
Chiptope(AG) A = AHB SH Q = C	111 0 1 1 00 0 (0 0 111 1 1 1	tostas	600

A16 COD011

Comparison the restoring and non-restoring algorithm.

Restoring

Needs restoring of reguler A if the result of inflametion in a mepality

tin tach cycle content of register A without accupied loft and then dission is matrocred from it-

Document meed restoring of nmahder

Alewer afgorthm

Non-restoring


Don not need maturing

In such that explanations of sugrenter A in fact about the first Ond then division is added on Authorities with the Controllers' register A dependling on the eign of A

Metals transming of personalistis If remainder is reposite Rutex algorithm.

CTRET Atlch tyelt felch the next garriethy Servede types Exceels and truetton Execute oxide Erecute Instruction STOP Fig. 15 Boult Anstruction system

Parousor cheeps for valid Interrupt request. After each, each instruction cycle. If any voiled interrupt request is present, processor genes the turnent process state and sensite the Interrupt Societing the interrupt means executing interrupt cycle-utitive compileting it, processor stants the row instruction



Unit :- 03

Control Unit

Instruction Cycle: In Instruction cycle Involves other mib-cycles:-

10/0/11

s Fetch's The fetch phase weads the Soutreethin from numery Jefo the CPU.

2. Detocles The decode phase univerpretts the opcode by decoding

3. Execute: The inecute phase proforms atta inclinated operation.




figure stade distriction eyele with interrupt eyele

Instruction format: Various fields In instruction former ares

(i) Opendus The openation sent field In the Instruction specify the operation do be performed. The operation code in specified by sharp code, here the name epicode

(Ai) Course Durination operands The Jourse operand may 18 in CPU register or in the municipal

Many Himse also lastruction specifies the advises of the assessed S operated so that operated can be accused and approved by the (A) according to the instruction

The operands on which for how to perform operade and known.

as assumed opterands The operation executed by the ORI may produce result . Most of the times the result is stored in one of the openinds such operand its known as distination operands.

(iii) Next Instruction Address The next Instruction address fish the next Jamuction of me ecompletion of durant execution.

Vanious types of Instruction Format

to 3 address unstruction format.

(ti) 2- addrew ciratruction Germat

(\$3 1 - address instruction format

do o- address Josephultin format

Three-Address Instruction: Three address Instruction can be remained asymbolically as

ADD A.B.C. tohore A.B.C are the yanishine. There vanishly mamus are audiqued to distinct decarbons in the numery in this impaction. epitiand B and C tox called necessary operands and it is called dustination operand and fitti is the operation to be performed on the operands. Thus, the general distriction forms for three address instruction is

OFCODE, Destination operand, Source operand & Source

I TO bits one required to specify once mamony address, there In hits are required to specify when operands and 1 hit required to appeally microspolation.

Example: 10AP to Evaluate the authmatic elaterant Yalfareja (00) by turing a address anotheribn format

R = m[2] +m[8] A50 R. A. 8 Ri +- mic] + mip] ADD R. C.D 711 [4] - R. * R. MUL Y . R. , RE

2. Two-Address Instruction> Two-address Instruction can be represented symbolically ass-

ADD A.B.

This historiction adds the content of visitable A and B and a tores the Aum in vaverable A destroying site previous zentents - Heus experient 8 is source appeared and experiend A is server as both neuros and distinguish operand. The geretal Jurnichim format as follows:

speeds, sowner operand, dustration operand.

Y=(4+6) + (5+0) taking 2: add. instruction format Engriphes $R_i \leftarrow m(R)$ MOV REP River River to [83 ADD AND for -mic MOV ROC RE- FR + TA(D)

ADD 4× D Rie- Exp MILL RE RO $m(y) \leftarrow k_i$ 1100 Y RI

TOS -m(A) POSH A TOS - mER? PUSH B TOS - m[A]+m[B] ADD $TOS \leftarrow m[Q]$ PUSH C TOSH TO 705 + m (D) TOS < m(c) + m(D) ADD MUL 705 + m(A) + w(B) + m(C) + m(D) PORM m(4) + 705

WAP its evaluate using 5,2,1,0 address instruction format

Y= ALB+C(D+E)] F(G+H)

3-address Instruction -

1. -m[1)+m[E] ADD RODE 1. - m[13 + 1, MIN K. C.R. Ra + mreleke ALC R. Rid FA - THE ATE FA MOL Roshils Rec- meastmen ADD Rog. H Re +-m(F)+Re MOL REF.RE mixi + Rylks DIV X Anteska

2-address Instruction:

Ri + m[B] MOV \$1.70 $R_i \leftarrow R_i + \text{so,(e)}$ ADD B. E 1, -- B+ m [0] HOL R.O E - 1,+m[8] ADD KIB $R. \leftarrow R_1 + m[A]$ MUL R.A. Re on mini May forth

3. One-address instruction format

The one address Instruction can be represented the pollathy au-ADD 8-

This instruction adds the content of variable 8 into the processor register called accumulator and start the sum back into the actumulator distroying the previous contents of the accommission In this instruction, the Accord operand is assumed hote implies . tally tha unique elecation accumulator. The general instruction format for one address in lentraction is t

epetation , score. The one add shutruetlan we use load one scence shutruetlas type.

By- Y= (A+B) *(C+D)

AC+ min LOAD A AC+- AC+mies Pap m(F) -AC STORE P - AC +-- 29.83 1000 C AC+-AC+MEDI 800 D AC+ AC+P MOL P 2A-+ [43 m 370KE Y

4 Zero address instruction

In these instruction the location of all operands are defined simplicitly such instructions are grand in a machine that store operands in a structure outled a goats decre stark

E) Y= (40) x (+0 Mostrate · MocD+#

R. + R. + mily) ADD Rosa $R_1 \leftarrow R_1 \neq m(F)$ MUL Rost R. + 6.1 Rs DIV RAKE 70 [X] + KI MEU X-RI

1-address Instruction

Ac +m[a] COAD H AL-ACH MIHL ADD IN AC+ AC+ m(F) PHUL P mces+Ac STORE P 角で 4~ 70(D) TOAD E AL + PLEMEET AUD D ACT AC + MEC] MUL C ACE ACETICAL ADD B AC+AL + MIM MUL A AC+ACIMED DIV P. X4-AC STORE X

O-address Instruction

PLETEX > ABODE + *+ * FAH ++1 TOS 4-MCA) PUSH A TOS - WIE DUSHA TOSA- MEC POSHC TO S - MICH DOSE D 706 +- m[E] MUSRE TDS - m[n]+m[E] App. TDS0-m[p]+m[t] * M(C] 29UL ADD TOE-mille mile mile mile emile $TDS \leftarrow m(D) + m(F) + m(C) + m(B) + m(B)$ MILL 701 + m(F) FOUND DUSTG -100 K-M LOS Attale IF TOS+ m[H]

TOSA-gorap+mility Pite. TUS+ m[4]+ m[4] + m[F] POL TOSE MIDI+ MICH TO CI+ TOTAL + TOTAL HOLD + MICH + DOV POP IL on(x)4-Tos WAR to evaluate X = CA+8 + C) (\$6-E1F) raing all add tou instructions 3-address instruction> MUL RISE, C ROD Be, K., A DTV F3.E.F Fee . O. Fo SUB X , Ro, Fy DIV 2-address instructions MOV RICC MOL R. B ASD RUA MON FAIR

Instructions type > A computer how a net applications the winds

- s Lata Transfer Instruction
- a. Arthurchic Instructions
- a Legical Instructions

CIV forF

MOV \$, D, \$

SUB Rufe

214 Ricks

MOV X.K.

- Skift and notate Instruction

 Control Instruction
- e Program Control Instruction

1. <u>Auta Transfer Instruction</u> Data stransfer Contractions perform

-tions-

Rota stransfer between memory and CFD register.
South dransfer blso CFD and registers.

. Bos stronger that processes and laputionalput strukes

Instruction	Mnemonic	Description
Loud	LD	ff snampers along from specifies toempry location to the processor register, tunnally accommodator
Store	54	fit drompton data from primine rights. (Limity previously) to the specified trainery totalists.
Hove	MOV	It resultes alate between five serving hands and transmy or between five serving hands
Frenonge	KO4	it seems data blue two registers or a myone and a memory count.
POP	149	of transfers whethe from which towards CTOP of Machille the processor registres

1-address instruction

PRSIMIT CLASSES

LOAD E

DIV F

STORE R

LOAD C

MOLE

ADDA

DIV R

STORE X

o-address instruction:

Postfix ABC ++ DEF /-/

POSH B

PUSH C.

Ann

Poserp

PUSH E SUIDI F

DIV

508 DIV

POPY.

2. Arithmetic	Instructions -	Po
Instruction	Mnemonic	Description
Add sawatt	Ano suit.	stadds the contents of two comments of two persons.
Dicrowert	fric	St adds it to the value about to a houghter or reamony world.
general	DEC	or authorists of from the value about the a register or money wood.
maniply	HOL	or multiplies the contrast of two

3 Logical Instructions -

Instructio	Instruction		Description
Auti		AND	H logically firsts for Individual bits of the operands
00	2	or.	4 (agically also the instintant bein by
Mar		£1K	Stemma the appropriate opening to be
Emplement		Dorn	strains to complement of the specified operated
Set comy		STC	State the comp hire to s
Clear carry		àc.	Streeth the every his to 0-

4. Shift and Ro	tate Instructi	cmi Po
Instruction	Mnemonic	Description
Legical ariff left	SHL	If shifts the contints of the about led register 4-bit position account left and fills vaccour set originates scott a.
Legical shift right	EHR	trability the contents of the specifical register state position associate that and fills vaccounter (suffmont) with a
Redails right	Rok	thropodes (clresdor-stayle) tright the contents of aprified register
Ketait left	Kor.	th montes criticalor within but the contents of appropria materia.
Artware skill	ASHL	Stability the content of aperified applicates 1. In pealth towards tays and fills towards but (rightness) with sem.

5. Program Control Instructions

Instruction	Mnemonic	Description
Eronch	BK.	to transfer a program control to the specified.
Sump Skilp Stall	SMF CALL	th transfers program control the skips, the next instruction the stack and analytics of the seat instruction in the stack and analytics the program exclusive
\$ _E sam	RET	the apolitised address. It reads the address from the top of adaptional disorder the property counter to the result address.

The soutput from CAR provides the address for the control warmany.

The contents of CAR are Incommented and applied to the acutyletter and to the about register file. The register detected in the change is determined by the start polaries.

Inputs Is It and In IT derived from the ED and BR fields of milemathraction. Assertly the operation for the sequences.

They specify the input source to the multiplexer also generate

push and pop algorals required for start pointer countries.

Stack pointer is a 3-bit register and it gives the address of the stack file consist of (2³ - 8) eight registers. In highly, the stack pointer he cleaned and point address zone in the stack. Daing over equivarion, it is possible to write data data the stack of the address aperigical by the stack pointer. If the data is written, stack pointer is incrementally 1 toget ready for the next point operation.

T ₂	T_1	To	T	Ss	Se	Operation	Description.
		0	8	0	0	CRR-ENR	Teamps external address.
1	0	#	¥	0	1	006H-8KA. 584-58841	Enough to reproviding medicant for past Trainables authors in utest Of the openation)
0:	0	1	1	D.	1	CAR←6RA	Transfer browth adobets
X.	1	0	0	1	0	car+ar	Tensorie from Atock egiste
0:	1	1	4	t	Ý	OWN CHRIST	horsest adden-

Micro-operation > To fitch, decode and entering cycles . the processor unit has to performing to up appearances

zalled milito-operation. These operations include -

t Transfer a word of data from one CPU register to the another

5. Perform the anithments or logic operations on the dada from the CPU registers and store the result in a CPU register.

s. Feen a word of date from appendied memory location, and dead stem state a cold register.

4 store a count of data from a con register into aprofited memory location

Micro-code - The translation of symbolic micro-operation to binary produces a binary video program culted

Microprogram> A sequence of the or more intere-operations
designed to perform specific operation is called

mileroprograms.

Control marriary: A mamory what is part of control unit to referred to as a control marriary. St stores the sequence of relicion operations to be purformed to execute microJustinicipal

Microprogram Sequencer : 3 is a sub-unit of microprogram control unit which presents an

The ment address logic of the acquirers determined the appendic address to be loaded white the control address register. The block-diagram of intercoprogram acquirers that actech on address from four success and rauses it into control address.




Fig. Typical microprogram sequences organization.

Address sedection for interest mining.

Pre-fetching micro instructions The disadvantage of unicoprogram control in that it
results almost operating speed because of the time H topes to fetch
results almost operating speed because of the time H topes to fetch
reside instruction from the control memory. This problem can be
solved by one interior the restriction control the exercise
one is being extracted for this feeting on the execution rims can
be overlapped with the feeth time.

efemblinus, the address of the next relativest using his determined from the status flag and from the result of currently executed micro--mercustion to such cases, per latering of m toro-instructions sensetimes tooken a wrong micro instruction - 60. In such case, the force must be repeated horth connect address which require more domples. -Rardioant.


The part-friehing technique is used to snowous tocaution appeal

Comparison blw hardwired control and micro-programmed

control

S-No	Characterística	Hardsoired Control	Micro-programmed Control	
1 .	Spied	fast	Med	
	Implementation	Marchoere	softwore	
1 3	Реходину	Not flexible	Finible	
lį.	Whilify in hardle large) Emples lastration set	Econowast . Missoult	Eosife	
5	Ability to support opensibly agrees and diagnostic feature.	very difficult	fiziy	
	outyn priesid	physical for entire	Rany	
71	Memety	And said	(India) women suid (RAM or first)	
8-	Only creat efficiency	que les area	ATTRI ARCHE DATA	
3.	that is:	Tise power	case presente	

lopule to generate the institutual quartral eigenals offer execution of each instruction, and algorith to represented schich reset control step country and make it reachly for generation ed next instaction



Advantages of Hardicired Control Unit

4. Hundralized control tanis in fact because control signals our generated

by combinational circuits. The eletion in generation of control signals elepenets upon the new of

It has greater drip cover efficiency since its ever len ones on-onjo

Disadvantages of Hardwired Control Unit

More the control argentle required by OFUs more complix told be the

ditign of tormol sold Mendifications the ecritical signal only very difficult. That occase it regulate reasoninging of wints in the handwere should-94-1101 prestor the orea off

10	Bertjust generation de Control functions	On the basis of legal signal implemented in hardwore	On the book of foundated line. Interprepared to solitoring	Connecto
12.	butrothin act dat	newally sweltr (40 centrus -tions	number of the state of the stat	
13	ROM Also	-	ax to lok by 20-il and the mice instructions	

Hardwired Control Unit :- In the hardwired control smit. was fixed logic circuit to inter-

- poet Instructions and general central eigenals from them-In a translusived control unit, all the control signals are generated by the ford some device.

The fixed tools circulate use contents of the control step ecounter, contents of Instruction resister, contents of the condition code glas and the external input signal. The fixed logic circuit bleck uncludes combinational circuit (deceder and encoder) ethal generates the required controlled eutputs, depending on the state of all the inputs.

The instruction decoder decodes the Instruction Idaded in the to IR If it an e-bit rigister then decoder generalis 24=256.

Lines, one for each Instruction. Seconding to the code in the IR, only one time among all outful tion of decoder goes high that is, I and remaining lines one

The exept elected provides a separate affinal when for each step. Hime In a control pequence.

The encoder gets the lopest from the instruction seconder, assp decoder, extremal legues and condition coses. It was all these

a. It is difficult to correct mistage in original design or adding mo geosure in existing design of contest unit

Microprogrammed Control Unit 1 Software Based Control Unit

Mirmpagnanhing is a method of control eneit design in which the control signal selection and sequenting information a atorid in central summary.

"The control algorial sto be activated at any thru, which are apecified by a mikroinstruction which is tetched from control mumay.

The miler prepriets and stored in control marrory and their addresses and generated by microprogram sequencer

The compounds of interopregions control unit works together an follows-


- A The control address register (suffe) holds the address of most milan instruction to be untaid-
- Every time a new distriction in loaded John TR

3 Wen readies in available in control address register, the Ampuento Lasura READ command to the control memory.

is suffice assume of READ command, the world from the addressed Location to mad into the union instruction register.

r. The UPC is then automatically incremented by the check.

s. The content of interminished anguster generales control algorithms. solith and elethered to invitable position of processor In Who opered sequence




Micro Instruction: A Such sound win the control mornory is a militim instruction which specify the control agraph to be activated to professe one or more micro-operation And sinetruction street control othe death flow and sequencing in a processor and a more fundamental closed of traction and tra ction in known as mikin hydraction. x of miles instruction is useally consist of 4 parts x

milero-Jouanniction Easts Unit

Vertical Micro Instruction Org " : In contrast to, the horizental micro-programming a higher

degree of encoding and variable format can be applied hother Millable microprogramming organization with the help of vertical organization, we can millimize the length of micro instruction as well as prevent the length of miler instruction from being streetly affected by the increasing memory capacity



\$.Nz.	Merizantal p programmed CV		WHAT'M bedaming to
*	It supports stonger cartor word.	5	31 supports the Att touries were.
2.	H album o higher digner of parallelism of chares is no even in Control Signals are	B.	of allows a low digite of parallelism is the different perallelism is either a med
	erabled at a Hore. No additional inequiates is veguined-	3	eficial triangular for the species of the species o

A micro indirection in scannelly consists of your parts-

(1) Micro instruction field denoted on Fi.E.F.

(#) Continon branching (Ct)

(a) Bronch Held (BK)

(6) Address Held (AD) The guised format of miles-instruction in as follows:

后后白棚角

Jechniques of grouping control algrads / List 2-techniques 1 Difference blw Horizontal & Vertical Micro/

Types of Micro Instruction

The greening of control signals can be done waiting that Afterning their

Yellfall Mico Instruction Organization

Hurizontal 19km instruction organization

1. Morizontal Micro Instruction Organization: With the help of clanded binary format

not can represent the control algorith the transcental milero--program. How in till encoding its needed an control rightali-

A higher degree of poveralleliant is provided by the howizental organization.

With the help of single control point, each bit in identified in the hanzterful microprogressmona

H is faster where sections micro pagament cand tin't

to north address to the see of vertical mere-pregrammed carried unit.

It is almost they a hextrontal miles programmed every unit-

\$1 in more finite those of horizontal total programmed carried with

Execution of a complete soutraction

As we know that for performing any micro-operation, we have to follow instruction exist treation is a sub-cycle of Instruction apple.

Let us find the complete control sequence for executive of the Instruction ADD Rs. R. . This instruction acids the contests of vagisher R, and the contents of transpory deceation appealified by the register his and after result in the recentry distration pointed by Ro. To execute whis instruction, A to necessary to perform following actions -


s. Felch the instruction.

a little the appoint firm mamony location painted by Re.


a Autorn the addition.

4- Store the result mannery deception pointed to the Ro-

Selo.	RISC (Between Industries See Francis	(1) CISC Largery instruction for
í	Multiple register sets, often consisting of more than 256 registers:	Single register set, often con- -alating a to 16 registers took
2	Three registers operands actional per instruction (for Example, and K., R., R. Essite, and de	Bue or hot register gerords advantal por instruction (for example, add lists)



for feeform the anithmetit operation (Ac+ 61) + (C+51), specify a positive configuration to many out the task that the contents of all registers in a pipeline for 1=4 through 6



Hyson Apollobic processing

Stage f: K. + At

 $\beta_{\rm s} \! \leftarrow \! 0)$

e-cr Ru-Dr

Stage 2: Rs = Rs = Rs Rs , Rs =-Rs = Rs

Base 8: \$7+-- \$5+\$2

Pepelining: The steam phestining refers to the stemporary overlapping of piecesing an

To achieve pipelining, one task mass to advisted into the sequence of rub-tuk, each of which can be executed by specialised handware.


Pipelining is an implementation sectorique where mustiple automations are availapped in execution.

The computer pipeline is dividual in stages, each stage completes a part of an instruction in possible.

Pipelining is a technique of decomposing a sequential process unto sub-operations, each sub-process being executed in a special declicated segment that operates controlly with the all other segment.

Pipelining is a process of anangement of hardware components of the CPU. such that the current performance. In Increased.

Meany Instructions will be executed at a time in a pipeline processor its more than one instruction can execute at a time into pipeline processor.



Book structure of pipeline forcesor

Clock Pater		- 5	frage	4		Bruge 1	Stay £ 3
Murcher (1)	€,	Ri		R. R	u Rs	Har S	Kr
f. 5 3. 4.	A A A A A A A A A A A A A A A A A A A	β ₁ β ₂ β ₃ β ₄ β ₅	C . C . C . C . C . C . C . C . C . C .	D. D	10000	C+0,	Д, «В, + С, «В; Д, «В, + С, «В;
5. 7. 8	Rc -	β ₆ -	100	D _C	Ar + Br Ar + Br -	Con Dr G+R	AL+BL+G+DL AL+BL+G+DL AL+BL+G+DL


Tables Constitute of all registres in the physical feet through 6

Types of pladining

1. Arithmetic pipelining. The ALU can be segmentized for pipeline operation in a vanious data.

E furtruction pipelining. In this, a stream of Instructions can be executed by overlapping fetch, decode and execute phase of an instruction eyele.

Each of which processes a specific stack



But Draw a space that dispose for a regioners of stages proper region - scoting the three. Each stage has eight tooks.

Think -	1 2 3 4 5 6 7 8 9 10 (1) 12
Stage 1 Stage 2 Stage 3 Stage 4 Stage 5 Stage 6	Ti' Ti' Ti' Ti' Ti' Ti' Ti' Ti' Ti' Ti' Xi' Xi' Xi' Xi' Xi' Xi' Xi' Xi' Ti' Xi' Xi' Xi' Xi' Xi' Xi' Xi' Xi' Xi' Xi' Xi' Xi' Xi' Xi' Xi' Xi' Ti' Xi' Xi' Xi' Xi' Xi' Xi' Xi' Xi' Ti' Xi' Xi' Xi' Xi' Xi' Xi' Xi' Xi' Ti' Xi' Xi' Xi' Xi' Xi' Xi' Xi' Xi' Xi' X

Ti Jo segment (precent de subjection of against.


Chine Lines a time space diagram for two of processes 4 and it can be demonstrated in 5 min process

Time -4 Singel	8	2	3	ų	5	6	Т	Ø
Stagt 1 Stagt 2 Stagt 3 Stagt 4 Stagt-5	*1."	T,1	-1	76 ³	F.	す。 で で で	T5" T4"	T. F

> fage hit = 10 Vage fault = 23-10 = 13

> flage 144 + 8 flage fault = 23-8 =15

> Page 1111-12 Page fault-21-12



As moving diston in the following, fellowing occurs s

Increasing copacity


Intriasing attens three
 Decreasing next per bif

This , not can key that nowary device at laser level to father to ever Smaller in size as compared to thigher level.


Cache Memory- It is distinct as a very high speed mumary used in computer system to compensate, the speed difference

\$60 dia main intrinsiy actes direc-

of very high speed namery is country with twent to increase the speed of processing the making current program and data available to CPV at sopid mit-




It is also possible to place a smaller tacke blue cache memory and processor. This now eache regions in processor.



LI is faster ticke because it resides in a processor and smalter in size.

Another tache system is the spirt cache that required due cache messories in this cache, a processor will tak one cache to store code and


another are store close.




Memory > It is an electronic circuit that allow data for be stored and retrieve when required.

Morney unit shat communically colors the OD of person as well memory.

The storage divice shall provides trackup storage it known as auxiliary now Minnoria. One made up with register, each register holds letter 2-bit data-back location on mumory in tecningsed by the contress. The total now of the Shat a manney can store In the capacity.



Memory Hierarchy



When other cities were to access memory, the cache of transmined find if the second its found in cache in present as cooke that, if the part mediative in cache than the derived memory stock it copied in cache represent them it was a thin condition referred as cache toiss.

The percentage of accesses tobane the processor fixed one code of data sound it needs, in the cube memory is called this last or this hario.

Que. The application program is a computer system with cache are 400 instructions acquisition cycle poor cache remany and so from main marriery cotton is the first rate of the cache remany operates with and water state and the main numery tess cycle we three will east water what is the one no of walk! state dening the program estaution?

These are various chalge former in each memory such as each size. mapping reconstants. Little size, replacement algorithm and no of words per block.

Mapping Techniques un Cache

Mapping process is a mathed of arrangering information from areas warming to cache warmony. Those are short mopping precess +


- 1. Associative mapping process? /Cornent - Based mapping
- ± Altect mapping
- 3. Set Associative mapping

Associative mapping (Rully Associative mapping) Content Basel

In this dechnique, it make memory blost combe placed into any careto block position as show it no fix block, the morning address that only the flatter word and days

This Jerdmigus gives complete freedom do chouse the eache Jocation in which to place the amenony strick. These the memory apack in the course

can be taled more afficiently-




Associative mapped tache

S.No. Feature	Dinect Mapping	As sociality Phopping	Set-Associative
Mapping function	Sinytic modulo aposition (neutr)	Cootstel-oddresupble monery COBM).	Conditionable of theret and associative enlights, turing a 444 letter med associativities
the of earth for All	1 (cógie)	Number of 35 Str. Linus	telthin no all.
Heathlity	Limited Herboliny dustron (and mapping	Limited Harbility dust to a fleshle, only block on as placed food trapping	pour et 2) contect com plechtly who amount is equint
ферму Мейалам.	Wind Ores the yealth	Full same and all rathe the sandraceoly	Acarching. Sorth faither from spenific set, functined passes white
(Subs. HR Ties)	Faut due to direct mapping	Four due to direct mapping about their direct marphing, but	Modernath, falls, Blue dinest and fathy beautial fet neighby
Case HW Handling	Stimple, no composition for each time	Stimple, no composition for complete dust to compatifiche costs sine or annual alles annual alles annual alles annual alles annual alles annual annua	Hodeword completelly. Jenited compartition withing Act.
Dat and completely	LIELD COME, ATMOSTE FROM COM	Less coust, almpit horstone higher cost, more complex front. Michigal cost and applies	Moderate took and ample -My
Example Det Gas.	Specification of the control of the	Smell to beiddelysterm company particles and a commonly took in modern or the bedone and the common common to the common	Commonly Data in encion procession for a section 2 L. Geralli in and

Direct Mappings 35 is the simplest mapping applicable. In this Archnique, each block from the tries growing than only our possible location in the links organization. To highlement such cocks agament, the audictions in consider two attracts fields - suggest goods, block fittel and day field.

The main distribute of direct map encir is what it processor new to decid some manary electricity from two different pages by the main memory frequently, there entry one of these documents can be lo the tacks as a time. Therefore , not can easy that direct maptacks is tany the implement that it is not itemble.



the DRAM and SEAM Dillounce

Constructed of this copocitors that Jank electricity

Requires a reciseory's every few militi--strends do maintain its dosto.

Interpretative. Slavour d'en MAM. Can after triony bin per min Dusten power Gerander Len heat

that for main aremony Straph Stracture - has a utranslator and a capacitor Mas a typhorologically

SRAM

Counterted of circulti scender to D fet floor Holds its content as larged to power in available

Eupenalie

FLOOR MANDRAY.

Connet More many bideparchies Their more power

Character more hout

Used for cathe.


Complet shurtine-has flip diops.


Hour lower density.


Set Associative Mappings The Set associative mapping in a combine then of direct and associative magning

sk contains asserted grouped by otherst map "lifetys about approprie ou deserted direct may costs in portable.

The disacharmage of direct enopping oil and that word of the wome house. that different this connot the attention of the across firms into implies that coose . As an improventment to with disadvantage, a stand state of










Ques A direct map cache than the following partometers. HOROLA. Cooks Alet = 1 k search this charter = 128 words main memory size = \$7 k sizeds specify the new of black top, word field and block. main throney star = 84k 和門 + 016 MM bit - 15 bits Chechealte = 4K = 1054 Clock state No are-of recept + 100 $= D^{T}$ word aim - 7 bits No-ed Macha - Cacht sim me-of weather plack moved bloke 10-01 Hecks = 8 blogobit= 8 = 23 bloom bit = 3 bits Tag bit = 16 - (7+3) Noved Top below 6 bit Black 10-67

em.

432



Magnetic Disk - It is an auxiliary rumary that provides the bulk of according alongs for readers compater system of magnetic disk is a ution circular technic plate. To is coated with a thin megalitic frim dunally forth wides.

Quint - vil compatitor system that are topical maker engagested in black set an ocioshe recomen with a block per set, Extended perblap The main rutmany wise contains 65536 blocks. How many there are those in each of that tagaset and word fields 36/1/ main memory size = no-of blocks a mo-of woods postly - 85 K * 64 = 80 × 510 × 56 MM alt + QQ bit no of talecho = Cache elec mo of words purblack 4×1004 AV No. ut platin = - 25 Whole bly as billy No of word bit = no of worth - 24 toord bit + 5 bis Ne of nets = no of blocks no of set pur Hock - 54 · 4 bitt TW-of dat bits No-of Tagula = 22-(1+4)

Eliphal information in storal on the magnetic allet by magneticity dis magnetic conjuse in a particular direction consequely disk one relativity simple. Early olist plate has a gest circular shape should


Tag = 10 6 4

 Common plate diameter range ill \$18 to \$.25 Unches. The day windpose of platter occurred with magnetic meaterial.


Started information can be award on the magnetic field by applying current pulse of sustable ste the magneticing coll. The based are addamed to disk are what move all the heads as wrot-

There may be uthousands of cylinder in a disk drive and each tick may contain thumberou of declare.

The atomore appealing of common also duive in in Osgabyte



- Machanical efracture of massestic disk




Magnetic Tape: Magnetic stops it one of the most popular storage medium for large data that are sequen

-tailly accessed and processed. The stops in formed by dispositing magnetic film on a sempethin (the sinties or the means) wide plants stope. The daps without stops is atout in reals eliminar to tape one automatically must as new data for record in the same and

The dispersation is recorded on the style with the help of wadhard -field, although it is relatively permarked and our field large quantity of data. Its stock time in slaw compose with main number and magnifit disk.

In addition, rendom access to recipient ways it about a sometime above than the vendom access in magnitic disk to tapes are not very itemful for secundary strengt.

Tapes are mainly treed for backup for data which is not frequently told. They can were 2008-2006 data.




If an executing program needs a segment school is not contently in white main manners, the requised asymmet is capital from the majo manner content according attrage (supplie), when a must be apprect of a program in to be capital from menion memory it must be replaced another segment (when a mill).


In virtual memory, the address that processor clears to occess other single-them or date out called virtual & legical address virtual memory can be implemented by two methods.

t. Paging

2. Segmentation



fry Windral Memory Organization



Optical Disk. There are three trails types of gottail disk to

1. CD ROM

2.090

a week (Blut-Ruy) I will once lead Many)

CD's can other 700 MB of data. DVD's constant upto 8.4 GB of other and Blue may which is received sectionally of optical medica constitute types 50 GB of claim.


This stronge capacity to a clear echoratige ever gloppy disk exhibit early done the capacity of 1-44MB

Another advantage of their optical media over the profit is that it can used write in those danger due to the devocations

Virtual Memory-

Writing Mirrary etachnique what allow the execution of process that an inst complexity in main manage. To major advantage of the init can evaluate a program interest than memory as well as after of mullimy number.

when a program day not completely git into memory, it is divided into adjusted. Algorithm which are currently being encured on text in main, memory and the remaining agreement an arrest in the secondary always.




Address Translation in virtual Memory (Mapping process un virtual memory)

H devolves the planes.

s Segment Thanslafters


a Rege Translation.

Segment Translation is A logical address consist of a selector and offset, if selector is the content of studies—resint registers Every registers beliefly has a linear base address associated soith a depoint distribute of selector is used its paint a descriptor for the segment in discriptor table. The linear hase address from the descriptor is added to the opput its general the linear address. This process is homeon as segmentation or segment stranslation.



Ruge commutation is the second phase of adding Page Translation stranslation, 4t transform a Unior address

gravated by agment annihilation winto physical address taken paging to enabled, the intear address to tropen thate a without page no and page of set. The physical page no is not changed the no of how in the page of set decides the page with



(1) First in First Out (+1+10) - PIFO replace the elect page to the mumory based on the orbites in which

pages search were frought don't the memory

It was a simple quant data structure to peep track of the order to

which pages ever toused. white easy to implement, FIFO may not always penform well setting of playe this vime

Belady Anomaly. As we know that when we increase the frame tire, the page fault decreases and page hit

As per Belady's conclusion, in a PAPO algorithm for a certain appeara of mammay separatives for a certain item period caters we increase the from sist, the tage foult also increase. This corl become known on Belany's Amorraly by Consider the following memory suspenses sequence 1.2.3, 4.1, 2,5, 1,2,3,4,5. Explore that about

infound auffor from belody's anomaly. 4 1 4 5 1 2 3 4

445555 11111331

3 3 2 2 FrameSize = 3

Page flit = 3 Page fault = 12-3 = 9 Frame size +4

1 1 2

Page fault = 10 Asge Monce it suffers from selectly's animally because schon we strument Memory Management Hardware

of morning management system is a collection of handward & destroom procedures for transacing the marieus programs supplify In the manage Memory management system is a part of art operating syntem in computer. A collection of houding to companion consists of mimory management renit.

The four compount of memory management unit are -

iA mechanism for dynamic etcrage allocation and dealbastion.

"A mechanism for alterning common pregram attend in mamory by different wer.

ul mechanism for protestion of information against unautherhad accent his must cred preventing these from changing operating ayatım fundices

Memory Protection


Hemony protection is done by associating this with the Each page. Thus but one kept in page stable. A pocketion bir con obtains a page to be read I write, read only as histoira.

Protestion with our we checked to welly that sumbor, now operation is done on maderity Especialist a page in moved growners block to amother 11 would be necessary its syndate the block protections.

Page Replacement Policies

Page Applications at Policies one attracegies need by opening system to detail which page to remove from murmony whilm those is a page Yautt. Common policies includi-

FIFE (FIRST IN FIRST COST) IRU (Insut Recordly Used) Systemal Page Replacement



(a) Least Recently Used (LRV) - LEV replace the page that has not been texted for othe langual first.

It depends on the principle that pages other have not been used recently are less likely sto to used to the near fature.

Epitimal Page Replacement - Optimal Replacement release the page atheir will not be used for

the denger period in the fictions

It somes at as a theoretical benchmark as it requires knows

-ledge of this future page parenes It never suffice from Belady's Anomaly

Thrashing - Thrashing in computer system rejeas to a adjustation where a computer's performance obsept asymptocently that to be combine accompling of data this the main training one secon-

This occurs when the system have tright degree of multiprogramme-ing, coming it to spirit more after moving that his murnoy could storage storn actually proceeding dark. It (ends to also) down in puliformores as a system strangeles for money research +101 -

Reasons of Thrashing

Throwburg cours when a system is aventanded with the many fault or processes, and the demand for physical memory exceedingly available RAME. THE COM Toppen due to a

Insulficient Physical Memory: 34 there is not enough RAM to Margelle and consumeral processes the authors flow

to depend on swapping data blu harm and the thousands.

Snefficient Hemory Management- Poorly applicated memory management algorithms are contribute to abroubling, the age if the weatern frequently across an and and Jorge champs of date

unreclessivily, it can lead to performance degradation.

the Evercommittings Allocating more virtual numery man system. can practically handle result in throughing . When the system that so fulfill the excepte demand for visited membry. it appeads more time of hosping-

Solutions of Thrashing

to sembre or present disouthing consider those aslations -

@ Shorrous Physical Hamony

Opinius memory will

Vice efficient paging adjointhm

Adjant precent prisodly (3)

fixed purtommitting respectives 89

Monitor and turns system performance

(and dex yeard state dainer (860) Seathern Seed

> Count of maltiple descents

Locality of Reference :- Locality of reference is a principle In memo soon a natur bate dispersion trate trater approximate none acresses a particular memory docation, it is strong to access to

This psinciple is sued for optimizing the performance of computer system when few proceedures, line of codes attest repeatedly call each office. instructions and deside Hoodised in eath municipative & referred to as decoully of represents.

Those are two main expect of decodity of reference-

Temporal - The semporal wears that a secondly escended huberolike a sipaly to he executed again very earn, this tempora argest of Jacobity of reference suggests that whether an instruction or clute in fact areaful it should be prought into the each encouring and it phound remove obers, with it is needed again.

2. Spottal - The apartal muons that distructions alread nearly the recently executed instructions are also trively to be execut

The spectral aspect suggests that instead of bringing furtions what we the form the memory it be cought + it is color to bring many instructions and rockle at adjacent address as well.

2-D (2-Dimensional) Memory Organization

The general block diagram of memory organization is Minney with Endista list-2" words Ti west with per count ♥n.data autput linki

Associative Memory (Content Addressable Memory (CAM)


of mirrory would accessed by the content in coulted your auctionine memory or content addressable mumbry (CAM). By using the time exquired to find an object in municipal can be reduced

In CAM, the nursury is organised in such a way that the data while senies as the dookup keys

This enables guide much and comparisons.

In a filled diagram of an associative mirrory, consist of marie of varray and the make tagle for neut words.

The augument register (A) and very register (K) each have n-bit per count. Fack coppet in murmory is compared in parallel with the content of argument regulater. The secret athat makes with the word stend in argument register set a corresponding this. In the match regular. Throughte, reading can be accomplished typenpunical moust the morniony for those counts to have corresponding this dritte match regions find from set



lighter there are producess limit, thin we can access for socialis In 20 KAM organization a RAM of 2" +m white of mimory


words of m title tach.

If then a monopolist decoder of size $n+a^n$ to select only and q

form raw (memory word) hove m eviames (one tolume for each andiviolated total

In 2D RAM organization, boudwhere in freed.

H requires more no of dopic gate. It is more complex because of dange no of white and gate.



HOW , NO LUE I DESIGNATED MAK and MOR MAK holds one addiess of desired Itotalian frem where it have do perform Reed operation or sot have to write memory word in memory. Mak fether all corresponding this from memory. In read operation and for put the corresponding with at posticular add new which in authors in MAR.

the social facility from society from this fluorists than sor how to suc m's love decoder soules consider large no up gots, execut become complex. This obsauback is violated in 2-5/24 Wash organization.

2 1 2.5-D Organization In 24-6 organization , the no. of archess lines and adjusted into approximately equal what, one for move relect and another for column stilled displace, In a D RAM, houdware is untilible It requires den no. of degic gates became of dess no of gates areast Perences dess temples. 388

Sentend of ruling one decoder (\$452), we selve the considers, one for restablished and another out to column detection on above diagran THE WELL ESS I desired for The Southern and Day for column whiten.

ħi

Occordin

delumer selled disadn

but we consider. If we pass addition the in now decoder accoit enables free row of memory regreted and on in column ducates when it astrilates first column, finally five word of mamory layent will be activated.

Speedup and Amdhal's Law

deteday fine telett

state orași

Amothal's haw it sweet to calculate the performance gain that for he obtained by improving norms pention of a comparer.

It works that I'm performance improvement to be sain from wing name father mode of execution is limited by the traction of the time the factor made can be auto-

Speed up (performance improvement) della certieus much forier a wask can be recouled tuding the machine total the enhancement ou compared to the original machine at its defined as a

Speed up a performance for earlier took wing to provide tracking purposerance for mobile full using empiral marking

Speedup =
$$\frac{1}{\theta \cdot \theta} + \frac{fk}{c}$$

solute Fr - Fration Inhome Se = Eport up inforce UNIT 8-05

INPUT / OUTPUT

Input Output Interface . Input Output Interface encodes thorness of data this Internal Muniger and extern -rial input-outed desice.


Supert occuput lokulace ili o mechanism eshich provides a communication path No processor and psylphenal devices.

The propose of our of Input output interface is to resche the differences him the CPU and periphenal devices. These differences ONE +

- D As periphenals are electromagnetic and electromechanical devices and CPD is an electronic device, algual convocator becomes necessary whenever required.
- Au to difference in data dranufer rate synchronization of peophorals with the OU may be sequired.
- State codes and formatic of each peniphenal is different than CPU, a standard conversion is required
- 1) The operating modes of all portphenous are different. Thus, each of the poliphorals connected to the CPU should be controlled so that the eperation of the pecipherale continue without any disturbance

(M/12/23

PRSMIT CLASSES



Ap 10 processor can fetch and execute the own instruction. The I of supposes mutt' processing environment. Jop and cov can do processing aimedianeously. IDP does all wicek Involved in 210 Jonester Including Review askep, programmed too and tith operation

* Communication 644 (PV and ICP

The appeared of operations commed out during CPV and IOP Communication are-

- CPU chicks the existence of the path by sending an instruction
- In response to this, TOP peak whe states word in the memory Shoring the torolition of Ith (Eury, Ready 6th.)
- 3. CPU chiefs the status word and if all conditions one OK . A sends the fastruction do stort \$10 stransfet; along with the memory address whom the Ital program is stored.
- After this CPO continue another programs.
- TOP thus conducts the \$10 transfer turing DMR and proposes
- On completion of 510 dranifer , 200 sets sends an interrupt request to the coto.
- "The two responds do the Enterrupt by Searchy an instruction do ned the status from the IOP.

The Alahu Indicates condition the transfer has been completed or any error accurred dwelving who character.

Junctions of 110 Interface

- The input locatout interface encodinates the lieus of data his informal and latternal attorage or division Attached the control timing algorals
- 2 Processor Communication: deet communication inscired different types of communication

Algrada Afait and --


1 Centrel highals femprecessor do \$10 interface

Exchange of data blo processor and I/o Johnston.


- Recognise the surthular I/O among vandous £19 devices
- Device Communication. The 210 interface must be able to perform device communication which. Involves commondy status information and date
- Sata Bufferings 44 24 also an essential task due to the defference of speed (data dransfer rate) of the peripherali
- Error Detections the Ito Interface is also responsible for mor eletection and reporting do the processer.

Input Output Processor

The Input Burport Assessor (sep) has an ability in execute 270 Intractions and execution of 110 operation. The 110 destruction are attred an realin reamens? When imput output dressifie is required the CPD Julyadia on 200 transfer by bestruding on 200 stonard to execute program stored in more memory



Ag571 Block diagram of a compater with 110 processor



Pla 572 CPU and IOP communication

Asynchronus Dato Tronsfer

The data immufer the two Independent walks by Eugenea clock or opened day in known as symptomus data transfer.

When both independent write one turns their own private dark for data stronger than II is called asynchronics data transfer.

Two motheds are used so transfer data in asymptocomes method the suce ladependent units-


- r. Shote Orntrol
- a dlandshaking
- Strobe Control :- In strobe curried asynchronous data transfer, a single curried line (strobe pulse) is said to single curried the chronifer has so occur.
 Sindicate do the other sunit when the averager has so occur.
 Strobe Control :
 All the strobe signal may be activated by either sincheource or dulination sunit. There are stoo methods of stroke control.

s. Courte initiated strabe control class transfer

In this the sticks algoral informs the destination unit areas the valid data. It aradoble to the data has an from the essures smit.


The neuron unit fort places the data on the data has after the


data neture than source activates the Atrabe pulse. The drope algorial and slave remain is active make for a sufficient time to address the data. After that strate in Stratilization unit so movie the data. After that strate in Stratilization and Accurate removes whe closed from the data hus.



. - Source imitiated data transfer using hardshaking

In this mathed, sowice unit sinistates and data interpret by placing the data on the bost and enabling its olate valid signal. In response to this, the destination unit accepts the data and it sends data accepted (astronocleagement) signal to the assured write. The source sends than disables its data valid alignal and cleathnation and disables data accepted olynal and the system goes white the interpret of the






z Bestination initiated strobe for data transfer

In this case first the destination unit actions the strose pulse infor-


The source unit response by putting walls date on the date bin



2. Handshaking. The disactionness of the control method in what the source unit that initials the templer that no older whether the defination unit has actually accepted the data sent by it. Dimitarly a destination unit that Inditates the drawing that no data souther the counce unit has actually placed the data on the bus. The translates method solves the problem by Introducing one as more stonal called Act nowledge translates. The argumentage should problem the introducing solves for a reply to the unit what Indicates the client characters.

-:- Aestination initiated data stransfer using handshaking

How, the destination write activates the two data against when it is ready to accept alots from sounce unit In response to that, the sounce unit places the data on the bus and initiates the data walled algreat. The dustination unit there excepts are data from the data has and already the ready for data algreat. Then the data has and already all ready for data algreat. Then the accepts unit disable data valid algreat, of for that pastern goes to the initial stage.



Interrupt :- An interrupt is a process which selfould the processor the supposed the correct execution and Supposed streething

or internal request.

Supercept its the algoral which diverts the concentration of configure one program to another for accounting

An intraspt can be provided to the processor in following theoretical

- 19 Internally by an identruction of a program.
- Externally by any perejournal devices.

Interrupt Handling > The comment of an interrupt course no. of events both in processor, touchome and east-

-worse following sequence of wints occurs-

- Dealte Januari on Interrupt Algoria. 1
- Processor finishese completes the consent instruction begans responsibly to the introupt
- The processor checks the interest (1)
- Processor Anomaform the control to the interrupt after eaving the infor--matter of the surrent encuting program in the register culted program status wood (PRN)
- Processore parculais die infermpt.
- when different processing is complete, discound importantion in 0 retribed from the PSIAL results recorded execution becomes (6)

Software 2 Hardware Interrupt: The Interrupt April personal from enternal daylish and 110

alkalicas are model interrupt the CAU solute the enaticulations are associly in known as therefore untrough.

Hostware Interrupt can be internal (Phrisigh mitroprocessor) retornak (poelphred direkti).

What interrupt alfred generoted from Internal devices and actions programs must be access any system roll other, software interrupts are present

Software fetersuply arm be orbided into uson typeo-

- a Hermal Snikmyt
- D Brospfrons

Markable & Non-Markable Snierrupt - Some interrupt request are required demuderat response from:


and processor either sendous domage may ceaux. They are programmed as non-markable Interrupt exercible interrupts

derive interrupts area regerred as most public or distrible Softmust because they may not be responded formulately or possessor may refeat it-

Vertor I. Non-Vectored Interropt . Sn a vectored interrupt, the breach address is assigned to the great location

In a non- sectored interact the course supplies the because beforenation to the CONTRACT.

SNo	Vectored intempt	Non-vectored interrupt
. 3	Vectored interrupt and those tetropol that generates the interrupt require description	tion-vegenic distinguist ages about in which writes address in met pre-definal.
	Just alreely to me processor testered belongs for marriery address.	A new-vectored fritzaget als not have memory address.



- a Markable and the welfable Interrupt
- 2. Victor 1 con sectored to range

webself interrupt how Uned vivinery tocation for Ironifer of control for mormal tribution.

The vectored followapt alleans the CPU into the able in premise econom ISK to comy out in activions.

Response where its low.

4

TRIMP is a rectived intercept.

Mon-Michael Swiftmaps do not have first memory societion. for includer of control for normal associon.

schun à inon-vectored historique terrined , it fump into the program escenter to flace addust in hardware.

Response time to high.

INTE in new-vectored Interrupt.

Modes of Iranafer

There are three modes of transfer-

- Protommed 210 drawfer
- Siterioph initiated Ito streeter
- DMA (Direct coursely Acres)

Programmed I/O Starifer: In programmed I/O drawfer, each data strongfor in inflicated by an

Justicición un à computer program.

If any computer system I/O operation are completely controlled by the processor then that system is well to be suiting programoud Tro.

When such a dechrique is used processor executes program that untillots, client and forminate the 100 aperation, includingstraining device status, stanting a resed or with the command and thangering the olde.

St in the complete responsibility of the processes so , processor requires constant remitoring of the input outcast sinterface and Tot-

No either days will be performed during the data drawer, if is a fine consuming process, it peops processor busy.

Difference blw Serial and Pavallel Communication

Serial Communication

- Bata drousmitted sentally cone ble at a time.
- · LOW Apred.
- · If has eight transmission time.
- Stated aurmanization atomat have any crossfully problem.
- · Less expensive.
- . The handwidth in higher-
- Serial communication described earn teerps of high frequencies.
- If it not affected costs make problems.
- St control languistance white compared to passiful communication.
- <u>Perceptor</u> Serial communication that a computer and modern.

Parallel Communication

- Lata is transmitted parallely, all bits at a flac;
- High Speed.
- . It has multiple statumbabin lines.
- familiel Communication may true translate problem.
- · More expensive.
- . The bondwidth in lower
- Brallel communication may not with property at high friquencie.
- # may suffer with wint problems.
- # 16 used for short distance
- female finally termination bis a maturboard and land disc.

Anterrupt Initiated I10 Tronsfer


Three consuming limitation of programmend I/O is developed by sinterrupt facility. In the mean time, the processor can execute another program, when the interface determines, on device in many for data stronger, it generate on interrupt request to the computer. On detering the external interrupt, the processor expert executing programs and some the Iro transfer.

edition this servicing to completed, the processor would become enactly where it left off

AMA (Direct Memory Access)

toren large amount of data are to be transferred, the reast efficient technique in known as DMA.

DMA is the rectangue for class transfer the internal Emercal exprane or processor and positional without intervention of an



fly: BR and BG signal in DMA

But Request (BK) singuist it used by EMA controller the regress the processor in give up the bus control.

has Grant (1867) Is an austral from EPD stafferon experned DMA controller the Mater of house.

Difference blw Programmed I/O & Interrupt I/O Transfer

Programmed IIO

In programmed ITCs processor has the charle tech ITC divide in sequence and h effect 'task' each one. If it reads communication with the processor Talk charleng als achieved by continuous politing cycle and tence processor comput execute when similaristical in anguina.

in Implemented editional Interrupt hardware exposit-

th downet need infled teather of Mach.

Enough politing processor is two and strongers, those sections and doors rounted effect on system throughout.

Bywire throughput the treases as to-of-ITO deutes sourceful inthe system trespects

St does not depend on interrupt stores

Interrupt 110

total asynchronous legan to need to tell the processes that 210 dayles needs to service and bases processor does not kase to chick soluther 210 dayles needs it secrets or not

3- It needs sindical readon of dock

In interrupt obtained to the processor is allowed to execute the Southwestern in Adjustice. Once and only stop to strate 200 clavice when it is till to do so by the device theilf. This increases is a superior throughput.

 System utbroughput desired observation moved Tro devices connected in the system.

6 thereupt must be cratical to pecus antenunt drives To.

In 1994, burst stansfer, a black sequence consisting of no ofmuna, words to stransferred in a continuous while the syste controller is the tracker of munay.

See See cycle strailing method, which allow the DMA controller to transfer see data word at a time safer that it must rehave control of busis so he cre- How, DMA controller steads" one number of yells from processor."

- de Orth Controller DMA controller requires a circuit of and distribute some distribute some and disput some distribute distribute.

It consists of an address register and cored count register. The address register and address stores are used for direct communication with memory

A word count register specifies the no. of words that must be chansferred. It is detremented by a offer each word in transferred

The address register contains an address of dished Anathon in memory. The address bits go through the huffer and the address buses.

Control regulator appetitus of orangen.

"The registers in term and selected by other processor through address but by enabling as come debut) and RSL Register Select) from the register select)

The ROCKend > and WR (Write) Lines are bidirectional."

When Bly=0. The processor can communicate with the broth register strongth the dater has to read from or write to the print registers.

when abject, the present gives up the eastest over the buses and DMA can communicate directly with the memory.




Fig. Block allowers of and controller

AMA Transfel - When the peripheral devices send a first request to some controller, first controller settleases BR

Line and the protector responds with the Big Line Informing that the busin the "distabled or activated when, Droft puls the current value of the address has initiates to a wife clima and sends or test activated devices that the peripheral devices the resolving a DHA activated devices the Tro strong pass a word in the data bus for initially or receives a word from data bus. For final Thus, the peripheral sufficiency or receives a word from data bus. Other final Thus, the peripheral sufficiency intervention.

Serial Parts of several port in several to dramamit freezeine obeta.

Levelally vie one his as a time. A key frequer of an interface circuit you a serial port is that It is expanding from communicating in a bit serial morner on the device aids and in a bit parallel on the processor able.

Parallel Part Parallel point is seed to word or receive data traving group of bits (eg. abit to 16 bit) at a direct

- Input I Output Channels


An III channel that a special purpose processor. This processor that an ability to execute I/o destruction and it can have complete control over the I/o operation.


The Iro instructions are stored in the main memory, when Iro stronger is required the CPU institutes an Iro transfer by instructing Iro channel to trease Iro program, stored in the main country

"Those are storotypes of \$10 channel-

1. Selector Channel: The selector channel controls multiple high appeal abutes at a lector only one cluster at a


wine and does computer. Each destite is handled by a controller or





Input/Output Port - of a imput/evaput introduce consider of circuit required to connect on 1/0 device on the bases.

On the encode of Interface, one two Manals for address, data and nontrol are required. On the other side, show is a close path with Its sometimed controls to transfer data bits Interface and the 210 device. This is called a part




By to fluxulate components for connecting a technology of processor

The part aim be classified as a could part and parallel part.

2. Multiplexer channel - of multiplexes connect on hondlescotth 210 multiple devices at the sages time.

A multiplexen channel don the sime multiplexing and townships with 210 controller in an alloted they not.

In multiplexer channel, difficult divides our have difficult speed devices.



Difference toko Asynchronous & Synchronous Bertal Communica-

	Carlotte Committee Committ
1.5	Transmitters and receives an not synthemical by cloth-
2	Bits of clases are disconsisted.
	at window take
3	thanacter may asoube at any are at resister
90	Anta Fransfer ils character ariental
6.	Visit in low-appeal stransmissions at commet speed stem than solution

& Syndronous Arrist nava."

Syndromen serial comm* Transmithe and receives one synchronized by deep. Bate bits are stronomitted with synchronized on place; Chanaster is stocked at Constant rate. Som stronger law plan to block Used in triph-speed strono-

-minutions

stant and stop hits are required to satablish acronumeration of each character.

stant and stop his are not required attentiablish adversarileston of each transactor; beautied attentioned to brought the data trees.

Exceptions - In intercupt in an except start community execution of one program to be superiod and the execution of another program is started.

"The term "exception" often used to refex any event that could an interruption. Hence, Too interrupts are one example of an execution following are the different letres of exceptions.

1. Recovery from errous Vaselocus Jeanniques are available which ensures the proper transfer of conjuner

handware. For ego fin their checking code, is inclinated by many computes in the main manners withhallows detecting errors in stand date. In must of any error control franctionne distects it and information processor.

The processor may also sintempt a program of it detects an error or an unusual corolition while executing any instruction.

For An attempt to divide by 0.

 Althoughny's Veretteer Important exception is used as a support in matching programs. System stoftware valuably Includes a program active debugger" which holes the programmer so find errors in a program.

 The desinger time succeptions to provide two important facilities outled their and lessy points

Standard Communication Interface: There are many alternative for

pullation for execus communication, in a compager equition (


So, posserved computer processor is posserted on the mother.board Processor require high speed connection. The market board provided possettor
but that support vocations districts.

The two house one connected by a circuit control bridge

There are various muraler of standards descloped for him Expanders.

See PCI (Perfebrual Companies Soferconnect), scal (Amall Companies System intropos) and USB (Ontersel sental Bus)

PCI aterdand is used for expansion but on the methodologic SCSI but its tagh speed parallel bus interested for dealest which wild the large amount of data transfer and in used for arrival characteristics to fulfill the reeds of double dipe beyond mouseest.



[Standard Communication Interfere)

behilling exceptions—To protect oth operating system from history corrupt

-ted by the cases program, contain instructions can
be exactled only while othe protector. It is the inspection made.

These characteristics are called partilling instructions.

Priority Interrupt

A priority interrupt in a system that extensishes a priority creation was secured was secured as a secure and the same time.

A priority system is a constitution of hundrane and software security.

friently Introduction or resolved by dialog Chaining Approach.


Daisy Chaining approach > This is a sectal connection method.

The device having highest privately is placed

tint and follower by lowest priority, when more than one interrupt request on greatested at a time, the processor responds by enterrupt acknowledgement that

This algoral is received by direct out its FIT Privity In). The arbonousaddressing algoral do possess to one ment obside almough POSpokerty and) only by alless to its not requisiting for interrupt.

If deutes, from any next device by procing a in to. (Pa-a)



Difference blw I/O mapped and Manory mapped I/O of 0006

SmNo. 170 Mapped 170

- ± T10 device in tricked or on 370 device and bence given on 370 address
- I/O divide from on flow 16-bit
 I/O address.
- To dade is given TER# and TOW# worked Algorith
- Decoding the environment to tener assistant float.
- 5 Peccelling in chapper
- E wierfu faster dur to less distingu
- γ Δίξουν mos 24/6 65'5'8 2/0
 abyto.
- Tro cludes don only be accessed by zer-had OUT fruithering
- CHILLY ALL /AHL /AK reglation to make uto transfer class with the I/O
 Marke.

Mumory Mapped 270

210 device is historial live a training about and before gives a memory address.

IIO device has a soli? Interpry address.

zio device la giun HEMPF and MEMW# control digradi

directing is more completed as the more additional lines.

Decoting is more expensive.

Hore gates add more delayations,

Albush many more Ito druko nu Ito addressku drenov to blik

ters devices correct heaterstat turns they enemony introduces.

Any register can be sued to example data with the Zro Bulko