



DLD - complete - full notes

Digital Electronics (SVKM's NMIMS)



Scan to open on Studocu

→ Decimal

Base - 10

Digits (10) - 0, 1, 2, 3, 4, 5, 6, 7, 8, 9

→ Binary

Base - 2

Digits (2) - 0, 1

→ Octal

Base - 8

Digits (8) - 0, 1, 2, 3, 4, 5, 6, 7

→ Hexadecimal

Base - 16

Digits (16) - 0, 1, 2, 3, 4, 5, 6, 7, 8, 9 → decimal

$$(10)_{10} = (A)_{16}$$

$$(11)_{10} = (B)_{16}$$

$$(12)_{10} = (C)_{16}$$

$$(13)_{10} = (D)_{16}$$

$$(14)_{10} = (E)_{16}$$

$$(15)_{10} = (F)_{16}$$

Conversions

i) Decimal \leftrightarrow binary ($D \rightarrow B$)

$$(55)_{10} = (110111)_2$$

MAD
LSD T 0 → LSD
By 2 13

Digit in decimal
Bit in binary

$$2 | 55$$

$$2 | 27$$

$$2 | 13$$

$$2 | 6$$

$$2 | 3$$

$$2 | 1$$

↑ Least significant bit (LSB)

↑ divide by the base
of conversion you
are doing (by hand or
on calculator)

2) Binary to Decimal ($B \leftrightarrow D$)

eg. $(11001101)_2$

{ * Multiply each bit by power of 2^k }

$$(1 \times 2^7) + (1 \times 2^6) + (0 \times 2^5) + (0 \times 2^4) + (1 \times 2^3) + (1 \times 2^2) + (0 \times 2^1) + (1 \times 2^0)$$

$$= 128 + 64 + 0 + 0 + 8 + 4 + 0 + 1$$

$$= 205$$

ans. $(11001101)_2 = (205)_{10}$

eg. $(1101.101)_2$

$$(1 \times 2^3) + (1 \times 2^2) + (0 \times 2^1) + (1 \times 2^0) + (1 \times 2^{-1}) + (0 \times 2^{-2}) + (1 \times 2^{-3})$$

$$= 8 + 4 + 0 + 1 + 0.5 + 0 + 0.125$$

$$= (13.625)_{10}$$

3) Decimal to Octal ($D \rightarrow O$)

eg. $(70)_{10}$

8	70	
8	8	6
8	1	0
	0	1

$$(70)_{10} = (106)_8$$

4) Octal to Binary

eg. $(968)_8 \rightarrow \text{invalid}$

eg. $(436)_8$

$$(0)_{10} \rightarrow (00)_2$$

$$(1)_{10} \rightarrow (01)_2$$

$$(2)_{10} \rightarrow (10)_2$$

$$(3)_{10} \rightarrow (11)_2$$

$$(4)_{10} \rightarrow (100)_2$$

If no. of bits $\rightarrow k$

Then no. of combinations

as $2^k : k \rightarrow 2^k$

$1 \rightarrow 2$

$2 \rightarrow 4$

$$(000)_2 \leftrightarrow (0)_{10}$$

$$(001)_2 \leftrightarrow (1)_{10}$$

$$(010)_2 \leftrightarrow (2)_{10}$$

$$(011)_2 \leftrightarrow (3)_{10}$$

$$(100)_2 \leftrightarrow (4)_{10}$$

$$(101)_2 \leftrightarrow (5)_{10}$$

$$(110)_2 \leftrightarrow (6)_{10}$$

$$(111)_2 \leftrightarrow (7)_{10}$$

Page No.	/ /
----------	-----

Every octal no. is represented using 3 bit binary

eg $(436)_8 = (100\ 011\ 110)_2$

eg $(756)_8 = (111\ 101\ 110)_2$

5. Binary to Octal

- * Make group of 3 from LSB. Then add 0 to complete the set of 3 if any gap is incomplete.

g. $(1100\ 001\ 111\ 010)_2$

0 0 1 1 0 0 0 0 1 1 1 1 0 1 0
1 4 1 7 2

Ans: $(14172)_8$

g. $(7AF3)_{16}$
7 - 111

A = 1010

F = 1111

3 - 0011

~~Ans: Ans:~~ 11110101110011

g) Decimal to Binary

$(121.35)_{10}$

$(121)_{10} \rightarrow 1111001$

$0.35 \times 2 = 0.7 \quad 0$

$0.7 \times 2 = 1.4 \quad 1$

$0.4 \times 2 = 0.8 \quad 0$

$0.8 \times 2 = 1.6 \quad 1$

$0.6 \times 2 = 1.2 \quad 1$

$(0.35)_{10} = 01011$

$(121.35)_{10} \rightarrow (1111001.01011)_{2}$

only consider digit after decimal

$$\begin{array}{r} 2 | 121 \\ 2 | 60 \quad 1 \\ 2 | 30 \quad 0 \\ 2 | 15 \quad 0 \\ 2 | 7 \quad 1 \\ 2 | 3 \quad 1 \\ 2 | 1 \quad 1 \\ 0 \quad 1 \end{array}$$

* Binary Addition

A	B	Sum	carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1
1 + 1 + 1		1	

8 ^{MSB}
 1 0 1 1 0 1 → LSB
 + 1 1 0 1 1 1
 1 1 0 0 1 0 0

8 $(43)_{10} + (54)_{10}$

$$(43)_{10} \rightarrow 101011$$

$$(54)_{10} \rightarrow 110110$$

$$1 0 1 0 1 1$$

$$+ 1 1 0 1 1 0$$

$$\underline{1 1 1} \rightarrow \text{carry}$$

$$1 1 0 0 0 0 1$$

$$= (1100001)_2$$

$$\begin{array}{r}
 & 43 & & 54 \\
 2 | & 21 & 1 & \uparrow & 2 | 270 \\
 & 10 & 1 & \uparrow & 131 \\
 2 | & 5 & 0 & \uparrow & 61 \\
 & 2 & 1 & \uparrow & 30 \\
 2 | & 1 & 0 & \uparrow & 11 \\
 & 0 & 1 & & 01
 \end{array}$$

Page No.	
Date	/ /

Q) $(23.6)_{10} + (33.7)_{10}$

$$(23.6)_{10} \rightarrow (10111.1001)_2$$

$$(33.7)_{10} \rightarrow (100001.1011)_2$$

2 2 3	$0.6 \times 2 = 1.2$	1
2 1 1 1	$0.2 \times 2 = 0.4$	0
2 5 0 1	$0.4 \times 2 = 0.8$	0
2 2 1	$0.8 \times 2 = 1.6$	1
2 1 0		

$$10111.1001 \quad 0.1$$

$$100001.1011$$

1 1 1 1 1 → carry

Ans. 111001.00100

2 3 3		
2 1 6 1	$0.7 \times 2 = 1.4$	1
2 8 0	$0.4 \times 2 = 0.8$	0
2 4 0	$0.8 \times 2 = 1.6$	1
2 2 0	$0.6 \times 2 = 1.2$	1
2 1 0		
0 1		

Binary subtraction

A	B	Diff	Borrow
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0
1 - 1 - 1		1	1

$$9 - 6 : \quad \begin{array}{r} 1 & 0 & 0 & 1 \\ - 0 & 1 & 1 & 0 \\ \hline 1 & 0 & 0 & 1 \end{array}$$

$$6 - 9 : \quad \begin{array}{r} 1 & 0 & 0 & 1 \\ - 0 & 1 & 1 & 0 \\ \hline 1 & 1 & 1 & 0 \end{array} \rightarrow \text{Borrow}$$

$$\begin{array}{r} 1 & 0 & 0 & 1 \\ - 0 & 1 & 1 & 0 \\ \hline 1 & 1 & 1 & 1 \end{array} \quad \begin{array}{l} 0 - 1 - 1 \\ \hline 1 & 1 \end{array} \quad \text{Borrow} = 1 + 0 = 1$$

Diff $1 - 1 = 0$

$$Q \quad (6)_{10} - (9)_{10}$$

- i) Convert the 2nd no. into 1's complement
- ii) Add 1st no. and 1's complement of 2nd no.
- iii) If after addition, carry is not generated, the ans is -ve then take 1's complement as final ans.
- iv) If carry is generated, then add carry to the final answer

* [1's complement
→ write the opp.
 $g. 10101 = 01010$

$$\begin{array}{r}
 6 = 0110 \\
 9 = 1001 \rightarrow 0110 \\
 & 0110 \\
 & 0110 \\
 \text{carry} \leftarrow \underline{11} & \therefore (0011)_2 = -3
 \end{array}$$

$$Q \quad 8 - 3$$

$$8 = 1000$$

$$3 = 0011 \leftrightarrow 1100$$

$$\begin{array}{r}
 1000 \\
 \text{Indicator (+ve)} \quad 1100 \\
 \hline
 \text{Sign of ans} \quad \text{carry} \leftarrow ① \quad 0100
 \end{array}
 \quad
 \begin{array}{r}
 \xrightarrow{\hspace{1cm}} \\
 + 1 \\
 \hline
 0101 \\
 = \underline{\underline{+5}}
 \end{array}
 \quad \leftarrow \text{added carry}$$

Laws of Boolean Algebra

→ Commutative Law:

$$A + B = B + A \quad (+ \rightarrow \text{OR})$$

$$A \cdot B = B \cdot A \quad (\cdot \rightarrow \text{AND})$$

→ Associative Law:

$$A + (B + C) = (A + B) + C$$

$$A \cdot (B \cdot C) = (A \cdot B) \cdot C$$

→ Distributive Law:

$$A \cdot (B + C) = A \cdot B + A \cdot C$$

$$A + (B \cdot C) = (A + B) \cdot (A + C)$$

H.W Q Show that $AB + \bar{A}C + BC = AB + \bar{A}C$

Rules of AND

$$A \cdot 1 = A$$

$$A \cdot 0 = 0$$

$$A \cdot A = A$$

$$A \cdot \bar{A} = 0$$

Rules of OR

$$A + 1 = 1$$

$$A + 0 = A$$

$$A + A = A$$

$$A + \bar{A} = 1$$

Rules of NOT

$$\bar{\bar{A}} = A$$

Rules of EX-OR

$$A \oplus B = A\bar{B} + \bar{A}B$$

$$\begin{aligned} \overline{A \oplus B} &= \text{EX-NOR} = A \odot B \\ &= \bar{A}\bar{B} + A\bar{B} \end{aligned}$$

L.H.S: $AB + \bar{A}C + BC$

Q. Show that $A + AB = A$

L.H.S. $A + A \cdot B = A$

L.H.S. $A [1 + B] = E$

$$= A \cdot 1 = A = R.H.S$$

Q. Show that $(A+B)(A+\bar{B}) = A$

L.H.S. $(A+B)(A+\bar{B})$

$$A + (B \cdot \bar{B}) = A + 0$$

$$= A = R.H.S$$

De Morgan's Theorem

1. $\overline{A \cdot B \cdot C} = \bar{A} + \bar{B} + \bar{C} \dots \text{(NAND} \rightarrow \text{OR)}$

2. $\overline{A + B + C} = \bar{A} \cdot \bar{B} \cdot \bar{C} \dots \text{(NOR} \rightarrow \text{AND)}$

Q. Show that $\overline{AB + ABC} + A(B + \bar{A}B) = \overline{AB}$

L.H.S. $\overline{AB + ABC} + A(B + \bar{A}B)$

$$= \overline{AB + ABC} + A(B + \bar{A}B)$$

$$= (\bar{A}\bar{B} + ABC) \cdot [\bar{A} + (B + \bar{A}B)]$$

$$= (\bar{A}\bar{B} + ABC) \cdot [\bar{A} + (\bar{B} \cdot \bar{A}B)]$$

$$= (\bar{A}\bar{B} + ABC) \cdot [\bar{A} + (\bar{B} \cdot \bar{A}B)]$$

$$= (\bar{A}\bar{B} + ABC) \cdot [\bar{A} + (\bar{B} \cdot (A + \bar{B}))]$$

$$= (\bar{A}\bar{B} + ABC) \cdot [\bar{A} + (\bar{B} \cdot A + \bar{B} \cdot \bar{B})]$$

$$= (\bar{A}\bar{B} + ABC) \cdot [\bar{A} + (\bar{B} \cdot A + \bar{B})]$$

$$\begin{aligned}
 &= (\bar{A}\bar{B} + A\bar{B}C) \cdot (\bar{A} + \bar{B}(1+A)) \\
 &= (\bar{A}\bar{B} + A\bar{B}C) \cdot (\bar{A} + \bar{B}) \\
 &= A\bar{B}\bar{A} + A\bar{B}\bar{B} + A\bar{B}C\bar{A} + A\bar{B}C\bar{B} \\
 &= 0 + A\bar{B} + 0 + 0 \\
 &= A\bar{B}
 \end{aligned}$$

H.W. 1) $\overline{\bar{A}\bar{B}\bar{C} + A\bar{C}\bar{D} + \bar{A}\bar{C}\bar{D} + \bar{B}\bar{C}\bar{D} + B\bar{C}\bar{D}} = A\bar{C}\bar{D}$


2) $[(A+B)(A+\bar{B})] + [\bar{C}\oplus\bar{B}\bar{D} + C\oplus D] = A$

Basic logic gates

AND




NAND



OR




NOOR



NOT



EXCLUSIVE - OR (EX-OR)



Page No.	
Date	/ /

Q. Simplify the given boolean exp. and implement using two input logic gates.

$$Y = \bar{A}B(B+C) + AB(\bar{B}+\bar{C})$$


$$Y = (\bar{A} + \bar{B})(B+C) + AB(\bar{B} + \bar{C})$$

$$Y = \bar{A}B + \bar{A}C + B\bar{B} + C\bar{B} + AB\bar{B}\bar{C}$$

$$Y = \bar{A}B + \bar{A}C + 0 + C\bar{B} + 0$$


$$Y = \bar{A}(B+C) + \bar{B}C$$

$$Y = \bar{A}B + \bar{A}C + \bar{B}C$$



Page No.	
Date	/ /

8 Write the Boolean exp from the circuit and simplify.



$$Y = (A) \cdot (BCD) \cdot (A \oplus B + C)$$

$$Y = (ABCD) \cdot (\bar{A}B + A\bar{B} + C)$$

$$Y = ABCD\bar{A}B + ABCD\bar{A}\bar{B} + ABC\bar{C}D$$

$$Y = 0 + 0 + ABCD$$

$$Y = ABCD$$

Combinational logic Circuit

random values for example

Dec	A	B	C	Y	
0	0	0	0	1	Variable: A = 1 $\Rightarrow A$
1	0	0	1	1	A = 0 $\Rightarrow \bar{A}$
2	0	1	0	0	Truth Table
3	0	1	1	0	Boolean exp. of Y
4	1	0	0	1	
5	1	0	1	0	$Y = \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + A\bar{B}\bar{C}$
6	1	1	0	1	+ A\bar{B}\bar{C} + ABC
7	1	1	1	1	Simplify & Circuit

Q) How a traffic light consists of red, yellow & green light.
 At any pt. of time only 1 light must be on. Design a comb. of logic circuit where an alarm would be sounded if the traffic light malfunctions.

- Solve : → Truth Table
 → Form boolean exp.
 → Simplify exp
 → Make a circuit

R	Y	G	A
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

$$A = \bar{R} \cdot \bar{Y} \cdot \bar{G} + \bar{R} \cdot Y \cdot G + R \cdot \bar{Y} \cdot G + R \cdot Y \cdot \bar{G}$$

Boolean expression simplification using Karnaugh Map (K-map)

*	A	B	Y
0	0	0	0
0	1	0	0
1	0	1	0
1	1	1	1

B	A	0	1
		0	1
1	0	0	1
		1	0

$$Y = A$$

$$Y = A\bar{B} + AB = A(\bar{B} + B) = A$$

Steps/Rules -

- 1) Make groups of 1s
- 2) Vertically or Horizontally
- 3) No. of 1s in a group should be in powers of 2
- 4) Overlapping of groups is ~~not~~ allowed.

3-variable K-map

	A	B	C	Y
0	0	0	0	1
1	0	0	1	1
2	0	1	0	1
3	0	1	1	1
4	1	0	0	0
5	1	0	1	0
6	1	1	0	1
7	1	1	1	1

Y = $\bar{A}' + B$

Minterm & Sum of Products (SOP)

Minterm	A	B	C	Y
0	0	0	0	1
1	0	0	1	0
2	0	1	0	0
3	0	1	1	1
4	1	0	0	1
5	1	0	1	0
6	1	1	0	1
7	1	1	1	0

$$Y = \bar{A}\bar{B}\bar{C} + \bar{A}BC + A\bar{B}\bar{C} + ABC$$

$$Y = \Sigma m(0, 3, 4, 6)$$

Minterm: A term formed by the product of input variables

Each row of a truth table can be a minterm

$$\text{Minterm } 0 \rightarrow \bar{A}\bar{B}\bar{C}$$

$$\text{--- " } 1 \rightarrow \bar{A}\bar{B}C$$

$$\text{--- " } 2 \rightarrow \bar{A}B\bar{C}$$

$$\text{--- " } 7 \rightarrow ABC$$

Q) Simplify $f = \Sigma m(2, 3, 5, 7)$ using K-map

		AB	00	01	11	10
		C	00	01	11	10
C	AB	00	0	1	0	0
		10	1	0	1	0

$$f = \bar{A}B + AC$$

Q) Simplify $f = \Sigma m(0, 3, 4, 7)$ using K-map

		AB	00	01	11	10
		C	00	01	11	10
C	AB	00	1	0	0	1
		10	1	1	0	0

$$f = BC + \bar{B}\bar{C}$$

8) $f = \Sigma m(2, 3, 4, 7)$

		AB		CD	
		0	1	0	1
C	0	0	1	1	0
	1	1	0	0	1
				↓ BC	

$$f = \bar{A}B + BC + A\bar{B}\bar{C}$$

8) $\Sigma m(0, 1, 2, 3, 5)$

If k a pair of 4
then only 1 term

		AB		CD	
		0	1	0	1
C	0	0	1	1	0
	1	1	0	0	1
				↓ \bar{A}	↑ \bar{B}C

$$f = \bar{A} + \bar{B}C$$

HW) 1) $f = \Sigma m(0, 1, 6, 7)$

2) $f = \Sigma m(0, 2, 4, 6)$

3) $f = \Sigma m(1, 2, 3, 5, 7)$

4) $f = \Sigma m(0, 1, 4, 5)$

5) $f = \Sigma m(1, 3, 4, 5, 6, 7)$

* 4 variable K-map

AB	00	01	11	10
CD	00	1 12	1	0
	01	0 1	1 15	0
	11	1 0	0 14	0
	10	1 0	0 10	0

$\bar{B}\bar{C}$

$\bar{A}\bar{B}C$

d simplify:
 $f = \sum m(2, 3, 4, 5, 12, 13)$

$f = \bar{A}\bar{B}C + B\bar{C}$

8. simplify

$$f = \sum m(4, 6, 7, 12, 14, 15)$$

AB	00	01	11	10
CD	00	1	1	0
	01	0 0	0 0	0
	11	1 1	0 0	0
	10	1 12	0 0	0

$\bar{B}\bar{D}$

$\downarrow BC$

$f = B\bar{D} + B\bar{C}$

9. simplify

$$f = \sum m(0, 2, 5, 7, 8, 10, 13, 15)$$

AB	00	01	11	10
CD	00	0 0	1 1	1
	01	0 1	1 1	0
	11	1 1	0 0	0
	10	1 1	0 0	1

$\bar{B}\bar{D}$

$\downarrow BD$

W/ overlapping col. and
adjacent 2-minterms

$f = BD + \bar{B}\bar{D}$

$= B\bar{D} \oplus D$

Page No.	
DATE	/ /

$$f = \sum m(0, 1, 4, 5, 6, 8, 12)$$

CB

~~AB~~

when vertical
take AB.

	AB	CD	00	01	11	10	CD
ĀĀ	00	01	1	1	1	1	ĀĀ
01	01	01	1	1	0	0	ĀĀ
11	11	11	0	0	0	0	11
10	10	10	0	1	0	0	10

$\overline{AB}\overline{D}$

\overline{AB}

when horizontal
 \overline{AB}

$$f = \bar{A}C + \bar{A}B\bar{D} + \bar{C}\bar{D}$$

Universal Gates

NAND - NOT, AND, OR, EX-OR


NOR - NOT, AND, OR

* NAND : $Y = \overline{A \cdot B}$

A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0

1] NOT using NAND


$$Y = \overline{\overline{A}}$$



2] AND using NAND

$$\text{AND} \rightarrow \overline{\overline{A \cdot B}} + \text{NOT}$$


$$A \cdot B = \overline{\overline{A \cdot B}}$$



3] OR using NAND

$$Y = A + B = \overline{\overline{A+B}} = \overline{\overline{A} \cdot \overline{B}}$$

$$A + B = \overline{\overline{A}} \text{ NAND } \overline{\overline{B}}$$




4) $\overline{A \cdot B} \rightarrow \overline{\overline{A} \cdot \overline{B}}$

8 $\bar{A} \cdot B + A \cdot \bar{B}$ [EX-OR] using NAND.

* NOR: $Y = \overline{A+B}$


A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0

1] NOT using NOR gate
 $Y = \overline{\overline{A}}$



2] OR using NOR
 $A+B = \overline{\overline{A+B}}$


OR \rightarrow NOR + NOT




3) AND using NOR

$$Y = A \cdot B = \overline{\overline{A \cdot B}} = \overline{\overline{A} + \overline{B}}$$

$$A \cdot B = \overline{\overline{A}} \text{ NOR } \overline{\overline{B}}$$



4) EX-OR using NOR



Q $Y = \bar{A}BC + A\bar{B}C + ABC$

minterm minterm minterm → product
Sum of Product (SOP)

$$Y = \bar{A}BC + A\bar{B}C + ABC$$

$$= \overline{\bar{A}BC} + \overline{A\bar{B}C} + \overline{ABC}$$

$$= (\bar{A} + \bar{B} + \bar{C}) (\bar{A} + \bar{B} + \bar{C}) (\bar{A} + \bar{B} + \bar{C})$$

maxterm maxterm maxterm ↑
Product of Sum POS.

$$Y = \sum m(3, 5, 7) \quad (\text{minterms})$$

$$Y = \prod M(0, 1, 2, 4, 6) \quad (\text{maxterms})$$

when putting this on K-map. input
0 in those places and 1 in the rest.


e.g. $Y = \prod M(0, 2, 4, 11)$

0	0	1	1
1	1	1	1
1	1	1	0
0	1	1	1

K-map with Don't Care / Can't happen addition

Binary to 7-segment converter

$I \rightarrow b.c$



Decimal B_3 B_2 B_1 B_0 a b c d e f g

0 0 0 0 1 1 1 1 1 1 0

0 0 0 1 0 1 1 0 0 0

0 0 1 0

0 0 1 1

0 1 0 0

0 1 0 1

0 1 1 0

0 1 1 1

1 0 0 0

1 0 0 1 x x x x x x x

1 0 1 0 0 x x x x x x

1 0 1 1 1 x x x x x x

1 1 0 0

1 1 0 1

1 1 1 0

1 1 1 1

} don't care/
Can't happen
conditions

Simplify:

$$f = \sum m(8, 9, 10, 11, 12, 13, 14) + d(3, 4, 7, 15)$$

CD \ AB	00	01	11	10
00	0	0X	1	1
01	0	0	1	1
11	X	X	X	1
10	0	0	1	1

$$f = A$$

8

$$f = \sum m(2, 5, 7, 15) + D = (6, 9, 13)$$

CD \ AB	00	01	11	10
00	0	0	0	0
01	0	1	X	X
11	0	1	1	0
10	1	X	0	0

$$f = BD + \bar{A}C\bar{D}$$

8


$$\sum m f = (2, 3, 5, 8, 11, 12) ; D = (6, 15)$$

CD \ AB	00	01	11	10	$\bar{A}B\bar{C}D$
00	0	0	1	1	$A\bar{C}D$
01	0	1	0	0	$\bar{B}CD$
11	1	0	X	1	$\bar{A}\bar{C}D$
10	1	X	0	0	

$$f = \bar{A}B\bar{C}D + A\bar{E}D + \bar{B}CD + \bar{A}C\bar{D}$$


Multiplexer (MUX)

Multiple Inputs \rightarrow single output




Select Input	Output
$S_0 = 0$	$Y = D_0$
$S_0 = 1$	$Y = D_1$


$$Y = D_0 S_0 + S_0 D_1$$



4:1 MUX



$$Y = D_0 \bar{S}_1 \bar{S}_0 + D_1 \bar{S}_1 S_0 + D_2 S_1 \bar{S}_0 + D_3 S_1 S_0$$




$S = 1 \rightarrow 2^1 = 2$ Data

$S = 2 \rightarrow 2^2 = 4$ Data

$S = 3 \rightarrow 2^3 = 8$ Data

Page No.	
Date	/ /

8:1 MUX



S	A	B	C	Y
0	0	0	0	0
0	0	1	0	0
0	1	0	1	1
0	1	1	1	1
1	0	0	0	0
1	0	1	1	1
1	1	0	0	0
1	1	1	1	1


$$Y = \sum m(2, 3, 5, 7)$$

K-map

$$Y = \bar{A}B + BC + \bar{A}\bar{C}$$



(OR)



8:1 MUX

$$D_0 \rightarrow DV$$

$$D_1 \rightarrow SV$$

$$D_2 \rightarrow SV$$

$$D_3 \rightarrow DV$$

$$D_4 \rightarrow DV$$


$$D_5 \rightarrow SV$$

$$D_6 \rightarrow DV$$

$$D_7 \rightarrow SV$$

Implement $f = \sum m(1, 4, 6, 7)$ using 8:1 MUX

S.V



U.L.M

Universal Logic
Module

Implement $y = \sum m(2, 4, 7, 9, 11, 13)$ using MUX

PLA using 16:1 MUX



Implement the following logic expressions using 8:1 Mux.

$$1) f = \Sigma m(0, 2, 5, 7, 8, 10, 13, 15)$$

$$2) f = \Sigma m(0, 1, 2, 3, 4, 8, 12)$$

$$3) f = \Sigma m(1, 3, 4, 6, 9, 11, 12, 14)$$

$$4) f = \Sigma m(1, 2, 8, 9, 13, 14)$$

$$5) f = \Sigma m(0, 1, 2, 3, 8, 9, 10, 11)$$

$$6) f = \Sigma m(0, 1, 4, 8, 9, 10, 11, 15)$$

$$7) f = \Sigma m(5, 6, 7, 9, 10, 11, 13, 15)$$

$$8) f = \Sigma m(0, 4, 8, 9, 10, 11, 12)$$

→ 16 row truth table


→ 8 row truth table

→ connection diagram using 8:1 MUX

→ No need to mention pin numbers.


$$1) f = \sum m(0, 2, 5, 7, 8, 10, 13, 15)$$

A	B	C	D	Y
0	0	0	0	1
0	0	0	1	0
0	0	1	0	1
0	0	1	1	0
0	1	0	0	0
0	1	0	1	1
0	1	1	0	0
0	1	1	1	1
1	0	0	0	1
1	0	0	1	0
1	0	1	0	1
1	0	1	1	0
1	1	0	0	0
1	1	0	1	1
1	1	1	0	0
1	1	1	1	1




2) $f = \sum m(0, 1, 2, 3, 4, 8, 12)$

A	B	C	D	Y	A	B	C	Y
0	0	0	0	12	0	0	0	1
0	0	0	1	15	0	1	0	0
0	0	1	0	12	0	0	1	1
0	0	1	1	15	0	1	0	0
0	1	0	0	12	0	0	1	1
0	1	0	1	05	0	1	0	0
0	1	1	0	03	0	1	1	0
0	1	1	1	03	1	0	0	0
1	0	0	0	12	1	0	1	0
1	0	0	1	05	1	1	0	0
1	0	1	0	02	1	1	1	0
1	0	1	1	05				
1	1	0	0	12				
1	1	0	1	05				
1	1	1	0	03				
1	1	1	1	05				




3) $f = \sum m(1, 3, 4, 6, 9, 11, 12, 14)$

A	B	C	D	Y	A	B	C	Y
0	0	0	0	0	0	0	0	0
0	0	0	1	1	0	0	1	0
0	0	1	0	0	0	1	0	1
0	0	1	1	1	0	0	1	1
0	1	0	0	1	1	0	0	0
0	1	0	1	0	0	0	1	0
0	1	1	0	1	1	0	1	0
0	1	1	1	0	0	1	1	1
1	0	0	0	0	0	1	0	0
1	0	0	1	1	1	0	1	0
1	0	1	0	0	0	1	1	0
1	0	1	1	1	1	1	1	1
1	1	0	0	0	0	1	0	0
1	1	0	1	0	0	1	0	1
1	1	1	0	1	1	1	0	1
1	1	1	1	0	0	1	1	1



4) $f = \sum m(1, 2, 8, 9, 13, 14)$

A	B	C	D	Σ	A	B	C	Σ
0	0	0	0	02	0	0	0	0
0	0	0	1	15	0	0	0	1
0	0	1	0	125	0	0	1	1
0	0	1	1	055	0	0	1	0
0	1	0	0	02	0	0	1	0
0	1	0	1	050	0	1	0	0
0	1	1	0	020	0	1	1	0
0	1	1	1	030	1	0	0	1
1	0	0	0	12	1	1	0	2
1	0	0	1	15	1	1	1	1
1	0	1	0	02				
1	0	1	1	05				
1	1	0	0	02				
1	1	0	1	15				
1	1	1	0	125				
1	1	1	1	03				



Sequential Logic Design


combinational logic circuits:

present input \rightarrow present o/p

\rightarrow present Input + past o/p \rightarrow present o/p

Get bottle \rightarrow fill bottle \rightarrow cap the bottle \rightarrow label \rightarrow carton

Sequential Circuit



- * Basic unit of memory is a flip-flop
- * FF can store 1 bit. (0 or 1)
 - 1) S-R FF \rightarrow 3) Reset FF
 - 2) J-K FF
 - 3) D FF
 - 4) T FF

1) S-R FF (Set Reset)

State Transition Table

S (set input) (next input)	R (Reset) (next reset)	Q_{present} (next output)	Q^+ (next/future output)
------------------------------------	--------------------------------	---------------------------------------	----------------------------------

Set	0	0	0
Reset	0	0	1

0 \Rightarrow q/p will not get updated b/c S=R=0

Reset	{ 0 0	1 1	0 1	0 \Rightarrow q/p will be set to 0 0 \Rightarrow 0 b/c R=1
-------	----------	--------	--------	---

Set	{ + 1 1	0 0	0 1	1 \Rightarrow q/p will be set to 1 1 \Rightarrow 1 b/c S=1
-----	------------	--------	--------	---

Invalid	{ 1 1	1 1	0 1	X } not used X }
---------	----------	--------	--------	---------------------


K-map for Q^+

S-R	00	01	11	10	
0	0	0	X	1	S
1	D	0	X	D	$\bar{R}Q$

$$Q^+ = S + \bar{R}Q$$


$$Q+ = S + \bar{R} Q$$

No $Q+$ in the diagram




HW) S-R FF using only NAND or ^{only} NOR

State Transition Diagram:



5-R Flip flop circuit using NAND gates



$$Q^+ = \overline{\bar{S} \cdot \bar{Q}} \quad (1)$$

$$\bar{Q} = \overline{R \cdot Q} \quad (2)$$

Substituting 2 on 1


$$Q^+ = \overline{\bar{S} \cdot \bar{R} \bar{Q}}$$

$$\therefore Q^+ = \overline{\bar{S} + \bar{R} \bar{Q}}$$

$$\therefore Q^+ = S + \bar{R} Q$$

* Clocks:

- Clock signal is a square / pulse voltage
- AC Voltage



T = time period

$$f = \frac{1}{T} \quad t_1 + t_2 = T$$

$$\text{duty cycle} = \frac{t_1}{T} \times 100\%$$



50% duty cycle

- 1) When clock is high (5V)
(level triggering)
- 2) When clock is going from (0 to 5V)
(positive edge triggering)
- 3) Negative edge triggering


* Symbol:

Level triggering


Positive edge triggering



Negative edge triggering



Clocked SR FF using NAND gates



NAND		
S	CLK	Y
0	0	1
0	1	1
1	0	1
1	1	0

Disadvantage:


Invalid output when $S=R=1$

To overcome this, J-K ff is used

State transition table of J-K FF


CLK	J	K	\bar{Q}	Q^+
0	x	x	x	?
1	0	0	0	0
1	0	0	1	1
1	0	1	0	0
1	0	1	1	0
1	1	0	0	1
1	1	0	1	1
1	1	1	0	1
1	1	1	1	0

\bar{Q}




$$Q^+ = J\bar{Q} + \bar{K}Q$$

CKT with NAND



State Transition Diagram:



Excitation Table

Q	Q'	J	K	J	K
0	0	0	1	0	X
0	1	1	0	1	X
1	0	0	1	X	1
1	1	1	0	X	0

3) - 8 (5-10 mks)

State Transition Table:

State excitation table


State transition diagram

K-Map

Circuit diagram with CLK

Using NAND gates or NOR gates


3] D (Dely FF)



It can be made by SR or JK Flip Flop by connecting an inverter inverter before the inputs.

Converting SR to D FF

S	R	Q+
0	0	0
0	1	0
1	0	1
1	1	Invalid




Here value of R is inversion of S

4] T (Toggle FF)

T	Q	Q +
0	0	0 } 2
0	1	1 } No change
1	0	1 } 2
1	1	0 } Toggle

T flip flop can be constructed from J-K FF by connecting the two inputs together.



J	K	Q +
0	0	Q
0	1	0
1	0	1
1	1	Toggle


8 Can we use SR FF to make T-FF

No. since if ~~either~~^{when} both inputs on SR is 1, the output is undefined but for T-FF, when both inputs is 1, the output is toggle.

- DATE / /
- Applications of FF
- 1) Memory element \rightarrow store 1 bit
 - 2) Counter \leftrightarrow Synchronous
Asynchronous
 - 3) Shift register

Asynchronous Counter

- Used to count clock pulses
- Every ff gets a different clock, hence the name 'asynchronous'
- J-K or T-FF can be used



CLK (pulse)	S_A	S_B	Count
0	0	0	0
1	0	1	1
2	1	0	2
3	1	1	3
4	0	0	0


States of the counter \rightarrow

00
 01 }
 10 } 4 states / Modulus
 11

- * This counter is called Modulo - 4 asynchronous counter
 - * Modulo is decided by no. of FFs
- 2 FFs $\rightarrow 2^2 = 4 \text{ Mod } 4$
 3 FFs $\rightarrow 2^3 = 8 \text{ Mod } 8$
 4 FFs $\rightarrow 2^4 = 16 \text{ Mod } 16$

$$\text{Max count} = \text{No. of states} - 1$$

Design a Mod-8 asyn counter using J-K FFs



CLK	Q_A	Q_B	Q_C	Count
0	0	0	0	0
1	0	0	1	1
2	0	1	0	2
3	0	1	1	3
4	1	0	0	4
5	1	0	1	5
6	1	1	0	6
7	1	1	1	7
8	0	0	0	0

Experiment

Verification of Truth Table of J-K FF

* J-K FF

Clock


	J	K	Q+
0	x	x	No charge (Q)
1	0	0	No charge (Q)
1	0	1	0
1	1	0	1
1	1	1	Toggle

Toggle means

$$1 \rightarrow 0 \quad \& \\ 0 \rightarrow 1$$

IC used - IC7476

Clock signal :-




MOD-12

 $\Rightarrow 12 \text{ counts}$ $\Rightarrow 0 - 11$

Page No.	/ /
Date	/ /

Design a mod-12 asynccounter
(example) counter.
 using any FF.




CLK	Q _A	Q _B	Q _C	Q _D	Count
0	0	0	0	0	0
1	0	0	0	1	1
2	0	0	1	0	2
3	0	0	1	1	3
4	0	1	0	0	4
5	0	1	0	1	5
6	0	1	1	0	6
7	0	1	1	1	7
8	1	0	0	0	8
9	1	0	0	1	9
10	1	0	1	0	10
11	1	0	1	1	11
12	1	1	0	0	0

★ Conversion of Flip Flops

Convert SR flip flop to JK FF

Procedure:

- ① Identify the available & required FFs
 ↓
 SR JK
- ② Make state transition table (Truth table) of the seq FF
- ③ Make excitation table of available FF
- ④ Simplify and write boolean expression of seq FF in terms of seq FF
- ⑤ Make the circuit diagram.



- 1) $SR \rightarrow D$ ✓ invention below inputs
 ~~$SR \rightarrow JK$~~
 ~~$SR \rightarrow T$~~ < not possible
- 2) ~~$JK \rightarrow SR$~~
 ~~$JK \rightarrow T$~~ connect input
 ~~$JK \rightarrow D$~~ register
- 3) $T \rightarrow SR$

① Available : SR FF Required : JK - FF

Truth Table (State table) of JK FF

J	K	S	$Q +$	S	R
*	*	*	*	*	*
0	0	0	0	0	*
0	0	1	1	*	0
0	1	0	0	0	*
0	1	1	0	0	1
1	0	0	1	1	0
1	0	1	1	*	0
1	1	0	1	*	0
1	1	1	0	0	1

Check Q & $Q +$

③ Excitation Table of SR FF

Q	$Q +$	S	R
0	0	0	*
0	1	1	0
1	0	0	1
1	1	*	0

④ Find Boolean exp. for S & R in terms of J, K & Q

K-map for S:

JK \ Q	00	01	11	10
0	0	0	1	D
1	X	0	0	X


$$S = J \bar{Q}$$

K-Map for R

JK \ Q	00	01	11	10
0	X	*	0	0
1	0	1	1	0

$$R = KQ$$

⑤ Make circuit



⑥ Convert JK FF to D FF

Available: JK FF Required: D-FF

② Transition table of D-FF

Value of $D = \text{Value of } Q^+$

D	Q	Q^+	J	K
0	0	0	0	x
0	1	0	x	1
1	0	1	1	x
1	1	1	x	0

③ Excitation table of JK-FF

Q	Q^+	J	K
0	0	0	x
0	1	1	x
1	0	x	1
1	1	x	0

④ Find boolean exp of J & K in terms of D & Q

Q	0	1
0	0	1
1	X	X


K-map of K

J = D

Q	X	X
1	0	

K = D

⑤ Circuit



⑥ Convert T-FF to SR-FF

① Available: T FF Required = SR FF

② Transition table of SR-FF

S	R	S	S+
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	Valid
1	1	1	Invalid

③ \$ \$

③ Excitation state

S	S^+	T
0	0	0
0	1	1
1	0	1
1	1	0

S	R	S	S^+	T
0	0	0	0	0
0	0	1	1	0
0	1	0	0	0
0	1	1	0	1
1	0	0	1	1
1	0	1	1	0
1	01	0	Invalid	X
1	1	1	Invalid	X

④ Boolean exp.


K-Map for T

S	R	00	01	10	11
0	0	0	0	1	1
1	0	1	0	0	0

$T = S\bar{R} + R\bar{Q}$

⑤


Circuit



How to represent various clocks in truth table of flip flops.

level trigger clock		Negative edge trig clock	
Clk J K Q	Q+	Clk J K Q	Q+
0 x x x	Q	0 x x x	Q
1 0 0 0	0	1 x x x	0
1 0 0 1	1	↓ 0 0 0 0	1 0 0 0
1 0 1 0	0	↓ 0 0 1 0	↑ 0 0 1 1
1 0 1 1	0	↓ 0 1 0 0	↑ 0 1 0 0
1 1 0 0	1	↓ 0 1 1 0	↑ 0 1 1 0
1 1 0 1	1	↓ 0 0 0 1	↑ 1 0 0 1
1 1 1 0	1	↓ 1 0 1 1	↑ 1 0 1 1
1 1 1 1	0	↓ 1 1 0 1	↑ 1 1 0 1
		↓ 1 1 1 0	↑ 1 1 1 0


Design a Mod - 14 asynchronous (ripple) counter.



Decade Counter:

Mod = 10

Counts - 0 to 9



★ Synchronous Counter:


Synchronous Counter

- Same clock is applied to all FF's
- More components, hence complicated.
- Costlier
- Occupies more space
- Less propagation delay, ^{longer} faster response
- [Draw a sample circuit]
- Only it can be used


Asynchronous Counter

- Different clock is applied to all FFs
- Less components, hence simple
- Cheaper
- Occupies less space, compact
- More propagation delay, slower response
- [Draw a sample circuit]
- Only JK or T-FF can be used.

Mod-4 synchronous counter using SR FF



State Diagram



Excitation of Table of SR

Q^-	Q^+	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

CLK	Present state				Next state			
	Q_A	Q_B	Q_A^+	Q_B^+	S_A	R_A	Q_A	R_B
0	0	0	0	1	0	X	1	0
1	0	1	1	0	1	0	0	1
2	1	0	1	1	X	0	1	0
3	1	1	0	0	0	1	0	1

K-Map of S_A	
Q_A	0 1
Q_B	0 0 X
1	* 0

$$S_A = \overline{Q}_A Q_B$$

K-Map of R_A	
Q_A	0 0
Q_B	0 X 0

$$R_A = Q_A \cdot Q_B$$


K-Map of S_B	
Q_A	0 1 1
Q_B	0 1 0

$$S_B = \overline{Q}_B$$


K-Map of R_B	
Q_A	0 0 1
Q_B	1 1 1

$$R_B = Q_B$$

Binary Encoder
 $\Rightarrow 2^k : N$ Encoder




$\Rightarrow 4 : 2$ Encoder



Only one input can be high at a time

I_3	I_2	I_1	I_0	Y_1	Y_0
0	0	0	1	0	0
0	0	1	0	0	1
0	1	0	0	1	0
1	0	0	0	1	1



→ 8:3 Encoder


I_7	I_6	I_5	I_4	I_3	I_2	I_1	I_0	$Y_2 = Y_1 \cdot Y_0$
0	0	0	0	0	0	0	1	0 0 0
0	0	0	0	0	0	0	1	0 0 0 1
0	0	0	0	0	0	1	0	0 0 1 0
0	0	0	0	1	0	0	0	0 1 0
0	0	0	1	0	0	0	0	1 0 0
0	0	1	0	0	0	0	0	1 0 1
0	1	0	0	0	0	0	0	1 1 0
1	0	0	0	0	0	0	0	1 1 1

$$Y_0 = I_1 + I_3 + I_5 + I_7$$

$$Y_1 = I_2 + I_3 + I_6 + I_7$$

$$Y_2 = I_4 + I_5 + I_6 + I_7$$

Circuit Diagram



Why do we take only one input high?

→ If we take $I_3, I_5 = 1$

$$Y_0 = 0 + 1 + 1 + 0 = 1$$

$$Y_1 = 0 + 1 + 0 + 0 = 1$$

$$Y_2 = 0 + 1 + 0 + 0 = 1$$

$$\therefore \text{Output} \rightarrow 1, 1, 1$$

But for o/p 1, 1, 1 \rightarrow 1/p is $I_7 = 1$
which is not true

∴ Only one input high

→ If we take all inputs zero, we won't get any o/p.

Priority Encoder

→ Every 1/p is given priority

I_7 has max priority

I_6 has min. priority

→ If more than one input is high, then binary o/p corresponding to max (higher priority)

Eg, $I_1, I_3, I_5 \uparrow p \rightarrow 1$
o/p for I_5 is considered.

4:2 Priority Encoder

Table:

	I_3	I_2	I_1	I_0	Y_1	Y_0	Valid
	0	0	0	0	*	*	0
$[V_{IO}]$	0	0	0	1	0	0	1
$[Y_0, Y_1]$	0	0	1	*	0	1	1
off	0	1	*	*	1	0	1
	1	*	*	*	1	1	1

$I_1, I_0 \Rightarrow I_1$ has higher priority

$$\begin{aligned} I_0 &\rightarrow 0, 1 \rightarrow * \\ I_1 &\rightarrow 1 \end{aligned}$$


Table:

I_3	I_2	I_1	I_0	Y_1	Y_0	Valid
0	0	0	0			
0	0	0	1			
0	0	1	*			
0	1	*	*			
1	*	*	*			

Truth table:

I_3	I_2	I_1	I_0	Y_1	Y_0	Valid
0	0	0	0	x	x	0
0	0	0	1	0	0	1
0	0	1	0	0	1	1
0	0	1	1	0	1	1
0	1	0	0	1	0	1
0	1	0	1	1	0	1
0	1	1	0	1	0	1
0	1	1	1	1	0	1
1	0	0	0	1	1	1
1	0	0	1	1	1	1
1	0	1	0	1	1	1
1	0	1	1	1	1	1
1	1	0	0	1	1	1
1	1	0	1	1	1	1
1	1	1	0	1	1	1
1	1	1	1	1	1	1

K-Map for Valid



$$Y_1 = I_0 + I_1 + I_2 + I_3$$

K-Map for Y_1

$I_3 I_2$	00	01	11	10
00	X	1	1	1
01	0	1	1	1
11	0	1	1	1
10	0	1	1	1

$$Y_1 = I_2 + I_3$$


K-Map for Y_2

$I_3 I_2$	00	01	11	10
00	X	0	1	1
01	0	0	1	1
11	1	0	1	1
10	1	0	1	1


$$Y_2 = I_3 + I_1 \bar{I}_2$$

Decoder :

$\Rightarrow N = 2^N$ Decoder.



$\Rightarrow 2:4$ Decoder.




E_N	I_0	I_1	Y_0	Y_1	Y_2	Y_3
0	0	0	0	0	0	0
1	0	1	0	0	1	0
1	1	0	0	1	0	0
1	1	1	1	0	0	0

$$Y_0 \rightarrow (E_N) \bar{I}_0 \bar{I}_1$$

$$Y_1 \rightarrow (E_N) \bar{I}_1 I_0$$

$$Y_2 \rightarrow (E_N) I_1 \bar{I}_0$$

$$Y_3 \rightarrow (E_N) I_1 I_0$$



⇒ 3 : 8 Decoder.

EN	I_2	I_1	I_0	Y_7	Y_6	Y_5	Y_4	Y_3	Y_2	Y_1	Y_0
0	*	*	*	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	0	0	1
1	0	0	1	0	0	0	0	0	0	1	0
1	0	1	0	0	0	0	0	0	0	1	0
1	0	1	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	1	0	0	0	0
1	1	0	1	0	0	1	0	0	0	0	0
1	1	1	0	0	1	0	0	0	0	0	0
1	1	1	1	1	0	0	0	0	0	0	0

$$Y_7 \rightarrow (EN) I_2 I_1 I_0$$

$$Y_6 \rightarrow (EN) I_2 I_1 \bar{I}_0$$

$$Y_5 \rightarrow (EN) I_2 \bar{I}_1 I_0$$


$$Y_4 \rightarrow (EN) I_2 \bar{I}_1 \bar{I}_0$$

$$Y_3 \rightarrow (EN) \bar{I}_2 I_1 I_0$$

$$Y_2 \rightarrow (EN) \bar{I}_2 I_1 \bar{I}_0$$

$$Y_1 \rightarrow (EN) \bar{I}_2 \bar{I}_1 I_0$$

$$Y_0 \rightarrow (EN) \bar{I}_2 \bar{I}_1 \bar{I}_0$$



Binary Coded Decimal (BCD)

Decimal	Binary	BCD	
0	0 0 0 0	0 0 0 0	
1	0 0 0 1	0 0 0 1	BCD \rightarrow 4 bit representation
:	:	:	
9	1 0 0 1	1 0 0 1	
10	1 0 1 0	0 0 0 1 0 0 0 0	BCD \rightarrow 8 bit
11	1 0 1 1	0 0 0 1 0 0 0 1	Unique number
12	1 1 0 0	0 0 0 1 0 0 1 0	
:		:	
245		0 0 1 0 0 1 0 0 0 1 0 1	
		2 4 5	

Binary to Excess 3 Code (X5-3)

Decimal	Binary	X5-3
0	0 0 0 0	0 0 1 1 ($0 + 3 = 3$)
1	0 0 0 1	0 1 0 0 ($1 + 3 = 4$)
2	0 0 1 0	0 1 0 1 ($2 + 3 = 5$)
3	0 0 1 1	0 1 1 0 ($3 + 3 = 6$)
:	:	:
12	1 1 0 0	1 1 1 1 ($12 + 3 = 15$)
13	1 1 0 1	x x x x

BCD to XS-3

BCD	XS-3
0 0000	0011
5 0101	1000
6 0110	1001
7 0111	1010
8 :	:
9 1001	1100
15 0001 0101	0100 1000
	4 8 (5+3)

g) Find BCD to XS-3 code of 837

BCD	XS-3
837 1000 0011 0111	1011 0110 1010