

COMPUTER ORGANIZATION AND ARCHITECTURE		
Course Outcome (CO)		Student's Knowledge (SK) (K1)
At the end of course, the student will be able to understand		
CO-1	Study of the basic structure and operation of a digital computer system.	K1
CO-2	Analysis of the design of a system & logic unit and understanding of the basic parts and functioning of the system.	K1, K2, K3
CO-3	Implementation of central unit (CPU) and its various components.	K1
CO-4	Understanding the basic structure of memory system, cache memory and virtual memory.	K1
CO-5	Understanding the different types of communication with I/O devices and I/O modules.	K1, K2
DETAILED SYLLABUS		
Unit	Topic	Proposed Lecture
I	Introduction: Functional units of digital system and their interconnections, buses, bus architecture, types of buses and bus arbitration, Register, bus and memory transfer, Processor organization, general register organization, stack organization and addressing mode.	08
II	Arithmetic and logic unit: Look ahead carry adders, Multiplicators, Signed operand multiplication, Booth's algorithm, and array multiplier, Dividers and logic operations, Floating point arithmetic, Arithmetic & logic unit design, IEEE standard for Floating Point Numbers.	18
III	Control Units: Instruction types, formats, Instruction cycle and sub cycles, Fetch and execute (FE), micro-operations, execution of a complete instruction, Program control, Reduced instruction Set Computer, Pipelining, Hardware and micro programmed control, micro programme sequencing, concept of horizontal and vertical microprogramming.	28
IV	Memory: Basic concept and hierarchy, semiconductor RAM memories, 2D & 3D memory organization, ROM memories, Cache memories: concept and design issues & performance, address wrapping and replacement, Auxiliary memories: magnetic disk, magnetic tape and optical disk, Virtual memory: concept, implementation.	08
V	Input / Output: Peripheral devices, I/O interface, I/O ports, Interrupts: Interrupt hardware, types of interrupts and exceptions, modes of Data Transfer, Programmed I/O, Interrupt initiated I/O and Direct Memory Access, I/O channels and processors, Serial Communication: Synchronous & asynchronous communication, standard communication interfaces.	28
Text Book:		
1. Computer System Architecture - M. Mano		
2. Carl H. Rosen, Design Verilog, 3rd Edition (Computer Organization, Addison-Wesley, 1994, 1995, 1996, 1997, 1998, 1999, 2000, 2001, 2002, 2003, 2004, 2005, 2006, 2007, 2008, 2009, 2010, 2011, 2012, 2013, 2014, 2015, 2016, 2017, 2018, 2019, 2020, 2021, 2022, 2023, 2024, 2025, 2026, 2027, 2028, 2029, 2030, 2031, 2032, 2033, 2034, 2035, 2036, 2037, 2038, 2039, 2040, 2041, 2042, 2043, 2044, 2045, 2046, 2047, 2048, 2049, 2050, 2051, 2052, 2053, 2054, 2055, 2056, 2057, 2058, 2059, 2060, 2061, 2062, 2063, 2064, 2065, 2066, 2067, 2068, 2069, 2070, 2071, 2072, 2073, 2074, 2075, 2076, 2077, 2078, 2079, 2080, 2081, 2082, 2083, 2084, 2085, 2086, 2087, 2088, 2089, 2090, 2091, 2092, 2093, 2094, 2095, 2096, 2097, 2098, 2099, 2100, 2101, 2102, 2103, 2104, 2105, 2106, 2107, 2108, 2109, 2110, 2111, 2112, 2113, 2114, 2115, 2116, 2117, 2118, 2119, 2120, 2121, 2122, 2123, 2124, 2125, 2126, 2127, 2128, 2129, 2130, 2131, 2132, 2133, 2134, 2135, 2136, 2137, 2138, 2139, 2140, 2141, 2142, 2143, 2144, 2145, 2146, 2147, 2148, 2149, 2150, 2151, 2152, 2153, 2154, 2155, 2156, 2157, 2158, 2159, 2160, 2161, 2162, 2163, 2164, 2165, 2166, 2167, 2168, 2169, 2170, 2171, 2172, 2173, 2174, 2175, 2176, 2177, 2178, 2179, 2180, 2181, 2182, 2183, 2184, 2185, 2186, 2187, 2188, 2189, 2190, 2191, 2192, 2193, 2194, 2195, 2196, 2197, 2198, 2199, 2200, 2201, 2202, 2203, 2204, 2205, 2206, 2207, 2208, 2209, 2210, 2211, 2212, 2213, 2214, 2215, 2216, 2217, 2218, 2219, 2220, 2221, 2222, 2223, 2224, 2225, 2226, 2227, 2228, 2229, 2230, 2231, 2232, 2233, 2234, 2235, 2236, 2237, 2238, 2239, 2240, 2241, 2242, 2243, 2244, 2245, 2246, 2247, 2248, 2249, 2250, 2251, 2252, 2253, 2254, 2255, 2256, 2257, 2258, 2259, 2260, 2261, 2262, 2263, 2264, 2265, 2266, 2267, 2268, 2269, 2270, 2271, 2272, 2273, 2274, 2275, 2276, 2277, 2278, 2279, 2280, 2281, 2282, 2283, 2284, 2285, 2286, 2287, 2288, 2289, 2290, 2291, 2292, 2293, 2294, 2295, 2296, 2297, 2298, 2299, 2300, 2301, 2302, 2303, 2304, 2305, 2306, 2307, 2308, 2309, 2310, 2311, 2312, 2313, 2314, 2315, 2316, 2317, 2318, 2319, 2320, 2321, 2322, 2323, 2324, 2325, 2326, 2327, 2328, 2329, 2330, 2331, 2332, 2333, 2334, 2335, 2336, 2337, 2338, 2339, 2340, 2341, 2342, 2343, 2344, 2345, 2346, 2347, 2348, 2349, 2350, 2351, 2352, 2353, 2354, 2355, 2356, 2357, 2358, 2359, 2360, 2361, 2362, 2363, 2364, 2365, 2366, 2367, 2368, 2369, 2370, 2371, 2372, 2373, 2374, 2375, 2376, 2377, 2378, 2379, 2380, 2381, 2382, 2383, 2384, 2385, 2386, 2387, 2388, 2389, 2390, 2391, 2392, 2393, 2394, 2395, 2396, 2397, 2398, 2399, 2400, 2401, 2402, 2403, 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418, 2419, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476, 2477, 2478, 2479, 2480, 2481, 2482, 2483, 2484, 2485, 2486, 2487, 2488, 2489, 2490, 2491, 2492, 2493, 2494, 2495, 2496, 2497, 2498, 2499, 2500, 2501, 2502, 2503, 2504, 2505, 2506, 2507, 2508, 2509, 2510, 2511, 2512, 2513, 2514, 2515, 2516, 2517, 2518, 2519, 2520, 2521, 2522, 2523, 2524, 2525, 2526, 2527, 2528, 2529, 2530, 2531, 2532, 2533, 2534, 2535, 2536, 2537, 2538, 2539, 2540, 2541, 2542, 2543, 2544, 2545, 2546, 2547, 2548, 2549, 2550, 2551, 2552, 2553, 2554, 2555, 2556, 2557, 2558, 2559, 2560, 2561, 2562, 2563, 2564, 2565, 2566, 2567, 2568, 2569, 2570, 2571, 2572, 2573, 2574, 2575, 2576, 2577, 2578, 2579, 2580, 2581, 2582, 2583, 2584, 2585, 2586, 2587, 2588, 2589, 2590, 2591, 2592, 2593, 2594, 2595, 2596, 2597, 2598, 2599, 2600, 2601, 2602, 2603, 2604, 2605, 2606, 2607, 2608, 2609, 2610, 2611, 2612, 2613, 2614, 2615, 2616, 2617, 2618, 2619, 2620, 2621, 2622, 2623, 2624, 2625, 2626, 2627, 2628, 2629, 2630, 2631, 2632, 2633, 2634, 2635, 2636, 2637, 2638, 2639, 2640, 2641, 2642, 2643, 2644, 2645, 2646, 2647, 2648, 2649, 2650, 2651, 2652, 2653, 2654, 2655, 2656, 2657, 2658, 2659, 2660, 2661, 2662, 2663, 2664, 2665, 2666, 2667, 2668, 2669, 2670, 2671, 2672, 2673, 2674, 2675, 2676, 2677, 2678, 2679, 2680, 2681, 2682, 2683, 2684, 2685, 2686, 2687, 2688, 2689, 2690, 2691, 2692, 2693, 2694, 2695, 2696, 2697, 2698, 2699, 2700, 2701, 2702, 2703, 2704, 2705, 2706, 2707, 2708, 2709, 2710, 2711, 2712, 2713, 2714, 2715, 2716, 2717, 2718, 2719, 2720, 2721, 2722, 2723, 2724, 2725, 2726, 2727, 2728, 2729, 2730, 2731, 2732, 2733, 2734, 2735, 2736, 2737, 2738, 2739, 2740, 2741, 2742, 2743, 2744, 2745, 2746, 2747, 2748, 2749, 2750, 2751, 2752, 2753, 2754, 2755, 2756, 2757, 2758, 2759, 2760, 2761, 2762, 2763, 2764, 2765, 2766, 2767, 2768, 2769, 2770, 2771, 2772, 2773, 2774, 2775, 2776, 2777, 2778, 2779, 2780, 2781, 2782, 2783, 2784, 2785, 2786, 2787, 2788, 2789, 2790, 2791, 2792, 2793, 2794, 2795, 2796, 2797, 2798, 2799, 2800, 2801, 2802, 2803, 2804, 2805, 2806, 2807, 2808, 2809, 2810, 2811, 2812, 2813, 2814, 2815, 2816, 2817, 2818, 2819, 2820, 2821, 2822, 2823, 2824, 2825, 2826, 2827, 2828, 2829, 2830, 2831, 2832, 2833, 2834, 2835, 2836, 2837, 2838, 2839, 2840, 2841, 2842, 2843, 2844, 2845, 2846, 2847, 2848, 2849, 2850, 2851, 2852, 2853, 2854, 2855, 2856, 2857, 2858, 2859, 2860, 2861, 2862, 2863, 2864, 2865, 2866, 2867, 2868, 2869, 2870, 2871, 2872, 2873, 2874, 2875, 2876, 2877, 2878, 2879, 2880, 2881, 2882, 2883, 2884, 2885, 2886, 2887, 2888, 2889, 2890, 2891, 2892, 2893, 2894, 2895, 2896, 2897, 2898, 2899, 2900, 2901, 2902, 2903, 2904, 2905, 2906, 2907, 2908, 2909, 2910, 2911, 2912, 2913, 2914, 2915, 2916, 2917, 2918, 2919, 2920, 2921, 2922, 2923, 2924, 2925, 2926, 2927, 2928, 2929, 2930, 2931, 2932, 2933, 2934, 2935, 2936, 2937, 2938, 2939, 2940, 2941, 2942, 2943, 2944, 2945, 2946, 2947, 2948, 2949, 2950, 2951, 2952, 2953, 2954, 2955, 2956, 2957, 2958, 2959, 2960, 2961, 2962, 2963, 2964, 2965, 2966, 2967, 2968, 2969, 2970, 2971, 2972, 2973, 2974, 2975, 2976, 2977, 2978, 2979, 2980, 2981, 2982, 2983, 2984, 2985, 2986, 2987, 2988, 2989, 2990, 2991, 2992, 2993, 2994, 2995, 2996, 2997, 2998, 2999, 3000, 3001, 3002, 3003, 3004, 3005, 3006, 3007, 3008, 3009, 3010, 3011, 3012, 3013, 3014, 3015, 3016, 3017, 3018, 3019, 3020, 3021, 3022, 3023, 3024, 3025, 3026, 3027, 3028, 3029, 3030, 3031, 3032, 3033, 3034, 3035, 3036, 3037, 3038, 3039, 3040, 3041, 3042, 3043, 3044, 3045, 3046, 3047, 3048, 3049, 3050, 3051, 3052, 3053, 3054, 3055, 3056, 3057, 3058, 3059, 3060, 3061, 3062, 3063, 3064, 3065, 3066, 3067, 3068, 3069, 3070, 3071, 3072, 3073, 3074, 3075, 3076, 3077, 3078, 3079, 3080, 3081, 3082, 3083, 3084, 3085, 3086, 3087, 3088, 3089, 3090, 3091, 3092, 3093, 3094, 3095, 3096, 3097, 3098, 3099, 3100, 3101, 3102, 3103, 3104, 3105, 3106, 3107, 3108, 3109, 3110, 3111, 3112, 3113, 3114, 3115, 3116, 3117, 3118, 3119, 3120, 3121, 3122, 3123, 3124, 3125, 3126, 3127, 3128, 3129, 3130, 3131, 3132, 3133, 3134, 3135, 3136, 3137, 3138, 3139, 3140, 3141, 3142, 3143, 3144, 3145, 3146, 3147, 3148, 3149, 3150, 3151, 3152, 3153, 3154, 3155, 3156, 3157, 3158, 3159, 3160, 3161, 3162, 3163, 3164, 3165, 3166, 3167, 3168, 3169, 3170, 3171, 3172, 3173, 3174, 3175, 3176, 3177, 3178, 3179, 3180, 3181, 3182, 3183, 3184, 3185, 3186, 3187, 3188, 3189, 3190, 3191, 3192, 3193, 3194, 3195, 3196, 3197, 3198, 3199, 3200, 3201, 3202, 3203, 3204, 3205, 3206, 3207, 3208, 3209, 3210, 3211, 3212, 3213, 3214, 3215, 3216, 3217, 3218, 3219, 3220, 3221, 3222, 3223, 3224, 3225, 3226, 3227, 3228, 3229, 3230, 3231, 3232, 3233, 3234, 3235, 3236, 3237, 3238, 3239, 3240, 3241, 3242, 3243, 3244, 3245, 3246, 3247, 3248, 3249, 3250, 3251, 3252, 3253, 3254, 3255, 3256, 3257, 3258, 3259, 3260, 3261, 3262, 3263, 3264, 3265, 3266, 3267, 3268, 3269, 3270, 3271, 3272, 3273, 3274, 3275, 3276, 3277, 3278, 3279, 3280, 3281, 3282, 3283, 3284, 3285, 3286, 3287, 3288, 3289, 3290, 3291, 3292, 3293, 3294, 3295, 3296, 3297, 3298, 3299, 3300, 3301, 3302, 3303, 3304, 3305, 3306, 3307, 3308, 3309, 3310, 3311, 3312, 3313, 3314, 3315, 3316, 3317, 3318, 3319, 3320, 3321, 3322, 3323, 3324, 3325, 3326, 3327, 3328, 3329, 3330, 3331, 3332, 3333, 3334, 3335, 3336, 3337, 3338, 3339, 3340, 3341, 3342, 3343, 3344, 3345, 3346, 3347, 3348, 3349, 3350, 3351, 3352, 3353, 3354, 3355, 3356, 3357, 3358, 3359, 3360, 3361, 3362, 3363, 3364, 3365, 3366, 3367, 3368, 3369, 3370, 3371, 3372, 3373, 3374, 3375, 3376, 3377, 3378, 3379, 3380, 3381, 3382, 3383, 3384, 3385, 3386, 3387, 3388, 3389, 3390, 3391, 3392, 3393, 3394, 3395, 3396, 3397, 3398, 3399, 3400, 3401, 3402, 3403, 3404, 3405, 3406, 3407, 3408, 3409, 3410, 3411, 3412, 3413, 3414, 3415, 3416, 3417, 3418, 3419, 3420, 3421, 3422, 3423, 3424, 3425, 3426, 3427, 3428, 3429, 3430, 3431, 3432, 3433, 3434, 3435, 3436, 3437, 3438, 3439, 3440, 3441, 3442, 3443, 3444, 3445, 3446, 3447, 3448, 3449, 3450, 3451, 3452, 3453, 3454, 3455, 3456, 3457, 3458, 3459, 3460, 3461, 3462, 3463, 3464, 3465, 3466, 3467, 3468, 3469, 3470, 3471, 3472, 3473, 3474, 3475, 3476, 3477, 3478, 3479, 3480, 3481, 3482, 3483, 3484, 3485, 3486, 3487, 3488, 3489, 3490, 3491, 3492, 3493, 3494, 3495, 3496, 3497, 3498, 3499, 3500, 3501, 3502, 3503, 3504, 3505, 3506, 3507, 3508, 3509, 3510, 3511, 3512, 3513, 3514, 3515, 3516, 3517, 3518, 3519, 3520, 3521, 3522, 3523, 3524, 3525, 3526, 3527, 3528, 3529, 3530, 3531, 3532, 3533, 3534, 3535, 3536, 3537, 3538, 3539, 3540, 3541, 3542, 3543, 3544, 3545, 3546, 3547, 3548, 3549, 3550, 3551, 3552, 3553, 3554, 3555, 3556, 3557, 3558, 3559, 3560, 3561, 3562, 3563, 3564, 3565, 3566, 3567, 3568, 3569, 3570, 3571, 3572, 3573, 3574, 3575, 3576, 3577, 3578, 3579, 3580, 3581, 3582, 3583, 3584, 3585, 3586, 3587, 3588, 3589, 3590, 3591, 3592, 3593, 3594, 3595, 3596, 3597, 3598, 3599, 3600, 3601, 3602, 3603, 3604, 3605, 3606, 3607, 3608, 3609, 3610, 3611, 3612, 3613, 3614, 3615, 3616, 3617, 3618, 3619, 3620, 3621, 3622, 3623, 3624, 3625, 3626, 3627, 3628, 3629, 3630, 3631, 3632, 3633, 3634, 3635, 3636, 3637, 3638, 3639, 3640, 3641, 3642, 3643, 3644, 3645, 3646, 3647, 3648, 3649, 3650, 3651, 3652, 3653, 3654, 3655, 3656, 3657, 3658, 3659, 3660, 3661, 3662, 3663, 3664, 3665, 3666, 3667, 3668, 3669, 3670, 3671, 3672, 3673, 3674, 3675, 3676, 3677, 3678, 3679, 3680, 3681, 3682, 3683, 3684, 3685, 3686, 3687, 3688, 3689, 3690, 3691, 3692, 3693, 3694, 3695, 3696, 3697, 3698, 3699, 3700, 3701, 3702, 3703, 3704, 3705, 3706, 3707, 3708, 3709, 3710, 3711, 3712, 3713, 3714, 3715, 3716, 3717, 3718, 3719, 3720, 3721, 3722, 3723, 3724, 3725, 3726, 3727, 3728, 3729, 3730, 3731, 3732, 3733, 3734, 3735, 3736, 3737, 3738, 3739, 3740, 3741, 3742, 3743, 3744, 3745, 3746, 3747, 3748, 3749, 3750, 3751, 3752, 3753, 3754, 3755, 3756, 3757, 3758, 3759, 3760, 3761, 3762, 3763, 3764, 3765, 3766, 3767, 3768, 3769, 3770, 3771, 3772, 3773, 3774, 3775, 3776, 3777, 3778, 3779, 3780, 3781, 3782, 3783, 3784, 3785, 3786, 3787, 3788, 3789, 3790, 3791, 3792, 3793, 3794, 3795, 3796, 3797, 3798, 3799, 3800, 3801, 3802, 3803, 3804, 3805, 3806, 3807, 3808, 3809, 3810, 3811, 3812, 3813, 3814, 3815, 3816, 3817, 3818, 3819, 3820, 3821, 3822, 3823, 3824, 3825, 3826, 3827, 3828, 3829, 3830, 3831, 3832, 3833, 3834, 3835, 3836, 3837, 3838, 3839, 3840, 3841, 3842, 3843, 3844, 3845, 3846, 3847, 3848, 3849, 3850, 3851, 3852, 3853, 3854, 3855, 3856, 3857, 3858, 3859, 3860, 3861, 3862, 3863, 3864, 3865, 3866, 3867, 3868, 3869, 3870, 3871, 3872, 3873, 3874, 3875, 3876, 3877, 3878, 3879, 3880, 3881, 3882, 3883, 3884, 3885, 3886, 3887, 3888, 3889, 3890, 3891, 3892, 3893, 3894, 3895,		

### UNIT - 2

1. With the help of block diagram explain sequential arithmetic and logical unit by adder and hence explain how an adder is constructed and design such ALU unit.
2. Design a 4-bit carry look ahead adder and explain its operation with an example.  
Or  
Explain in detail the principle of carry look ahead adder and design 4-bit CL-A adder.
3. With the help of flowchart explain Booth's multiplication algorithm for 2's complement number, and multiply the following numbers using the same:  
a.  $17 \times 13$       b.  $-14 \times 7$       c.  $31 \times -8$       d.  $-12 \times -9$
4. Explain Booth's algorithm with its hardware implementation.
5. Explain array multiplier method with the help of example.
6. With the help of flowchart explain restoring and non-restoring division operation, and hence divide the following number using both method restoring and non-restoring:  
a.  $18 / 12$       b.  $19 / 4$       c.  $11 / 6$       d.  $12 / 8$
7. Draw the data path of sequential 8-bit binary divider.
8. Three floating point numbers are represented in integers, also give IEEE 754 standard for 32-bit and 64-bit floating point number format, hence represent  $(1048.215)_{10}$  and  $(3450.125)_{10}$  in single precision and double precision format.
9. Draw a flowchart for adding and subtracting two fixed point binary numbers whose negative numbers are signed 1's complement representation.

### UNIT - 3

1. What is an instruction in the context of computer organization? Explain the purpose of the various structures of an instruction with the help of a instruction format.
2. Describe the types of instructions on the basis of address fields used in the instruction and hence evaluate the arithmetic statement  $X = A * B + C * D + E * F * G + H$  using a general register computer with three address, two address, one address and zero address instruction format program to evaluate the expression.
3. Define instruction cycle and divide instruction cycle into sub-cycles with the help of diagram, explain the sequence in which sub-cycles are executed.
4. Write the steps in fetching a word from memory. Differentiate between a branch instruction and non-branching instruction.
5. What are the different categories of micro-operations or instructions that may be carried out by CPU? Explain each category of micro-operations giving one example for each.
6. What is CISC? Explain its characteristics.
7. What is RISC? Explain its various characteristics.
8. Differentiate among the following:  
a. RISC and CISC based microprocessor.  
b. Hardwired and Micro-programmed control unit.  
c. Horizontal organization and Vertical organization (Note: These are techniques to group control signals)

9. What do you understand by hardwired control unit? With the help of block diagram explain the working of hardwired control unit in detail with relative advantages and disadvantages, also explain design methods to design hardwired control unit in detail.
10. What do you understand by micro-programmed control unit? With the help of block diagram explain the working of micro-programmed control unit in detail with relative advantages and disadvantages.

Or

With the help of necessary diagram explain the two techniques of generating control signals.

11. What is a micro-program sequencer? With block diagram, explain the working of micro-program sequencer.  
Or  
With the help of block diagram explain address selection for control memory.
12. Explain the concept of vertical and horizontal micro-programming in detail.
13. Write Short notes on the following:  
a. Micro-operation      b. Micro-code      c. Micro-program      d. Control memory.  
e. Write back addressing      f. Pre-decoding micro-instruction      g. Micro-instruction.
14. What do you mean by micro-pipelining and how the idea of pipelining used in a computer? Explain different types of pipelining, and also define different modes of pipelining available.
15. What are the factors that affect performance measures? Explain in detail.

### UNIT - 4

1. Explain concepts of memory and hence describe memory hierarchy in detail.
2. Explain semiconductor RAM. Define the types of semiconductor memory and hence give a structure of semiconductor RAM in DRAM steps.  
Or  
Explain dynamic RAM and static RAM and hence give the structure of semiconductor RAM in DRAM steps.
3. Explain DR 3-D memory organization.
4. What is ROM? Explain the types of semiconductor based ROM memories.
5. How cache memory is useful in computer system? Explain the memory address map of RAM and ROM.
6. Write about cache on cache memory. Discuss the design issues in cache design and hence explain how these it affect the performance of the computer system and how the performance of cache memory is measured?
7. What is meant by cache mapping? What are different types of mapping? Discuss different mapping techniques with examples.
8. Explain the different method of writing into cache in detail.
9. Explain the term locality of references and hence differentiate among spatial locality and temporal locality.
10. Explain various page replacement algorithms in detail with an example, hence explain the concept of Belady's anomaly and also determine which page replacement algorithm suffer from this problem.
11. Explain working memory. What are the commonly used auxiliary memory?
12. Explain the concept of virtual memory in detail, also determine the methods to implement virtual memory.
13. What do you mean by CAM? Explain its major characteristics.

14. Explain the following memory schemes, also discuss their need and working:
  - a. Interleaved memory
  - b. Associative memory
15. Discuss the conceptual organization of a real-time memory system used in computers.

#### UNIT-2

16. What do you mean by the term I/O Interrupt? Explain different functions of I/O interface in detail. Also give suitable reason for the need of I/O interface in transferring information between internal storage and external I/O devices.
17. Write short notes on:- 1. Peripheral Devices, 2. I/O bus and, 3. I/O Channel.
18. What do you mean by I/O processor? How I/O processor communicates with CPU? Justify your answer with necessary block diagram required.
19. Explain the term interrupt in detail with its classification, also write the sequence that takes place when an interrupt occurs.
20. When a device interrupt occurs how does the processor determine which device has issued the interrupt, hence determine how system solves the priority of interrupt?
21. With the help of flow diagram explain programmed I/O method and interrupt initiated I/O method for controlling input-output operation in detail.
22. Explain DMA based data transfer method in detail, hence explain how DMA is able to transfer data without intervention of CPU.
23. Differentiate among the following:
  - a. Initiated I/O & Memory Mapped I/O
  - b. Vectored Interrupt & Non-Vectored Interrupt
  - c. Serial Interruptive & Parallel communication
  - d. Synchronous data transfer & Asynchronous data transfer
24. Write short notes on the following:
  - a. Input Output (IO) Processor
  - b. Input Output (IO) Port
  - c. Input Output (IO) Channel
25. What do you mean by synchronous data transfer? With the help of block diagram and timeline diagram explain different method of synchronous data transfer in detail.
26. What do you mean by serial communication? Explain different mode of serial communication in detail.
27. Answer the following as asked:
  - a. Why Read and Write control line in a DMA Controller are bi-directional?
  - b. Describe cycle stealing in DMA
  - c. What is the use of modem in synchronous communication?

#### COA ALL DIAGRAM

Draw the neat and labeled diagram of the following topics as mentioned:-

1. Block Diagram Of Von - Neumann Architecture.
2. Block Diagram Of Computer CPU.
3. Architecture Of Single Shared Bus.
4. Architecture Of Multiple Shared Bus.
5. Block Diagrams To Show Implementation Of:-
  - a) Daisy Chaining Method.
  - b) Polling Method.
  - c) Independent Method.
6. Block Diagrams To Show Organization Of Stack And Also Show Implementation Of Stack Operation.
7. Block Diagram Of General Register Based Organization.
8. Block Diagram Of Accumulator Based CPU Organization.
9. Booth's Multiplication Algorithm Flow Chart.
10. Block Diagram To Show Hardware Implementation Of Signed Binary Multiplication For Booth's Algorithm.
11. Restoring Division Algorithm Flow Chart.
12. Non-Restoring Division Algorithm Flow Chart.
13. Block Diagram To Show Hardware Implementation Of Binary Division.
14. Block Diagram To The Data Path For N-Bit Binary Adder.
15. Digital Circuit To Represent 2<sup>n</sup> Bq Combinational Array Multiplier.
16. Block Diagram Of Carry Look Ahead Adder.
17. Block Diagrams Of 4-Bit Carry Look Ahead Adder.
18. Flow Chart For Adding And Subtracting Two Fixed Point Binary Numbers.
19. Logic Diagrams Of Carry Look Ahead Adder.
20. Flow Chart To Show Instruction Cycle With Interrupt.
21. Flow Chart To Show Instruction Cycle Without Interrupt.
22. Block Diagram Of CISC.
23. Block Diagram Of RISC.
24. Block Diagram Of Hardwired Control Unit.
25. Block Diagram Of Micro-Program Control Unit.
26. Block Diagram Of Micro Program Sequencer.
27. Block Diagram To Show Pipelined System.
28. Space Time Diagram For Four Segments With Five Task.
29. Space Time Diagram For Six Segments With Eight Task.


30. Diagram To Show Memory Hierarchy.
31. Block Diagram Of Cache Memory.
32. Block Diagram To Implement Concept Of Split Cache.
33. Diagram To Implement The Concept Of-
  - a) Associative Mapping.
  - b) Direct Mapping.
  - c) Set Associative Mapping.
34. Diagram To Show Concept Of Virtual Paging.
35. Block Diagram To Show Organisation Of Virtual Memory.
36. Diagram To Show Virtual Memory Concept Using Paging.
37. Flow Diagram Of Segment Translation.
38. Flow Diagram Of Address Translation.
39. Flow Diagram To Show Classification Of Memory.
40. Diagram To Show Mechanical Structure Of Magnetic Disk.
41. Diagram To Show Structure Of Magnetic Tape.
42. Block Diagram Of CAM.
43. Diagram To Show 2D Memory Organisation.
44. Diagram To Show 2.5D Memory Organisation.
45. Block Diagram To Show Structure Of DO Interface.
46. Block Diagram To Show Communication Of CPU And IOP Processor.
47. Block Diagram Of Source Initiated Strobe Control And Destination Initiated Strobe Control.
48. Timing Diagram Of Source Initiated Strobe Control And Destination Initiated Strobe Control.
49. Block Diagram Of Source Initiated Handshaking And Destination Initiated Handshaking.
50. Timing Diagram Of Source Initiated Handshaking And Destination Initiated Handshaking.
51. Block Diagram To Implement Concept Of Data Chaining Priority.
52. Flow Diagram Of Programmed IO Mode Of Transfer.
53. Flow Diagram Of Interrupt Initiated Mode Of Transfer.
54. Block Diagram Of DMA.
55. Block Diagram Of DMA Controller.

## UNIT-01

### Introduction

**Computer Architecture:** Computer Architecture refers to the design of internal components of a computer system, including the CPU, memory and the other hardware. It involves decisions about the organisation of the hardware such as instructions set architecture, the data path design and the control unit design.

**Computer Organisation:** Computer organization refers to the operational units and their interconnections that implement the architecture specification. It deals with how the components of a computer system are arranged and how they interact to perform the required operation. It concerns with the physical implementation of computer architecture.



## Difference b/w Computer Organization and Architecture

### Computer Architecture

Computer architecture describes what the computer does.

Computer architecture deals with the functional behaviour of a computer system.

Computer Architecture deals with higher level design issues.

As a programmer you can view architecture as a series of instructions, addressing modes and registers.

For designing a computer, its architecture is fixed first.

Computer architecture contains logical functions such as instructions set, registers, data types and addressing modes.

### Computer Organisation

The organisation describes how it does it.

It deals with structural relationships.

It deals with low level design issues.

The implementation of the architecture is called organization.

For designing a computer and organization is decided after the architecture.

The computer organization consists of physical units like circuit designs, peripherals and adders.



# Digital Computer Architecture

## Functional Units of Digital System

The digital computer consists of five functional units:  
Input, Memory, Arithmetic and Logic, output and control unit.




Fig. Von-Neumann Structure

**Input Unit:** The input unit accepts the digital information from user with the help of input devices such as keyboard, mouse, microphones etc.

**Memory Unit:** The memory unit is used to store programs and data. Usually two types of memory devices are used in computer system.

1. Primary storage Memory device
2. Secondary storage Memory device

**ALU:** Arithmetic and Logic Unit is responsible for performing arithmetical operation such as Add, subtract, multiplication and Division, logical operations like AND, OR, NOT.

1. **Program Counter:** A program is a series of instructions stored in the memory. These instructions tell the CPU exactly how to get the desired result.

- The sequence of instructions execution is monitored by the program counter (PC).
- It keeps track of which instruction is being executed and what the next instruction will be.

2. **Instruction Register (IR):** It is used to hold the instructions that is currently being executed.

3. **Memory Address Register & Memory Data Register:**

- These registers are used to handle the data transfer between the main memory and the processor.
- The MAR holds the address of the main memory to or from which data is to be transferred.
- The MDR is also known as MBR (Memory Buffer Register) contains the data to be written into or read from the addressed word of the main memory.

4. **General Purpose Register:** These are used to hold the operands for arithmetical and logical operation and/or used to store the result of the operation.

**Bus:** A group of wires, called bus is used to provide necessary signals for communication between modules.

- Bus is a shared transmission medium.

1. Must only be used by one device at a time.
2. When used to connect major components of computer system (CPU, memory, input/output) is called a system bus.

**Control Unit:** The control unit co-ordinates the control signals or timing signals to determine when a given action is to take place.

**Output Unit:** Output Unit sends the processed result to the user using output devices such as monitor, printer etc.

## Connections b/w the Processor and the main Memory




Fig. Connections b/w the processor and main memory

To perform execution of instruction, the processor contains a no. of registers used for temporary storage of data and some special function register as shown in figure.

The special function register include program counter, instruction register, memory address register, and memory data register.

- The system bus is separated into three functional groups:
  1. Data Bus
  2. Address Bus
  3. Control Bus




Fig. Bus Interconnection System

**Data Buses:** Data bus lines are bidirectional. CPU can read data on these lines from memory or from port as well as send data out on these lines to a memory location or to a port.

**Address Buses:** It is a unidirectional Bus with determines the maximum possible memory capacity of the system.

**Control Buses:** Control access to any use of the data and address lines. Control lines include:



- \* Memory read and memory write
- \* Input/Output read and Input/Output write
- \* Transfer acknowledgement
- \* Bus Request
- \* Bus Grant

## Types of Bus Structure

### 1. Single Bus Structure:-

In single bus structure, address bus, data bus and control bus are shown by a single bus called system bus.

In single bus structure, all units are connected to common bus system called system bus. However, with the single bus only two units can communicate with each other at a time.

The bus control lines are used to multiple request for use of the bus.

The main advantage of single bus structure is its low cost and its flexibility for attaching peripheral devices.





Fig. Single Bus Structure

Bus Arbitration:- The device that is allowed to initiate data transfer on the bus at any given time is called the bus master.

Bus arbitration is the process by which the next device to become the bus master is selected and bus master ship is transferred to it. The selection of bus master is usually done on the priority basis.

### Approaches to Bus Arbitration



Centralized Bus Arbitration:- In centralized bus arbitration, a single bus arbiter performed the required arbitration. The bus arbiter may be the processor or a separate controller connected to the bus.

Centralized bus approach is implemented by three methods:

Daisy Chaining Method:- It is a simple and cheaper method. All masters make use of the same

line for bus request.

In response to a bus request, the controller sends a bus grant if the bus is free. If not

Multiple Bus Structure:- Large number of devices on a single bus will cause performance suffer due to propagation delay and the bus may become a bottleneck.

Nowadays, the data transfer rates for video controllers and network interfaces are growing rapidly. The need of high speed shared bus is impractical to satisfy with a single bus. Thus, most computer system uses multiple buses. These buses have hierarchical structure as shown in figure:-




Fig. 1. Traditional Bus Configuration




Fig. 2 High Speed Bus Configuration

\* The bus grant signal serially propagates through each master until it encounters the first one that is requesting access to the bus.

\* This master blocks the propagation of the bus grant signal, asserts the busy line and gains the control of the bus. Therefore, any other requesting module will not receive the grant signal.




Fig. Daisy Chaining Method

Advantages:- It is a simple and cheaper method.

\* It requires the least no. of lines and this no. is independent of the no. of masters in the system.

Disadvantages:- Failure of anyone master causes the whole system to fail.


\* The priority of master is fixed by its physical location.

\* The propagation delay of bus grant signal is proportional to the no. of masters in the system. This makes arbitration slow and hence limits the no. of masters in the system.



**polling Method:** In this, the controller is used to generate the addresses for the master.

- No. of address lines required depends on the no. of masters connected in the system. For e.g. there are eight (8) masters connected in the system, at least 3 address lines are required.
- In response to a bus request, controller generates a sequence of master addresses. When a requesting master recognizes its address, it activates the busy line and begins to use the bus.




**Advantages:** The priority can be changed by altering the polling sequence stored in the controller.

- If one module fails, entire system does not fail.

**Disadvantages:** No. of address lines are variable. This may affect cost. This may require more time for configuration.

**Independent Method:** In this scheme, each master has a separate pair of bus request and bus grant lines and each pair has a priority assigned to it.

- The controller selects higher priority request first and activates signal for it.



**Advantages:** Due to separate pairs of the bus request and bus grant signals, arbitration is fast and independent of the no. of masters in the system.

**Disadvantages:** It requires more bus request and grant signals (to  $[2 \times N]$  lines for  $N$  modules).


## Distributed Bus Arbitration

In distributed bus arbitration, all devices participate in the selection of the next transmitter. In this scheme, each device on the bus is assigned a 4-bit identification number. The no. of bits used for identification depends on the no. of devices connected on the bus. When one or more devices request for the control of the bus, they initiate token or start arbitration signal and place their 4-bit identification number in the bus. In this scheme, the device having a higher no. has higher priority.

## Register Transfer Language

The microoperation is an elementary operation performed in a computer system. When the data transfer of any microoperation occurs in between registers it is known as register transfer.

The symbolic notation is used to denote or represent any micro-operation belongs to register transfer forms a statement or system is known as register transfer language.



## Features of RTL:-

- The presentation of digital function in register transfer logic is very user friendly.
- Usage of register is easier instead of flip-flops and gates.
- It describes the information flow and processing task among the data stored in the registers in a concise and precise manner.

## Basic Components of RTL:-

- The Register Transfer Logic Method uses four basic components to describe digital system. These are as follows:
  - Registers & their functions:** Registers are the electronic circuit where information can be stored. The register includes all its counter parts such as shift register, counters and many more.
  - Information:** The information stored in the registers. The information may be binary no., alphanumeric characters, control information or any other binary encoded information.
  - Operations:** The operations performed on the information stored in the registers. The operation performed on the data are called microoperations. The operation may be arithmetic, or logical operations.
  - Control functions:** The control function that activates operations and control the sequence of operation. The control function is basically, a binary variable, when it is logic one, then it initiates the operation otherwise it deactivates the operation.




**Bus Transfer** - A digital computer has many registers and it is necessary to provide data paths between them. To transfer information from one register to another, if separate lines are used between each register, there will be excess no. of wires and controlling of these wires make circuit complex.

A common bus consist of a set of common lines one for each bit of a register through which binary information is transferred one at a time.

The common bus scheme implemented into two ways -

1. Using multiplexer
2. Using Tri-State Buffer

### Implementation of Common Bus Using Multiplexer



The figure shows the implementation of common bus system for 4 registers using multiplexers. Each register has four bits numbered 0 through 3 and they are routed through multiplexer to the common bus. Here, four multiplexers are used to select 4 bits of the source register. Each multiplexer has four input lines, two select lines, one output line. The four input lines of multiplexer zero are connected to the bit zero, outputs of four registers such that bit zero of register 0 is connected to input zero, bit zero of register one is connected to input one, bit zero of register two is connected to input two and bit zero of register three is connected to input three. Similarly inputs for MUX 1 are connected to bit 1 and inputs for MUX 3 are connected to bit 3, outputs of register 0 through 3.

To avoid the complexity of the diagram only input connections for MUX 3 are physically shown.

The two selection lines  $S_1$  and  $S_0$  are connected to the selection inputs of all 4 Multiplexers. These lines choose the 4-bits of one register and transfer them into the 4-line common bus through output line. When  $S_1 S_0 = 00$  the input zero of all four multiplexers are selected and applied to the output to transfer them on the common bus.

$S_1$	$S_0$	Selected Register
0	0	Register 0
0	1	Register 1
1	0	Register 2
1	1	Register 3

Table for Selection Table.

### Memory Transfer

A memory is a collection of storage cell. Each cell stores one bit of information, the memory stores binary information in groups of bits called word. To access information from a particular word from the main memory to access, each word has different address.

The transfer of information from a memory word to the outside environment is called a read operation. The transfer of new information to be stored into the memory is called a write operation.

The data transfer between memory and processor takes place through the use of two processor registers usually called MAR (Memory Address Register) and Memory Data Register (MDR).




Fig. 1.7-16 Connection between memory and processor

In read operation, the address of the Memory word is specified by address register, AR, and the data word read from the memory is loaded into data register, DR. Abstract of this read operation is represented as:

$$\text{Read: DR} \leftarrow M[AR]$$

The right operation transfers the contents of a data register to a memory word selected by the address in the address register. The right operation is represented as:

$$\text{Write: } M[AR] \leftarrow DR$$

### Processor Organization

There are three types of processor organization:

1. General Processor Organization (Accumulator based)
2. General Register Organization
3. Stack Organization

**1. General Processor Organization:** The general processor organization includes three major

logic devices:

1. ALU
2. Registers
3. Control Unit

The internal data bus is used to transmit data between these logic devices.



1. **ALU** - It is major logic device contains the processor data processing logic.

The internal data bus of the processor is connected to the data input of ALU through the temporary register and the accumulator. The output is connected to the internal data bus.

The ALU works on either one or two data words depending on operation. It performs logical and arithmetical operation.

The output is stored in accumulator (A).




Fig. General Processor organization

2. **Registers** - The basic registers found in the most of the processors are the accumulator, program counter, stack pointer, the status register, the general purpose register, the memory address register, the instruction register and the temporary data register.

When selecting a destination register, it is possible to store the result in A.




Fig. 2.10 General bus organization for 80 registers

3. **Control Logic** - The control logic is responsible for wrapping of all other parts of the processor together. It maintains the synchronization in operation of different parts in the processor. The control logic receives the signal from instruction decoder which decodes the instructions stored in the instruction register. The control logic generates the control signal necessary to carry out this instruction.

4. **Internal Data Bus** - The internal data bus connects the different parts of processor together and it enables the communication between these parts. The data transfer through the internal data bus is controlled by control logic.

## 2. General Register Organization

It shows that how registers are selected and how data flow between register and ALU take place.

A decoder is used to select a particular register. The output of each register is connected to two multiplexers from the data buses A and B.


The selection line in each multiplexer select the input data for a particular bus.

The A and B buses form the two inputs of an ALU.

The operation select line decides the micro-operation to be performed.

The result of the microoperation is available at the output bus. The output bus is connected to the inputs of all registers, thus

**Control Bus - Word** - The binary combination of any micro-operation is known as control word. The combined value of a binary selection is specified by control word. Collection of 14 binary bits which specify any microoperation known as control word it is represented as:



General format for Control word

**Example** - To perform the operation  $R_4 \leftarrow R_1 + R_2$  we have to provide following binary selection variable to the select inputs

- SELA: 001 - To place the contents of  $R_1$  into bus A
- SELB: 010 - To place the contents of  $R_2$  into bus B.
- SELREG: 10010 - To perform the arithmetic addition A+B
- SELREG: 011 - To place the result available on output bus in  $R_4$

Binary Code	SELA	SELB	SELREG
000	Input	Input	-
001	$R_1$	$R_1$	$R_1$
010	$R_2$	$R_2$	$R_2$
011	$R_3$	$R_3$	$R_3$
100	$R_4$	$R_4$	$R_4$
101	$R_5$	$R_5$	$R_5$
110	$R_6$	$R_6$	$R_6$
111	$R_7$	$R_7$	$R_7$



### Operation selection code

00000  
00001  
00010  
00101  
00110  
01000  
01010  
01100  
01110  
10000  
11000

### Operation

Transfer A  
Increment A  
 $A+B$   
 $A-B$   
Decrement A  
 $A \text{ AND } B$   
 $A \text{ OR } B$   
 $A \text{ XOR } B$   
Complement A  
Shift right A  
Shift left A

## 3. Stack Organization

Stack is a list of data elements usually words or bytes with the accessing restriction that the elements can be added or removed at one end of the list only. This end is called the top of the stack and another end is known as bottom of the stack. Stack structure is also known as Last In First Out (LIFO) list. The term Push and POP are used to describe placing a new data element on the stack and removing the top of the data element from the stack respectively.




Fig. Block diagram of 16-word stack

### Working of POP and PUSH:

POP (Performed if stack is not empty i.e. if  $EMPTY=0$ )

$DR \leftarrow M[SP]$

$SP \leftarrow SP - 1$

if  $(SP=0)$  then

$EMPTY \leftarrow 1$

full  $\leftarrow 0$

Read them from the top of stack.  
Decrement stack pointer.

Check if stack is empty.

Mark the stack not full.

PUSH (Performed if stack is not full i.e. if  $FULL=0$ )

$MP \leftarrow SP + 1$

$MP \leftarrow DR$

if  $(SP=0)$  then  $FULL \leftarrow 1$

$EMPTY \leftarrow 0$

Increment stack pointer.  
Write them on the top of stack.

Check if stack is full.

Mark the stack not empty.

### Register Stack

A stack can be placed in a portion of a memory unit or it can be organized as a collection of finite no. of CPU registers. In a figure, 32-bit register stack is represented. The stack pointer holds the address of the register that is currently the top of the stack.





Fig. 3.31 Block Diagram of a 32-word register stack

### Memory Stack


The operation of memory stack is exactly similar to the register stack. However, it is implemented using computer memory instead of CPU register array.

The memory stack has an advantage of large size, but the operation on it is slower than that of register stack. This is because register stack is internal to the CPU and does not need any memory access.



Sharing of computer memory by program data and stack data.

**Sub-routine** In some situations, it is better to execute part of a program that is not in sequence with the main program. For example, there may be a part of a program that must be repeated many times during the execution for the entire program. Rather than writing repeated program again and again the programmer can write that part only once. This part is written separately. The part of the program which is written separately is called subroutine.





## Addressing Modes

The address of the main memory can be specified directly within the instruction.

The rules for interpreting the address fields in the instruction is known as addressing mode.

There are following types of addressing modes:

S.No	Addressing mode	Example
1	Register mode	MOV R <sub>0</sub> , R <sub>1</sub>
2	Immediate mode	MOV A, #20
3	Immediate mode	MOV A, R <sub>0</sub>
4	Register indirect	MOV (R <sub>0</sub> ), R <sub>1</sub>
5	Auto-Increment	MOV R <sub>0</sub> , R <sub>1</sub>
6	Index mode	JNZ BACK
7	Relative mode	MOV R <sub>0</sub> , R <sub>1</sub>
8	Auto-Decrement	MOV R <sub>0</sub> , R <sub>1</sub>
9	Implied mode	CMA

**Register mode:** The operand is the content of processor register.

The name of register is specified in the instruction.

Ex: MOV R<sub>0</sub>, R<sub>1</sub> → This instruction copies the content of register R<sub>0</sub> to R<sub>1</sub>.

**Absolute or Direct Mode:** The address of the location of the operand is given explicitly (in a clear and detailed manner) in the instruction.

Ex: MOV A, 2000 → This instruction copies the contents of memory location 2000 into the register A.

**Immediate Mode:** In this addressing mode, the operand is given explicitly in the instruction.

Ex: MOV A, #20 → This instruction copies the operand 20 in the register A.

**Auto Increment Mode:** The effective address of the operand is the contents of the register specified in the instruction.

After accessing the operand the contents of register are automatically incremented to address the next location.

Ex: MOV (R<sub>0</sub>), R<sub>1</sub> → This instruction copies the content of register R<sub>0</sub> into the memory location whose address is specified by content of register R<sub>0</sub>. After copy operation, the content of register R<sub>0</sub> are automatically incremented by 1.

**Auto Decrement Mode:** The contents of register specified in the instruction are decremented and then they are used as an effective address to access the memory location.

Ex: MOV R<sub>0</sub>, -R<sub>0</sub> → This instruction initially decrements the content of register R<sub>0</sub> and then decremented contents of register R<sub>0</sub> are used to address the memory location.

**Implied Mode:** In this addressing mode, opcode is specified in a detailed and clear manner. This operation is performed in accumulator.

Ex: CMA → The above instruction complements the content of accumulator.

**Example 24.2:** At memory address 200, two word instruction, load to AC is stored with a mode bit as a most significant bit.

A location 202 the address stored is 50. At location 202 next instruction is stored. The following are stored at different memory locations as shown above.

Memory location (Address)	Memory contents
200	450
201	700
202	600
203	700
204	305
205	300

**Register Indirect Mode:** The effective address of the operand is the content of a register or the main memory location whose address is given explicitly in the instruction.

$$EA = R$$

Ex: MOV A, (R<sub>0</sub>) → This instruction copies the contents of memory address by the contents of register R<sub>0</sub> into the register A.

**Index Mode:** The effective address of the operand is generated by adding a constant value (specified in the instruction) called offset to the content of register.

$$EA = R + \text{offset} \quad (X_0)$$

Ex: MOV 20, R<sub>0</sub>, R<sub>1</sub> → This instruction loads the content of R<sub>0</sub> into the memory location whose address is calculated by the addition of the content of Register R<sub>0</sub> and constant value (offset or displacement) 20.

**Relative Mode:** The effective address is determined by the index mode using program counter in place of the general purpose register.

$$EA = PC + \text{Address part of instruction}$$

Ex: JNZ BACK → This instruction causes program execution to go to the branch target location identified by the name BACK, if branch condition is satisfied.

If the content of PC is 200, while the contents of register R<sub>0</sub> is 400, X<sub>0</sub> register is 200. If all the numbers and addresses are in decimal no. find out the contents of AC and effective address for the following addressing modes.

- Direct address
- Indirect address
- Relative address
- Register indirect addressing mode

Soln:

Address	Mode	Value
200	Direct	450
201	Indirect	700
202	Relative	600
203	Register indirect	700
204	Relative	305
205	Relative	300

	EA	AC
Direct Mode	200	450
Indirect Add	(R <sub>0</sub> ) = 400	700
Relative Add	PC + Add Part Size to PC 202 + 500 = 702	305
Index	offset + Add Part to Index 100 + 500 = 600	300
Register Indirect	R <sub>0</sub> = 400	700
Register Direct	-	400



Ques. An instruction is stored at location 300 with its address field at location 201. The address field has the value 400. The register R3 contains the number 200. Evaluate the effective address if the addressing mode of the instruction is:

(i) Immediate (ii) Direct (iii) Register indirect (iv) Relative

(v) Index with R3 as the index register.  $\rightarrow [X_0 + R_3]$

Sol:  $R_3 = 200$

300	Label: R3	Mode: R3
301	400	
302	Next Add. Instruction $\rightarrow$ PC address.	

(i)  $EA = 301$

(ii)  $EA = 400$

(iii)  $EA = R_3 = 200$

(iv)  $EA = PC \text{ Add.} + \text{Add. part given in instruction}$

$$EA = 302 + 400$$

$$EA = 702$$

(v)  $EA = X_0 + \text{Add. part given in ins.}$


$$= 200 + 400$$

$$\rightarrow X_0 = R_3$$

$$EA = 600$$

Instead of the sign exponent (E), the value actually stored in the Exponent field is  $E' = E + \text{bias value}$ .

In 32-bit floating point system, bias is 127. Hence  $E' = E(\text{scaling}) + 127$




$$E' = E + 127$$

**32 bit Representation**

\* The 64-bit representation is called a double precision representation because it occupies two 32-bit words. The 64-bits are divided into three fields: Field (1) sign - 1 bit, Field (2) exponent - 11 bit, Field (3) Mantissa - 52 bit.

\* In double precision format,  $E' = E + 1023$ .



$$E' = E + 1023$$


## UNIT-02

### Arithmetic and Logic Unit

#### Floating Point Representation

To accommodate very large integers, and very small fractions, a computer must be able to represent numbers and operate on them in such a way that the position of the binary point is variable and is automatically adjusted as computation proceeds. In this case, the binary point is set to float, and the numbers are called floating point numbers. The floating point representation has three fields: sign, significant digit and exponent.

To represent the number in floating point format, first binary point is shifted to right of the first bit and the number is multiplied by the correct scaling factor to get the same value. The number is said to be in the normalised form.



The standards for representing floating point numbers in 32 bits and 64 bits have been developed by the Institute of Electrical and Electronics Engineers (IEEE).

It is also known as IEEE 754 standards.

The 32-bit standard is called a single precision representation because it occupies a single 32-bit word. The 32-bits are divided into three fields: Field 1: sign, sign-bit (1-bit), Field 2: exponent (8-bit), Field 3: Mantissa (23-bit).

Field 3: Mantissa (23-bit)

\* Represent  $(125.45)_{10}$  in single and double precision format.

2	125.9	1
2	62.9	1
2	31.4	0
2	15.7	1
2	7.8	0
2	3.9	1
2	1.9	1
2	0.9	1
2	0.4	0
2	0.2	0
2	0.1	0

$$\begin{aligned}
 & 0.125 \times 2 = 0.250 \\
 & 0.250 \times 2 = 0.500 \\
 & 0.500 \times 2 = 1.000
 \end{aligned}$$



②  $(-309.1875)_{10}$

$309 = (100110101)_2$

$= -(100110101.000)_2$

$= -1.00110101001 \times 2^8$

Single Precision

$E' = E + 127$

$E' = 8 + 127$

$E' = 135 = (10000111)_2$

S	E'	M
1	10000111	00110101001...

Double Precision

$E' = E + 1023$

$E' = 8 + 1023$

$E' = 1031 = (10000000111)_2$

S	E'	M
1	10000000111	00110101001...

③  $(-19.1875)_{10}$

$19 = (100111)_2$

$(100111.000)_2 = 1.00111001 \times 2^4$

Single Precision

$E' = E + 127$

$E' = 6 + 127$

$E' = 133 = (10000101)_2$

$0.125 \times 2 = 0.25/2$

$0.25/2 = 0.125$

$0.125 \times 2 = 0.25/2$

$0.25/2 = 0.125$

$0.125 \times 2 = 0.25/2$

$0.25/2 = 0.125$

$0.125 \times 2 = 0.25/2$

$0.25/2 = 0.125$

④  $(-153.012)_{10}$

$(1011110011.0000)_2$

$= 1.011110011 \times 2^{10}$

$E = 10$

Single Precision

$E' = E + 127$

$E' = 10 + 127$

$E' = 137 = (10001001)_2$

S	E'	M
1	10001001	01111001100...

Double Precision

$E' = E + 1023$

$E' = 1033 = (1000001001)_2$

S	E'	M
1	1000001001	01111001100...

⑤  $(1486.125)_{10}$

$(10111001110.0001)_2$

$= 1.0111001110001 \times 2^{10}$

$E = 10$

Single Precision

$E' = E + 127$

$E' = 10 + 127$

$E' = 137 = (10001001)_2$

S	E'	M
0	10001001	01110011001...

Double Precision

$E' = E + 1023$

$E' = 1029 = (1000000101)_2$

S	E'	M
1	1000000101	00111001...

⑥  $(1486.125)_{10}$

$1486 = (10110110100)_2$

$= (10110110100.0001)_2$

$= (1.0110110100001) \times 2^{10}$

Single Precision

$E' = E + 127$

$E' = 10 + 127$

$E' = 137 = (10001001)_2$

S	E'	M
0	10001001	01101101001...

Double Precision

$E' = E + 1023 + 1023$

$E' = 1033 = (1000001001)_2$

S	E'	M
0	1000001001	01101101001...

Double Precision

$E' = E + 1023$

$E' = 10 + 1023$

$E' = 1033 = (1000001001)_2$

S	E'	M
0	1000001001	01101101001...

⑦  $(1243.125)_{10}$

$(10011011011.0001)_2$

$= 1.00110110110001 \times 2^{10}$

$E = 10$

Single Precision

$E' = E + 127$

$E' = 10 + 127$

$E' = 137 = (10001001)_2$

S	E'	M
0	10001001	001101101101...

Double Precision

$E' = E + 1023$

$E' = 10 + 1023$

$E' = 1033 = (1000001001)_2$

S	E'	M
0	1000001001	001101101101...


⑧  $(170.375)_{10}$

$(10110000.011)_2$


$= 1.0110000011 \times 2^7$

$E = 7$

## Single Precision



## Double Precision




(ii)  $(-1975.433)_{10}$


$= (11110111000.0111)_2$   
 $= 1.11101110000111 \times 2^{10}$

$E' = 10$

## Single Precision



## Double Precision



## Parallel Adder

A single full-adder is capable of adding two one-bit numbers and an input carry. In order to add binary numbers with more than one bit, additional full-adders must be employed.

If n-bit, parallel adder can be constructed using number of full adder circuit connected in parallel.

Figure shows the block diagram of n-bit parallel adder using n-number of full adder circuit connected in cascade i.e., the carry output of each adder is connected to the carry input of the next higher-order adder. It should be noted that within a half adder can be used for least significant position as the carry input of a full adder is made 0 because there is no carry into the least significant bit position.




Fig. 2.4-1: Block diagram of n-bit parallel adder

## Parallel Subtractor

The subtraction of binary numbers can be done most conveniently by means of complement.

The subtraction  $A - B$  can be done by taking 2's complement of B and adding it to A. The 2's complement can be obtained by taking 1's complement and adding one to the least significant pair of bits.

The 1's complement can be implemented with inverters and a one can be added to the sum through the input carry to get 2's complement as shown in the fig.




Fig. 2.4-2: 4-bit parallel subtractor




Fig. 2.4-3: 4-bit subtractor using combinational output

## Array Multiplier


The multiplication process of binary numbers is similar to decimal nos. Actually binary multiplication is simpler than decimal multiplication because it involves 0 and 1 only.

For multiplication in binary nos., it uses n-shifts and adds to multiply n-bit binary number.

The combinational logic circuit implemented to perform such multiplication is called combinational multiplier or array multiplier. Let us generalize the multiplication process for 2x2 multiplier for two assigned 2-bit nos. - multiplicand  $A = A_1A_0$  and multiplier  $B = B_1B_0$ .

The multiplication process involves multiplication of 2-bit nos. and addition of 2-bit nos.

The multiplication of two bits can be implemented using 2 input AND gate whereas addition of 2 bits can be implemented using half adder.



## Binary Incrementer

We have seen that the increment micro-operation adds one to a number in register. This micro-operation can be easily implemented with a binary counter every time. In a binary counter, every time the count enable is active, the clock pulse transition increments the count.

The counter is a sequential circuit. The fig shows a combinational circuit to implement increment micro-operation. Here, one of the inputs to the least significant half-adder (HA) is connected to logic 1 and the other input is connected to the least significant bit of the number to be incremented. The output carry from lower order half adder is connected to the one of the inputs of the next higher order half adder. Such circuit gets the four bit number from bits  $A_3$  through  $A_0$ , adds one to it, and generates the incremented output in  $S_3$  through  $S_0$ . If the number to be incremented is 1111, the output carry  $C_4$  is generated and we get 0000 at  $S_3$  through  $S_0$ .







Fig. 2.10.3 2's bit combinational array multiplier

## Booth Multiplication



## Algorithm

Step 1: Load  $A = 0$ ;  $Q_{n+1} = 0$   
 $B = \text{Multiplicand}$   
 $Q = \text{multiplier}$   
 $SC = n$

Step 2: Check the status of  $Q_n Q_{n+1}$

If  $Q_n Q_{n+1} = 01$  perform  $A \leftarrow A + B$


If  $Q_n Q_{n+1} = 10$  perform  $A \leftarrow A - B$

Step 3: Arithmetic shift right:  $A, Q_n, Q_{n+1}$

Step 4: Decrement sequence counter if not zero, repeat steps through 4.

Step 5: Stop

## Algorithm



Initial settings:  $A = 0$  and  $Q_{n+1} = 0$

Hardware implementation of signed binary multiplier

## ① Evaluate

### ① 9 \* 17

$$B = 9 = 0100101$$

$$\bar{B} + 1 = 110111$$

$$Q = 17 = 010001$$

$Q_n$	$Q_{n+1}$	$B = 0100101$ $\bar{B} + 1 = 110111$ Initial	A	Q	$Q_{n+1}$	SC
1	0	$A \leftarrow A + B + 1$ Arith(A, B, $Q_{n+1}$ )	000000 110111 110111	010001	0	110
0	1	$A \leftarrow A + B$ Arith(A, B, $Q_{n+1}$ )	010101 010010 010010	010001	0	101
0	0	Arith(A, B, $Q_{n+1}$ )	000001 000010 000010	010001	0	100
0	0	Arith(A, B, $Q_{n+1}$ )	000000 000000 000000	010001	0	010
1	0	$A \leftarrow A + \bar{B} + 1$ Arith(A, $\bar{B}$ , $Q_{n+1}$ )	110111 110111 110111	110000	1	001
0	1	$A \leftarrow A - B$ Arith(A, B, $Q_{n+1}$ )	000011 000100 000100	011001	0	000

$$B * Q = 000010011001$$

## ② -13 \* 16

$$B = -13 = 11011 \rightarrow \bar{B} + 1 = 00101$$

$$Q = 16 = 010000$$

$$+13 = 001101$$

1's complement

$$+1100101$$

$$-13 = 11011$$

$Q_n$	$Q_{n+1}$	$B = 11011$ $\bar{B} + 1 = 00101$ Initial	A	Q	$Q_{n+1}$	SC
0	0	Arith(A, B, $Q_{n+1}$ )	000000	010000	0	110
0	0	Arith(A, B, $Q_{n+1}$ )	000000	001000	0	100
0	0	Arith(A, B, $Q_{n+1}$ )	000000	000100	0	011
0	0	Arith(A, B, $Q_{n+1}$ )	000000	000010	0	010
1	0	$A \leftarrow A + \bar{B} + 1$ Arith(A, $\bar{B}$ , $Q_{n+1}$ )	001101 001101 001101	000010	1	001
0	1	$A \leftarrow A - B$ Arith(A, B, $Q_{n+1}$ )	110011 110011 110011	110000	0	000

$$B * Q = 111100110000$$

③ 18 \* -14

$$B = 18 = 010010$$

$$Q = -14 = 110010$$

$$R = 001110$$

↓ 2's complement

$$= 110010 + 1$$

$$= 110011$$

$Q_n$	$Q_{n+1}$	$B = 010010$ $B+1 = 110011$	$A$	$Q$	$Q_{n+1}$	$SC$
		1n101	000000	110011	0	110
0	0	$A \leftarrow A \oplus B_n$	000000	011001	0	101
1	0	$A \leftarrow A + B+1$	101110 101110			
		$A \leftarrow A \oplus B_{n+1}$	110111	001100	1	100
0	1	$A \leftarrow A \oplus B$	010010 010010	110010	0	011
		$A \leftarrow A \oplus B_{n+1}$	010010	010010	0	010
0	2	$A \leftarrow A \oplus B_{n+1}$	000010	010010	0	010
1	0	$A \leftarrow A + B+1$	101110 110000			
		$A \leftarrow A \oplus B_{n+1}$	111000	010010	1	010
1	1	$A \leftarrow A \oplus B_{n+1}$	111000	010010	1	010

$$B \oplus Q = 1110001010$$

④ -12 \* -11

$$B = -12 = 010100$$

$$Q = -11 = 101011$$

$$+12 = 01100$$

↓ 2's comp

$$B = 01100 + 1$$

$$+12 = 10100$$

$$+11 = 01011$$

↓ 2's comp

$$Q = 10101 + 1$$

$$+11 = 10100$$

$Q_n$	$Q_{n+1}$	$B = 10100$ $B+1 = 11100$	$A$	$Q$	$Q_{n+1}$	$SC$
		1n101	000000	10101	0	101
1	0	$A \leftarrow A \oplus B+1$	011100 011100			
		$A \leftarrow A \oplus B_{n+1}$	001100	01010	1	100
0	1	$A \leftarrow A \oplus B$	111000 111000	01010	0	011
		$A \leftarrow A \oplus B_{n+1}$	111000	01010	0	010
1	0	$A \leftarrow A + B+1$	011100 011100			
		$A \leftarrow A \oplus B_{n+1}$	001100	10010	1	010
0	1	$A \leftarrow A \oplus B$	111000 111000	01010	0	011
		$A \leftarrow A \oplus B_{n+1}$	111000	01010	0	010
1	0	$A \leftarrow A + B+1$	011100 011100			
		$A \leftarrow A \oplus B_{n+1}$	001100	10010	1	010

$$B \oplus Q = 0010010100$$

## Look Ahead Carry Adder


CLA  
↳ Carry Look Ahead

- It is also known as fast adder / high speed adder.
- In ripple carry adder, the sum and carry outputs of any stage cannot be produced until the input carry occurs, this leads to a time delay in the addition process.
- This delay is known as carry propagation delay.

Considering the example:

$$\begin{array}{r} 0101 \\ + 0011 \\ \hline 1000 \end{array}$$

- Addition of the LSB position produces a carry into the second position.
- This carry, when added to the bits of the second position, produces a carry for the third position. The latter carry when added to the bits of third position, produces a carry to the last position.
- One method of speeding up of this process by eliminating interstage carry delay is called look ahead carry addition.
- It uses two functions - carry generate (G) and carry propagate (P).



Full Adder Circuit

- We define two functions carry generate and carry propagate as follows:

$$\begin{aligned} P_i &= A_i \oplus B_i \\ G_i &= A_i B_i \end{aligned} \quad \text{--- (1)}$$

- The output sum and carry can be expressed as:

$$\begin{aligned} S_i &= P_i \oplus C_i \\ C_{i+1} &= G_i + P_i C_i \end{aligned} \quad \text{--- (2)}$$

- $G_i$  is called carry generate and it produces a carry when both  $A_i$  and  $B_i$  are 1, regardless of the input carry.
- $P_i$  is called carry propagate because it is term associated with propagation of carry  $G_i$  to  $C_{i+1}$ .
- For example, 4 stage carry look ahead adder can be defined as follows.
- For initial condition,  $C_0 = C_{in}$ , which is equal to zero.

Put  $i=0$  in eq (2)

$$\begin{aligned} C_1 &= G_0 + P_0 C_0 \\ C_2 &= G_1 + P_1 C_1 \end{aligned} \quad \text{--- (3)}$$

$i=1$

$$C_1 = G_0 + P_0 C_0$$

where  $G_i = A_i B_i$  and  $P_i = A_i \oplus B_i$  and  $C_0 = 0$

Hence  $C_1 = G_0 + P_0 C_0$

now put  $i=1$  in eq (2)

$$\begin{aligned} C_2 &= G_1 + P_1 C_1 \\ C_2 &= G_1 + P_1 (G_0 + P_0 C_0) \\ C_2 &= G_1 + P_1 G_0 + P_1 P_0 C_0 \end{aligned} \quad \text{--- (4)}$$

now put  $i=2$  in eq (2)

$$\begin{aligned} C_3 &= G_2 + P_2 C_2 \\ C_3 &= G_2 + P_2 (G_1 + P_1 G_0 + P_1 P_0 C_0) \\ C_3 &= G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_0 \end{aligned} \quad \text{--- (5)}$$





part 1-3 eq. 3

$$C_0 = B_3 + B_0$$

$$C_1 = B_2 + B_1(B_0 + B_3) + B_0(B_0 + B_3)$$

$$C_2 = B_1 + B_0(B_0 + B_3) + B_1(B_0 + B_3) + B_0(B_0 + B_3)$$




## Booth's Division Algorithm

The division process for binary number is similar to decimal number. In division process, first the bits of the dividend are examined from left to right until the set of bits examined represents a no. of number greater than or equal to the divisor until this condition occurs, 0's are placed in the quotient from left to right when the condition is satisfied one is placed in the quotient and the divisor is subtracted from the partial dividend.

This result is termed as partial remainder.

## Restoring Booth's Division Algorithm



Hardware to implement binary division


## Division operation steps:

1. Shift A and Q left one binary operation position.
2. Subtract divisor (i.e. add 2's complement of divisor (B)) from A and place answer back in A ( $A \leftarrow A - B$ ).
3. If the sign bit of A is 1, set Qn to 0 and add divisor back to A.

Initial A, restore A's 0th bit, set Qn to 1.

4. Repeat steps 1, 2 and 3 n times.

A flowchart for division operation is as shown in Fig. 2.1.3.



∴ Flowchart for restoring division algorithm

Perform the division of the following using restoring division algorithm.

1. Dividend = 1010 and Divisor = 0111

Dividend (D) = 1010  
Divisor (B) = 0111  
B = 0111  
SC = 11101

Operation	A	B	SC
Initial	0000	0111	1110
Shift left (A, Q)	0000	0111	
$A \leftarrow A + B$	0111	0111	
Set $Q_n = 0$	0111	0111	
$A \leftarrow A + B$	0111	0111	111
Shift left (A, Q)	1110	0111	1000
$A \leftarrow A - B$	1111	0111	
Set $Q_n = 0$	1111	0111	
$A \leftarrow A - B$	1111	0111	
Shift left (A, Q)	1111	0111	0001
$A \leftarrow A + B$	1111	0111	
Set $Q_n = 1$	1111	0111	0001
Shift left (A, Q)	1111	0111	0011
$A \leftarrow A + B$	1111	0111	
Set $Q_n = 1$	1111	0111	0011

∴ Quotient = 0011  
Remainder = 0001

(ii) 17 ÷ 3

$$8 = 3 = 000011$$

$$Q = 17 = 10001$$

$$B = 000011$$

$$\bar{B} = 111101$$

Operation	A	Q	SC
Initial	000000	10001	100
Shift Left (A, Q)	000001	100010	
$A \leftarrow A + B$	111101		
	011110		
Set $Q_n \leftarrow 0$	000011		
$A \leftarrow A + B$	000001		100
Shift Left (A, Q)	000010	00100	
$A \leftarrow A + B$	111101		
	011110		
Set $Q_n \leftarrow 0$	000011		
$A \leftarrow A + B$	000001		010
Shift Left (A, Q)	000100	01001	
$A \leftarrow A + B$	111101		
	010001		010
Set $Q_n \leftarrow 1$			
Shift Left (A, Q)	000010	10010	
$A \leftarrow A + B$	111101		
	011110		
Set $Q_n \leftarrow 0$	000011		
$A \leftarrow A + B$	000001		001

Shift Left (A, Q) 00011  
 $A \leftarrow A + B$  11011  
 Set  $Q_n \leftarrow 0$  11110  
 $A \leftarrow A + B$  01011  
 00011

Remainder = 00011

Quotient = 01010

(iv) 1000 / 111

$$Q = 1000$$

$$B = 00111$$

$$\bar{B} = 11001$$

Operation	A	Q	SC
Initial	00000	1000	100
Shift Left (A, Q)	00001	0000	
$A \leftarrow A + B$	11001		
	01010		
Set $Q_n \leftarrow 0$	00111		
$A \leftarrow A + B$	00001		011
Shift Left (A, Q)	00010	0000	
$A \leftarrow A + B$	11001		
	01011		
Set $Q_n \leftarrow 0$	00111		
$A \leftarrow A + B$	00010		010
Shift Left (A, Q)	00100	0000	
$A \leftarrow A + B$	11001		
	01101		
Set $Q_n \leftarrow 0$			

Shift Left (A, Q)

000101

00101

 $A \leftarrow B + 1$ 

111101

000010

Set  $Q_n \leftarrow 1$ 

17 ÷ 3 = 000010 → Quotient

0001 → Remainder

(iii) 1101 / 101

$$Q = 1101$$

$$B = 0101$$

$$\bar{B} = 1101$$

Operation	A	Q	SC
Initial	00000	1101	100
Shift Left (A, Q)	00001	1010	
$A \leftarrow A + B$	11011		
	01010		
Set $Q_n \leftarrow 0$	00101		
$A \leftarrow A + B$	00001		011
Shift Left (A, Q)	00011	0100	
$A \leftarrow A + B$	11011		
	01110		
Set $Q_n \leftarrow 0$	00101		
$A \leftarrow A + B$	00011		010
Shift Left (A, Q)	00110	1000	
$A \leftarrow A + B$	11011		
	01011		
Set $Q_n \leftarrow 1$			

 $A \leftarrow A + B$ 

11101

00111

00100

Shift Left (A, Q)

01000

0001

 $A \leftarrow A + B$ 

11001

00001

Set  $Q_n \leftarrow 0$  $A \leftarrow A + B$ 

00001

000

Shift Left (A, Q)

00010

0010

 $A \leftarrow A + B$ 

11001

01011

Set  $Q_n \leftarrow 0$  $A \leftarrow A + B$ 

00011

00010

1000

Quotient = 0001

Remainder = 00001

### Non-Restoring Division

Consider the sequence of operations that take place after the subtraction operation in the restoring algorithm.

If A is positive

Shift left and subtract

divisor  $\rightarrow 2A - B$ 

If A is negative

Restore  $\rightarrow A + B$ 

shift left and subtract

divisor  $\rightarrow 2(A + B) - B$  $= 2A + B$



Looking at the above operations that take place after the subtraction operation.

Looking at the above operations, we can write following steps for non-restoring algorithm.


Step 1: If the sign of A is 0, shift A and Q left one bit position and subtract divisor from A, otherwise, shift A and Q left and add divisor to A. If the sign of A is 0, set  $Q_n$  to 1, otherwise, set  $Q_n$  to 0.

Step 2: Repeat steps 1 and 2 for n times.

Step 3: If the sign of  $A_n$  is 1, add divisor to A.

Note: Step 3 is required to leave the proper positive remainder in A at the end of n cycles.


A flowchart for non-restoring division operation is as shown in Fig 2.11(b).



(i) 1101 / 11

$Q = 11 = 1001$   
 $B = 3 = 0011$   
 $A = 00011$   
 $B+1 = 11101$

Operation	A	Q	SC
Initial	00000	1001	101
Shift Left (A, Q)	00001	00010	
$A \leftarrow A + B$ Set $Q_n \leftarrow 0$	11101 11110		100
Shift Left (A, Q)	11100	00100	
$A \leftarrow A + B$ Set $Q_n \leftarrow 0$	00011 11111		011
Shift Left (A, Q)	11110	01001	
$A \leftarrow A + B$ Set $Q_n \leftarrow 1$	00011 00001		010
Shift Left (A, Q)	00010	10010	
$A \leftarrow A + B$ Set $Q_n \leftarrow 0$	11110 11111		001
Shift Left (A, Q)	11111	00101	
$A \leftarrow A + B$ Set $Q_n \leftarrow 1$	00011 00010		000



(i) 1101 / 11

$Q = 1101$   
 $B = 0011$   
 $A = 00011$   
 $B+1 = 11101$

Operation	A	Q	SC
Initial	00000	1101	100
Shift Left (A, Q)	00001	1010	
$A \leftarrow A + B$ Set $Q_n \leftarrow 0$	11101 11110		011
Shift Left (A, Q)	11101	0101	
$A \leftarrow A + B$ Set $Q_n \leftarrow 1$	00011 00000		
Shift Left (A, Q)	00010	1010	
$A \leftarrow A + B$ Set $Q_n \leftarrow 0$	11101 11101		001
Shift Left (A, Q)	11101	0100	
$A \leftarrow A + B$ Set $Q_n \leftarrow 1$	00011 00011		000
Shift Left (A, Q)	00011	0000	
$A \leftarrow A + B$ Set $Q_n \leftarrow 0$	00011 00001		000

(ii) 19/4

$Q = 12 = 10011$   
 $B = 0100$   
 $A = 000100$   
 $B+1 = 111011$   
 $B+1 = 11100$

Operation	A	Q	SC
Initial	000000	10011	101
Shift Left (A, Q)	000001	01100	
$A \leftarrow A + B$ Set $Q_n \leftarrow 0$	11100 11101		100
Shift Left (A, Q)	11100	01100	
$A \leftarrow A + B$ Set $Q_n \leftarrow 0$	000100 111110		011
Shift Left (A, Q)	11100	11001	
$A \leftarrow A + B$ Set $Q_n \leftarrow 1$	000100 000000		010
Shift Left (A, Q)	000100	10010	
$A \leftarrow A + B$ Set $Q_n \leftarrow 0$	11100 11101		001
Shift Left (A, Q)	11101	10010	
$A \leftarrow A + B$ Set $Q_n \leftarrow 0$	000100 000100		000
Shift Left (A, Q)	000100	00010	
$A \leftarrow A + B$ Set $Q_n \leftarrow 0$	000100 000100		000





destination operand and ADD is the operation to be performed on the operands. Thus, the general instruction format for three address instruction is:-

opcode, Destination operand, Source operand 1, Source operand 2

If 16 bits are required to specify one memory address, three 32 bits are required to specify three operands and 1 bit required to specify microoperation.

Example: WAP to evaluate the arithmetic statement  $Y = (A+B) * (C+D)$  by using 3-address instruction format.

ADD R<sub>1</sub>, A, B       $R_1 \leftarrow m[A] + m[B]$   
ADD R<sub>1</sub>, C, D       $R_1 \leftarrow m[C] + m[D]$   
MUL Y, R<sub>1</sub>, R<sub>1</sub>       $m[Y] \leftarrow R_1 * R_1$

## 2. Two-Address Instruction

Two-address instruction can be represented symbolically as:-

ADD A, B.

This instruction adds the content of variable A and B and stores the sum in variable A destroying its previous contents. Next operand B is source operand and operand A is serves as both source and destination operand. The general instruction format as follows:-

opcode, source operand, destination operand.

Example:  $Y = (A+B) * (C+D)$  using 2-address instruction format.

MOV R<sub>1</sub>, A       $R_1 \leftarrow m[A]$   
ADD R<sub>1</sub>, B       $R_1 \leftarrow R_1 + m[B]$   
MOV R<sub>2</sub>, C       $R_2 \leftarrow m[C]$   
ADD R<sub>2</sub>, D       $R_2 \leftarrow R_2 + m[D]$   
MUL R<sub>1</sub>, R<sub>2</sub>       $R_1 \leftarrow R_1 * R_2$   
MOV Y, R<sub>1</sub>       $m[Y] \leftarrow R_1$

PUSH A       $TOS \leftarrow m[A]$   
PUSH B       $TOS \leftarrow m[B]$   
ADD       $TOS \leftarrow m[A] + m[B]$   
PUSH C       $TOS \leftarrow m[C]$   
PUSH D       $TOS \leftarrow m[D]$   
ADD       $TOS \leftarrow m[C] + m[D]$   
MUL       $TOS \leftarrow m[A] + m[B] * m[C] + m[D]$   
POP Y       $m[Y] \leftarrow TOS$

WAP to evaluate using 3, 2, 1, 0 address instruction format

$$Y = \frac{A(B+C(D+E))}{F(G+H)}$$

## 3-address Instruction

ADD R<sub>1</sub>, D, E       $R_1 \leftarrow m[D] + m[E]$   
MUL R<sub>1</sub>, C, R<sub>1</sub>       $R_1 \leftarrow m[C] * R_1$   
ADD R<sub>2</sub>, R<sub>1</sub>, B       $R_2 \leftarrow m[B] + R_1$   
MUL R<sub>2</sub>, A, R<sub>2</sub>       $R_2 \leftarrow m[A] * R_2$   
ADD R<sub>3</sub>, G, H       $R_3 \leftarrow m[G] + m[H]$   
MUL R<sub>3</sub>, F, R<sub>3</sub>       $R_3 \leftarrow m[F] * R_3$   
DIV X, R<sub>3</sub>, R<sub>2</sub>       $m[X] \leftarrow R_3 / R_2$

## 2-address Instruction

MOV R<sub>1</sub>, D       $R_1 \leftarrow m[D]$   
ADD R<sub>1</sub>, E       $R_1 \leftarrow R_1 + m[E]$   
MUL R<sub>1</sub>, C       $R_1 \leftarrow R_1 * m[C]$   
ADD R<sub>1</sub>, B       $R_1 \leftarrow R_1 + m[B]$   
MUL R<sub>1</sub>, A       $R_1 \leftarrow R_1 * m[A]$   
MOV R<sub>1</sub>, H       $R_1 \leftarrow m[H]$

## 3. One-address instruction format

The one address instruction can be represented symbolically as:-  
ADD B.

This instruction adds the content of variable B into the processor register called accumulator and stores the sum back into the accumulator destroying the previous contents of the accumulator. In this instruction, the second operand is assumed to be implicit. tally in a unique location accumulator. The general instruction format for one address instruction is:-  
operation, source.

In one add instruction we use load and store instruction type.

$$Eq: Y = (A+B) * (C+D)$$

LOAD A       $AC \leftarrow m[A]$   
ADD B       $AC \leftarrow AC + m[B]$   
STORE P       $m[P] \leftarrow AC$   
LOAD C       $AC \leftarrow m[C]$   
ADD D       $AC \leftarrow AC + m[D]$   
MUL P       $AC \leftarrow AC * P$   
STORE Y       $m[Y] \leftarrow AC$

## 4. Zero address instruction

In these instruction, the location of all operands are defined implicitly. Such instructions are found in a machine that store operands in a structure called pushdown stack.

$$Eq: Y = (A+B) * (C+D)$$

Postfix:  $AB+CD+*$

ADD R<sub>1</sub>, G       $R_1 \leftarrow R_1 + m[G]$   
MUL R<sub>1</sub>, P       $R_1 \leftarrow R_1 * m[P]$   
DIV R<sub>1</sub>, R<sub>2</sub>       $R_1 \leftarrow R_1 / R_2$   
MOV X, R<sub>1</sub>       $m[X] \leftarrow R_1$

## 1-address Instruction

LOAD R       $AC \leftarrow m[R]$   
ADD G       $AC \leftarrow AC + m[G]$   
MUL P       $AC \leftarrow AC * m[P]$   
STORE P       $m[P] \leftarrow AC$   
LOAD E       $AC \leftarrow m[E]$   
ADD D       $AC \leftarrow AC + m[D]$   
MUL C       $AC \leftarrow AC * m[C]$   
ADD B       $AC \leftarrow AC + m[B]$   
MUL A       $AC \leftarrow AC * m[A]$   
DIV P       $AC \leftarrow AC / m[P]$   
STORE X       $X \leftarrow AC$

## 0-address Instruction

$$Postfix: ABCDE + * * FGH + *$$

PUSH A       $TOS \leftarrow m[A]$   
PUSH B       $TOS \leftarrow m[B]$   
PUSH C       $TOS \leftarrow m[C]$   
PUSH D       $TOS \leftarrow m[D]$   
PUSH E       $TOS \leftarrow m[E]$   
ADD       $TOS \leftarrow m[D] + m[E]$   
MUL       $TOS \leftarrow m[D] + m[E] * m[C]$   
ADD       $TOS \leftarrow m[D] + m[E] * m[C] + m[B]$   
MUL       $TOS \leftarrow m[D] + m[E] * m[C] + m[B] * m[A]$   
PUSH F       $TOS \leftarrow m[F]$   
PUSH G       $TOS \leftarrow m[G]$   
PUSH H       $TOS \leftarrow m[H]$

ADD  $TOS \leftarrow m[E] + m[R]$   
 MUL  $TOS \leftarrow m[E] + m[R] * m[R]$   
 DIV  $TOS \leftarrow m[E] + m[R] / m[R]$   
 POP  $m[X] \leftarrow TOS$

WAP to evaluate  $X = (A+B * C) / (D-E * F)$  using all address instructions.

### 3-address instruction

MUL  $R_1, R_2, R_3$   
 ADD  $R_1, R_2, R_3$   
 SUB  $R_1, R_2, R_3$   
 DIV  $R_1, R_2, R_3$

### 2-address instruction

MOV  $R_1, C$   
 MOV  $R_1, R_2$   
 ADD  $R_1, R_2$   
 SUB  $R_1, R_2$   
 DIV  $R_1, R_2$   
 MUL  $R_1, R_2$   
 DIV  $R_1, R_2$   
 MOV  $R_1, R_2$

### 1-address instruction

LOAD E  
 DIV F  
 STORE R  
 LOAD D  
 SUB R  
 LOAD C  
 MUL B  
 ADD A  
 DIV R  
 STORE X

### 0-address instruction

Postfix:  $ABC++DEF--$   
 PUSH A  
 PUSH B  
 PUSH C  
 MOD  
 ADD  
 POP D  
 PUSH E  
 POP F  
 DIV  
 SUB  
 DIV  
 POP X

**Instruction type** - A computer has a set of instructions which can be classified as:

1. Data Transfer Instruction
2. Arithmetic Instructions
3. Logical Instructions
4. Shift and rotate Instructions
5. Program Control Instruction

**1. Data Transfer Instruction** - Data transfer instructions perform the following data transfer operations:

-tion:-

- 1. Data transfer between memory and CPU register.
- 2. Data transfer b/w CPU and registers.
- 3. Data transfer b/w processor and input/output device.

Instruction	Mnemonic	Description
Load	LD	It transfers data from specified memory location to the processor register, usually accumulator.
Store	ST	It transfers data from processor register (usually accumulator) to the specified memory location.
Move	MOV	It transfers data between processor registers and memory or between two memory words.
Exchange	XCH	It swaps data b/w two registers or a register and a memory word.
Pop	POP	It transfers data from stack memory (Top of Stack) to the processor register.

### 2. Arithmetic Instructions

Instruction	Mnemonic	Description
Add	ADD	It adds the contents of two operands.
Subtract	SUB	It subtracts the contents of two operands.
Increment	INC	It adds 1 to the value stored in a register or memory word.
Decrement	DEC	It subtracts 1 from the value stored in a register or memory word.
Multiply	MUL	It multiplies the contents of two operands.

### 3. Logical Instructions

Instruction	Mnemonic	Description
AND	AND	It logically ANDs the individual bits of the operands.
OR	OR	It logically ORs the individual bits of the operands.
Clear	CLR	It clears the specified operand to be replaced by 0.
Complement	COM	It gives 1's complement of the specified operand.
Set carry	STC	It sets the carry bit to 1.
Clear carry	CLC	It resets the carry bit to 0.



#### 4. Shift and Rotate Instructions

Instruction	Mnemonic	Description
Logical shift left	SLL	It shifts the contents of the specified register 1-bit position towards left and fills vacant bit (rightmost) with 0.
Logical shift right	SRR	It shifts the contents of the specified register 1-bit position towards right and fills vacant bit (leftmost) with 0.
Rotate right	ROR	It rotates (circular-shifts) right the contents of specified register.
Rotate left	ROL	It rotates (circular-shifts) left the contents of a specified register.
Arithmetic shift left	ASHL	It shifts the contents of specified register 1-bit position towards left and fills vacant bit (rightmost) with sign.

#### 5. Program Control Instructions

Instruction	Mnemonic	Description
Branch	BR	It transfers program control to the specified address.
Jump	JMP	It transfers program control.
Skip	SKP	It skips the next instruction.
Call	CALL	It saves the address of the next instruction in the stack and transfers the program control to the specified address.
Return	RET	It reads the address from the top of stack and transfers the program control to the read address.

#### Register (CAR)

The output from CAR provides the address for the control memory. The contents of CAR are incremented and applied to the multiplexer and to the stack register file. The register selected in the stack is determined by the stack pointer.

Inputs  $I_2, I_1$  and  $I_0$  &  $T$  derived from the ED and SR fields of microinstruction specify the operation for the sequencer.

They specify the input source to the multiplexer also generate push and pop signals required for stack pointer operation.

Stack pointer is a 3-bit register and it gives the address of the stack file consist of  $(2^3 = 8)$  eight registers. Initially, the stack pointer is cleared and point address zero in the stack. During push operation, it is possible to write data into the stack at the address specified by the stack pointer. After data is written, stack pointer is incremented by 1 to get ready for the next push operation.

$I_2$	$I_1$	$I_0$	$T$	$S_1$	$S_0$	Operation	Description
X	0	0	X	0	0	CAR ← EIA	Transfer external address
1	0	1	1	0	1	CAR ← BR, SR ← CAR + 1	Branch to arithmetic address for next instruction address in stack (first operation)
0	0	1	1	0	1	CAR ← BRA	Transfer branch address
X	1	0	0	1	0	CAR ← SR	Transfer from stack register
0	1	1	1	1	1	CAR ← CAR + 1	Increment address

Fig. Typical microoperation sequencer organization.

#### Micro-operation

To fetch, decode and execute cycles, the processor unit has to perform set of operations called micro-operation. These operations include -

1. Transfer a word of data from one CPU register to the another.
2. Perform the arithmetic or logic operations on the data from the CPU registers and store the result in a CPU register.
3. Fetch a word of data from specified memory location, and load them into a CPU register.
4. Store a word of data from a CPU register into specified memory location.

**Micro-code** - The translation of symbolic micro-operation to binary produces a binary micro-program called micro-code.

**Microprogram** - A sequence of one or more micro-operations designed to perform specific operation is called microprogram.

**Control memory** - A memory that is part of control unit is referred to as a control memory. It stores the sequence of micro-operations to be performed to execute micro-instruction.

**Microprogram Sequencer** - It is a sub-unit of microprogram control unit which provides an address to the control memory is called microprogram sequencer. The next address logic of the sequencer determines the specific address source to be loaded into the control address register. The block diagram of microprogram sequencer that selects an address from four location and routes it into control address.




Fig. Typical microprogram sequencer organization. Address selection in control memory.

**Pre-fetching micro-instruction** - The disadvantage of micro-program control is that it results slower operating speed because of the time it takes to fetch microinstruction from the control memory. This problem can be solved by pre-fetching the next microinstruction while the current one is being executed. In this technique, the execution time can be overlapped with the fetch time.




sometimes, the address of the next microinstruction is determined from the status flag and from the result of currently executed microinstruction. In such cases, the fetching of a new instruction sometimes fetches a wrong microinstruction. So, in such case, the fetch must be repeated with correct address which require more complex hardware.

The pre-fetching technique is used to increase execution speed.

Comparison b/w hardwired control and micro-programmed

S.No	Characteristics	Hardwired control	Micro-programmed control
1.	Speed	Fast	Slow
2.	Implementation	Hardware	Software
3.	Flexibility	Not flexible	Flexible
4.	Ability to handle large/complex instructions	Somewhat difficult	Easier
5.	Ability to support operating system and diagnostic features	Very difficult	Easy
6.	Design process	Difficult for more generation	Easy
7.	Memory	Not used	Control memory used (RAM or ROM)
8.	Chip area efficiency	Not relevant	Uses more area
9.	Used in	RISC processor	CISC processor

After execution of each instruction, an signal is generated which reset control step counter and make it ready for generation of next instruction.



### Advantages of Hardwired Control Unit

1. Hardwired control unit is fast because control signals are generated by combinational circuits.
2. The delay in generation of control signals depends upon the no. of gates.
3. It has greater chip area efficiency since its entire area on-chip.

### Disadvantages of Hardwired Control Unit

- 1. More the control signals required by CPUs more complex will be the design of control unit.
- 2. Modifications in control signal are very difficult. That means it requires rearranging of units in the hardware circuit.
- It has greater chip area.

10.	Output generation	On the basis of input signal	On the basis of control line.
11.	Control functions	Implemented in hardware	Implemented in software
12.	Instruction set size	usually under 100 instructions	usually over 100 instructions
13.	ROM size	—	2K to 16K by 20-40bit wide instructions

**Hardwired Control Unit :-** In the hardwired control unit,

3. It is difficult to correct mistake in original design or adding new feature in existing design of control unit.

### Microprogrammed Control Unit / Software Based Control Unit

Microprogramming is a method of control unit design in which the control signal selection and sequencing information is stored in control memory.


The control signals do not activate at any time which are specified by a microinstruction which is fetched from control memory.

The microprograms are stored in control memory and their addresses are generated by microprogram sequencer.

The components of microprogram control unit works together as follows:-

1. The control address register ( $\mu PC$ ) holds the address of next microinstruction to be issued.
2. Every time a new instruction is loaded into IR.
3. When address is available in control address register, the sequencer issues READ command to the control memory.
4. After issue of READ command, the word from the addressed location is read into the microinstruction register.
5. The  $\mu PC$  is then automatically incremented by the clock.
6. The content of microinstruction register generates control signals which are delivered to various parts of processor in the correct sequence.






**Micro Instruction:-** A each word in the control memory is a micro instruction which specify the control signals to be activated to perform one or more micro-operation. And instructions that control the data flow and sequencing in a processor and a more fundamental level of machine instruction is known as micro instruction.

\* A micro instruction is usually consist of 4 parts :-

- A micro instruction is usually consists of four parts:-
- (1) Microinstruction field denoted as  $F_1, F_2, F_3$
  - (2) Condition branching (CB)
  - (3) Branch field (BF)
  - (4) Address field (AD)
- The general format of micro-instruction is as follows:-



## Techniques of grouping control signals / List 2-techniques


### / Difference b/w Horizontal & Vertical Micro /

#### Types of Microinstruction


The grouping of control signals can be done using two techniques:

1. Vertical Micro Instruction Organization
2. Horizontal Micro Instruction organization

**1. Horizontal Micro Instruction Organization:-** With the help of dedicated binary format we can represent the control signals in the horizontal micro-program. Here  $n$ -bit encoding is needed  $n$ -control signals. A higher degree of parallelism is provided by the horizontal organization. With the help of single control point, each bit is identified in the horizontal microprogramming.



**Vertical Micro Instruction Org<sup>n</sup>:-** In contrast to, the horizontal micro-programming a higher degree of encoding and variable format can be applied in the vertical microprogramming organization. With the help of vertical organization, we can minimize the length of microinstruction as well as prevent the length of microinstruction from being directly affected by the increasing memory capacity.



S.No.	Horizontal $\mu$ -programmed CU	Vertical $\mu$ -programmed CU
1.	It supports longer control word.	It supports shorter control word.
2.	It allows a higher degree of parallelism. If degree is $n$ , then $n$ control signals are enabled at a time.	It allows a low degree of parallelism. i.e. the degree of parallelism is either 0 or 1.
3.	No additional hardware is required.	Additional hardware in the form of decoders is required to generate control signals.

4. It is faster than a vertical micro-programmed control unit.	5. It is slower than a horizontal micro-programmed control unit.
6. It is less flexible than a vertical micro-programmed control unit.	7. It is more flexible than a horizontal micro-programmed control unit.

## \* Execution of a complete instruction

As we know that for performing any micro-operation, we have to follow instruction cycle. Execution is a sub-cycle of instruction cycle.


Let us find the complete control sequence for execution of the instruction  $ADD R_3, R_1$ . This instruction adds the contents of register  $R_1$  and the contents of memory location specified by the register  $R_3$  and store result in the memory location pointed by  $R_3$ . To execute this instruction, it is necessary to perform following actions:-

1. Fetch the instruction.
2. Fetch the operand from memory location pointed by  $R_3$ .
3. Perform the addition.
4. Store the result memory location pointed to the  $R_3$ .

S.No.	RISC (Reduced Instruction Set Computer)	CISC (Complex Instruction Set Computer)
1.	Multiple register sets, often consisting of more than 256 registers.	Single register set, often consisting of 16 registers.
2.	Three registers operatively allowed per instruction (for example: $add R_1, R_2, R_3$ Register, operand, Register).	One or two registers operatively allowed per instruction (for example: $add R_1, R_2$ Register, Register).



3. Processor passing through efficient on-chip register window.
4. Single-cycle instructions (except for load and store).
5. Hardwired control.
6. Highly pipelined power supply (efficient).
7. Simple instructions are few in number.
8. Fixed length instructions.
9. Complexity in compiler.
10. Only load and store instructions can access memory.
11. Few addressing modes.




RISC Architecture

Register is register, data transfer is direct.

Hardwired only

3. Processor passing through inefficient off-chip memory.
4. Multiple-cycle instructions.
5. Micro-programmed control.
6. Less pipelined power supply requirement.
7. There are many complex instructions.
8. Variable length instructions.
9. Complexity in microcode.
10. Many instructions can access memory.
11. Many addressing modes.



CISC Architecture

Register is register, memory is register, memory is register, memory is register.

For all instructions, a microcode


**Pipelining:** The term pipelining refers to the temporary overlapping of processing. To achieve pipelining, one task must be divided into the sequence of sub-tasks, each of which can be executed by specialized hardware.

Pipelining is an implementation technique where multiple instructions are overlapped in execution.

The computer pipeline is divided in stages, each stage completes a part of an instruction in parallel.

Pipelining is a technique of decomposing a sequential process into sub-operations, each sub-process being executed in a special dedicated segment that operates actively with the all other segments.

Pipelining is a process of arrangement of hardware components of the CPU, such that its overall performance is increased. Many instructions will be executed at a time in a pipeline processor i.e. more than one instruction can execute at a time in a pipeline processor.



Block structure of pipeline processor

Ex: Perform the arithmetic operation  $(A \times B) + (C \times D)$ , specify a pipeline configuration to carry out the task. List the contents of all registers in a pipeline for  $i=1$  through 6.




Fig. 5.5: Pipeline processing

Stage 1:  $R_1 \leftarrow A$ ,  $R_2 \leftarrow B$ ,  $R_3 \leftarrow C$ ,  $R_4 \leftarrow D$

Stage 2:  $R_5 \leftarrow R_1 \times R_2$ ,  $R_6 \leftarrow R_3 \times R_4$

Stage 3:  $R_7 \leftarrow R_5 + R_6$

Clock Pulse Number (i)	Stage 1				Stage 2		Stage 3	
	$R_1$	$R_2$	$R_3$	$R_4$	$R_5$	$R_6$	$R_7$	
1	A	B	C	D	-	-	-	
2	A	B	C	D	$A \times B$	$C \times D$	-	
3	A	B	C	D	$A \times B$	$C \times D$	$A \times B + C \times D$	
4	A	B	C	D	$A \times B$	$C \times D$	$A \times B + C \times D$	
5	A	B	C	D	$A \times B$	$C \times D$	$A \times B + C \times D$	
6	A	B	C	D	$A \times B$	$C \times D$	$A \times B + C \times D$	
7	-	-	-	-	-	-	$A \times B + C \times D$	
8	-	-	-	-	-	-	$A \times B + C \times D$	

Table: Contents of all registers in the pipeline for  $i=1$  through 6

## Types of pipelining

1. **Arithmetic pipelining:** The ALU can be segmented for pipeline operation in a various data format.
2. **Instruction pipelining:** In this, a stream of instructions can be executed by overlapping fetch, decode and execute phase of an instruction cycle.
3. **Processor pipelining:** This refers to pipeline processing of the same data stream by cascade of processors each of which processes a specific task.



# Models of Pipelining

1. Asynchronous Pipeline model - In asynchronous pipeline models, data flow along the pipeline stages is controlled by handshaking protocol. Every argument uses different - different clock pulse.





Fig 1.3.3 Asynchronous pipeline model

2. Synchronous Pipeline model - In synchronous pipeline model clock high speed registers are used to interface b/w stages. At the falling edge of clock pulse the registers transfer data to the next stage simultaneously.



(a) Synchronous pipeline model

(b) clock signal

Ques: Draw a space time diagram for a synchronous 6 stage pipeline representing the time. Each stage has eight tasks.

Time → Stages	1	2	3	4	5	6	7	8	9	10	11	12	13
Stage 1	$T_1^1$	$T_1^2$	$T_1^3$	$T_1^4$	$T_1^5$	$T_1^6$	$T_1^7$	$T_1^8$					
Stage 2		$T_2^1$	$T_2^2$	$T_2^3$	$T_2^4$	$T_2^5$	$T_2^6$	$T_2^7$	$T_2^8$				
Stage 3			$T_3^1$	$T_3^2$	$T_3^3$	$T_3^4$	$T_3^5$	$T_3^6$	$T_3^7$	$T_3^8$			
Stage 4				$T_4^1$	$T_4^2$	$T_4^3$	$T_4^4$	$T_4^5$	$T_4^6$	$T_4^7$	$T_4^8$		
Stage 5					$T_5^1$	$T_5^2$	$T_5^3$	$T_5^4$	$T_5^5$	$T_5^6$	$T_5^7$	$T_5^8$	
Stage 6						$T_6^1$	$T_6^2$	$T_6^3$	$T_6^4$	$T_6^5$	$T_6^6$	$T_6^7$	$T_6^8$

$T_j^i$  is argument present  
in sub-process of argument.

Ques: Draw a time space diagram for no. of processes = 4 and it can be decomposed to 5 sub-process.

Time → Stages	1	2	3	4	5	6	7	8
Stage 1	$T_1^1$	$T_1^2$	$T_1^3$	$T_1^4$	$T_1^5$			
Stage 2		$T_2^1$	$T_2^2$	$T_2^3$	$T_2^4$	$T_2^5$		
Stage 3			$T_3^1$	$T_3^2$	$T_3^3$	$T_3^4$	$T_3^5$	
Stage 4				$T_4^1$	$T_4^2$	$T_4^3$	$T_4^4$	$T_4^5$
Stage 5					$T_5^1$	$T_5^2$	$T_5^3$	$T_5^4$

## Unit :- 04

### Memory

#### Page Replacement Algorithm

	7	0	1	2	0	3	0	4	2	3	0	3	2	1	2	0	1	7	0	1
FIFO	7	7	2	2	2	2	4	4	4	0	0	0	0	0	0	0	0	7	7	7
	0	0	0	3	3	3	2	2	2	1	1	1	1	1	1	1	1	0	0	0
	1	1	1	0	0	0	3	3	3	3	2	2	2	2	2	2	2	1	1	1

Page hit = 5  
Page fault = 20 - 5 = 15

	7	0	1	2	0	3	0	4	2	3	0	3	2	1	2	0	1	7	0	1
LRU	7	7	2	2	2	2	4	4	4	0	0	0	0	0	0	0	0	7	7	7
	0	0	0	0	0	0	0	0	0	3	3	3	3	3	0	0	0	0	0	0
	1	1	1	3	3	3	2	2	2	2	2	2	2	2	2	2	2	1	1	1

Page hit = 8  
Page fault = 20 - 8 = 12

	7	0	1	2	0	3	0	4	2	3	0	3	2	1	2	0	1	7	0	1
Optimal	7	7	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	7	7	7
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	1	1	1	3	3	3	3	3	3	3	3	3	3	3	3	3	3	1	1	1

Page hit = 11  
Page fault = 20 - 11 = 9

	1	2	3	4	5	5	3	4	1	6	7	8	7	8	9	7	8	9	5	4	5	9	2
FIFO	1	1	1	1	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5
	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2
	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3
	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4

Page hit = 10  
Page fault = 23 - 10 = 13

	1	2	3	0	5	5	3	4	1	6	7	8	7	8	9	7	8	9	5	4	5	9	2
LRU	1	1	1	1	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5
	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2
	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3
	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4

Page hit = 8  
Page fault = 23 - 8 = 15

	1	2	3	4	5	5	3	4	1	6	7	8	7	8	9	7	8	9	5	4	5	9	2
Optimal	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2
	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3
	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4

Page hit = 10  
Page fault = 23 - 10 = 13

**Q1** 1 2 3 4 2 1 5 6 2 1 2 3 7 6 3 2 1 2 3 6  
 FIFO 1 1 1 4 4 4 4 6 6 6 3 3 3 2 2 2 2 6  
 2 2 2 2 1 1 2 2 1 2 7 7 7 1 1 1 1 1  
 3 3 3 3 5 5 5 1 1 1 6 6 6 6 6 3 3 3  
 (6) (6) (6) (6)

no. of hits = 4  
 page faults = 20 - 4 = 16

LIFO 1 2 3 4 2 1 5 6 2 1 2 3 7 6 3 2 1 2 3 6  
 1 1 1 4 4 4 5 5 5 1 1 7 7 7 2 2 2 2 2  
 2 2 2 2 2 2 6 6 6 3 3 3 3 3 3 3 3 3  
 3 3 3 1 1 1 2 2 2 2 6 6 6 1 1 1 1 1  
 (6) (6) (6) (6)

no. of hits = 5  
 page faults = 20 - 5 = 15


optimal 1 2 3 4 2 1 5 6 2 1 2 3 7 6 3 2 1 2 3 6  
 1 1 1 1 1 1 1 1 1 1 3 3 3 3 3 3 3 3 3  
 2 2 2 2 2 2 2 2 2 2 7 7 7 7 7 7 7 7 7  
 3 4 4 4 5 6 6 6 6 6 6 6 6 6 6 6 6 6 6  
 (6) (6) (6) (6) (6) (6) (6) (6) (6)

no. of hits = 9  
 page faults = 20 - 9 = 11


**Memory** - It is an electronic circuit that allow data to be stored and retrieve when required.

Memory unit that communicate directly with the CPU is known as main memory.

The storage device that provides backup storage is known as secondary memory. Memories are made up with register, each register holds/store 2-bit data. Each location in memory is identified by its address. The total no. of bit that a memory can store is its capacity.



## Memory Hierarchy




As moving down in the hierarchy, following occurs:-

1. Increasing capacity
2. Increasing access time
3. Decreasing cost per bit


Thus, we can say that memory devices at lower level is faster to access smaller in size as compared to higher level.

**Cache Memory** - It is defined as a very high speed memory used in computer system to compensate the speed difference b/w the main memory access time.


A very high speed memory is cache memory is used to increase the speed of processing by making current program and data available to CPU at rapid rate.



It is also possible to place a smaller cache b/w cache memory and processor. This too cache resides in processor.



It is faster cache because it resides in a processor and smaller in size. Another cache system is the split cache that required two cache memory. In this cache, a processor will use one cache to store code and another one store data.



When the CPU needs to access memory, the cache is examined first if the word is found in cache is known as cache hit, if it is not available in cache then the desired memory block is copied in cache memory then it is used. This condition referred as cache miss.

The percentage of accesses where the processor finds the code or data stored it needs, in the cache memory is called Hit Rate or Hit Ratio.

$$\text{Hit Rate} = \frac{\text{No. of hit}}{\text{Total No. of Cycle}} \times 100$$

**Ques.** The application program in a computer system with cache use 400 instructions. acquisition cycle from cache memory and 100 from main memory. what is the hit rate? If the cache memory operates with two wait state and the main memory has cycle rate three wait state what is the avg. no. of wait state during the program execution?

sol:-  
 no. of hits = 400  
 total no. of cycle = 400 + 100

$$\text{Hit rate} = \frac{400}{400+100} \times 100$$

$$= \frac{400}{500} \times 100$$

$$\text{Hit Rate} = 80\%$$

$$\text{Total no. of wait state} = 400 \times 2 + 100 \times 3 = 300$$

$$\text{Avg. wait state} = \frac{\text{Total no. of wait}}{\text{Total no. of cycle}}$$

$$= \frac{300}{500}$$

$$= 0.6$$



There are various design issues in cache memory such as cache size, mapping techniques, block size, replacement algorithm and no. of words per block.

## Mapping Techniques in Cache


Mapping process is a method of transferring information from main memory to cache memory. There are three mapping process:

1. Associative mapping process / Content-Based mapping
2. Direct mapping
3. Set Associative mapping

### Associative Mapping (Fully Associative mapping) / Content-Based

In this technique, a main memory block can be placed into any cache block position as there is no fix block, the memory address has only three fields: word and tag.


This technique gives complete freedom to choose the cache location in which to place the memory block. Thus, the memory space in the cache can be used more efficiently.



Associative-mapped cache

**Direct Mapping:** It is the simplest mapping technique. In this technique, each block from the main memory has only one possible location in the cache organization. To implement such cache system, the address is divided into three fields: word field, block field and tag field.

The main drawback of direct map cache is that if processor needs to access some memory locations from two different pages of the main memory frequently, then only one of these locations can be in the cache at a time. Therefore, not every direct map cache is easy to implement but it is not flexible.



S.No.	Features	Direct Mapping	Associative Mapping	Set-Associative
1.	Mapping function	Simple modulo operation (math)	Content-addressable memory (CAM)	Combination of direct and associative mapping using a bit array and associativity
2.	No. of entries per set	1 (single)	Number of cache lines	More than 1 (typically a power of 2)
3.	Flexibility	Limited flexibility due to fixed mapping	Flexible, any block can be placed anywhere in the cache	Content aware flexibility with a structure for efficient searching
4.	Access Mechanism	Direct access, no search mechanism like using address	Full search across all cache lines simultaneously	Search limited to a specific set, hence direct access within the set
5.	Cache Hit Test	Fast, due to direct mapping	Slower than direct mapping, but faster than set associative	Medium, also also direct and fully associative mapping
6.	Cache Miss Handling	Simple, no competition for cache lines	Complex due to competition for cache lines, among all blocks in the set	Medium, complex with limited competition within a set
7.	Cost and complexity	Low cost, simple hardware	Higher cost, more complex hardware	Medium cost and complexity
8.	Example Use Case	Small embedded systems or limited resource their constraints	General-purpose systems with larger on-chip	Commonly used in modern processors for a balance to flexibility and performance

## Difference b/w DRAM and SRAM

DRAM	SRAM
Constructed of many capacitors that leak electricity	Constructed of circuitry similar to D flip-flops
Requires a refresh every few milliseconds to maintain its data	Holds its content as long as power is available
Slower	Expensive
Can store many bits per chip	Faster than DRAM
Overheat power	Does not store many bits per chip
Generates less heat	Uses more power
Used for main memory	Operates more fast
Simple structure - has a transistor and a capacitor	Used for cache
Has a higher density	Complex structure - has flip flops
	Has a lower density

## Set Associative Mapping

The set associative mapping is a combination of direct and associative mapping. It contains several groups of direct map blocks that operate on several direct map cache in parallel. The disadvantage of direct mapping is the use of the same index but different tag cannot be stored at the same time into index but cache. As an improvement to this disadvantage, a third stage of

cache organisation called set-associative mapping.  
It is most flexible and give high hit ratio.  
It is costly to implement and best tag length is increased




Fig. Two-Way Set Associative Cache

Q. A block set associative cache consist of 64 blocks divided into 4 block set. The main memory contains 4096 blocks, each consist of 16 words of 16 bit length.

- How many bits are there in main memory
- How many bits are there in each of its tag, set and word field

Sol: ① No. of bits in main memory =  $4096 \times 128 \times 16$   
= 838656 bits

② main memory size = No. of block  $\times$  No. of words per block  
=  $4096 \times 16$   
=  $4k \times 2^4$   
=  $2^{12} \times 2^4$   
=  $2^{16}$

MM bit = 16 bit

No. of words = 16

word bit =  $2^4 = 16$  bit

cache size = 64 blocks

No. of set =  $\frac{\text{Total no. of block in cache}}{\text{No. of sets per block}}$

=  $\frac{64}{4} = 16$

set bit =  $2^4 = 4$  bit

Tag	Set	Word
8	4	7

Tag = MM bit - (set bit + word bit)  
= 16 - (4 + 4)

Tag = 8

Ques: A digital computer has a memory unit of  $64k \times 16$  and a cache memory of 1k words. The cache uses direct mapping with a block size of 4 words. How many bits are there in tag, index, block and word field of the address format?

Sol: Main memory size =  $64k \times 16$   
=  $64 \times 2^{10} \times 16$   
=  $2^8 \times 2^{10} \times 2^4$   
MM bit =  $2^{16} \times 16$   
MM bit = 16 bits

Cache memory size = 1k =  $1024$

No. of word bits = no. of words  
= 4  
=  $2^2$   
word bit = 2

No. of block bits =  $\frac{\text{cache size}}{\text{no. of words per block}}$   
=  $\frac{1024}{4}$   
= 256  
=  $2^8$   
no. of block bits = 8 bits

No. of Tag bit =  $16 - (8 + 8)$   
= 16 - 16  
Tag bit = 0

Tag	Block	Word
0	8	2

16-bit

Ques: A two-way set associative cache takes block of 4 words. The cache can accommodate a total of 2048 words from the main memory. The main memory size is  $128k \times 32$ . How many bits are there in tag, set and word in address format?

Sol: Main memory size =  $128k \times 32$   
=  $2^7 \times 2^{10} \times 32$   
=  $2^{17} \times 32$   
MM bit = 17 bits

No. of word bits = 16 words  
=  $4 \times 2^2$   
word bit = 2 bit

set bit =  $\frac{\text{Total no. of blocks in cache}}{\text{no. of sets per block}}$

No. of block =  $\frac{\text{cache size}}{\text{no. of word per block}}$   
=  $\frac{2048}{4}$

No. of block = 512  
2 cache

No. of set =  $\frac{512}{2}$   
No. of set = 256  
set bit =  $2^8 = 8$  bits

No. of Tag bit =  $17 - (8 + 8)$   
No. of Tag bit = 1 bit

Tag	Set	Word
1	8	2

17-bit



**Ques** A direct map cache has the following parameters:

- Cache size = 1K words
- Block size = 128 words
- Main memory size = 8K words

Specify the no. of bits in tag, word field and block.

**Sol:**

main memory size = 8K  
 $= 2^6 \times 2^{10}$   
 $= 2^{16}$   
 MM bit = 16 bits

Cache size = 1K = 1024  
 Block size = 128  
 no. of words = 128  
 $= 2^7$   
 word bit = 7 bits

No. of blocks =  $\frac{\text{cache size}}{\text{no. of words per block}}$   
 $= \frac{1024}{128}$   
 no. of blocks = 8  
 Block bit = 3 =  $2^3$   
 block bit = 3 bits

Tag bit = 16 - (7+3)  
 No. of Tag bits = 6 bit

Tag	Block	Word
6	3	7

16-bit

**Ques** A computer system has 4K word cache organized in block set associative manner with 4 block per set, 64 words per block. The main memory size contains 65536 blocks. How many data are there in each of the tag, set and word field?

**Sol:**

main memory size = no. of blocks  $\times$  no. of words per block  
 $= 65536 \times 64$   
 $= 65 \text{ K} \times 64$   
 $= 2^6 \times 2^{10} \times 2^6$   
 $= 2^{22}$   
 MM bit = 22 bit

no. of blocks =  $\frac{\text{Cache size}}{\text{no. of words per block}}$   
 $= \frac{4 \times 1024 \times 64}{64}$   
 no. of blocks = 84  
 $= 2^6$   
 Block bit = 6 bits

No. of word bit = no. of words  
 $= 64$   
 $= 2^6$   
 word bit = 6 bits


no. of sets =  $\frac{\text{no. of blocks}}{\text{no. of set per block}}$   
 $= \frac{84}{4}$   
 $= 21$   
 $= 2^4$   
 no. of set bits = 4 bits

No. of Tag bits = 22 - (6+4)  
 Tag = 12 bits


Tag	set	Word
12	4	6

22 bits

## Classification of memory





## Secondary Storage Device




**Magnetic Disk** - It is an auxiliary memory that provides the bulk of secondary storage for modern computer systems. A magnetic disk is a thin circular metal plate. It is coated with a thin magnetic film usually both sides.

- Digital information is stored on the magnetic disk by magnetizing the magnetic surface in a particular direction. Conceptually disk are relatively simple. Each disk plate has a flat circular shape disk.
- Common plate diameter range is 4.8 to 5.25 inches. The disc surfaces of platter coated with magnetic material.
- Digital information can be stored on the magnetic field by applying current pulse of suitable to the magnetizing cell. The head are attached to disk are what move all the heads as unit.
- There may be thousands of cylinder in a disk drive and each track may contain hundreds of sectors.
- The storage capacity of compact disk drive is in Giga byte.



Mechanical structure of magnetic disk




**Magnetic Tape:** Magnetic tape is one of the most popular storage medium for large data that are sequentially accessed and processed. The tape is formed by depositing magnetic film on a very thin (1/2 inches or 1/4 inches) wide plastic tape. The tape ribbon itself is stored in reels similar to tape, one automatically moved as new data is recorded in the same area.

The information is recorded on the tape with the help of read/write head. Although it is relatively permanent and can hold large quantity of data, its access time is slow compare with main memory and magnetic disk.

In addition, random access to magnetic tape is about a thousand slower than the random access in magnetic disk, so tapes are not very useful for secondary storage.

Tapes are mainly used for backup for data which is not frequently used. They can store 20GB - 90GB data.



If an executing program needs a segment which is not currently in the main memory, the required segment is copied from the main memory to the secondary storage (swap file). When a new segment of a program is to be copied from main memory, it must replace another segment (swap out).

In virtual memory, the address that processor uses to access either instructions or data are called virtual & logical address. Virtual memory can be implemented by two methods:

1. Paging
2. Segmentation




fig. Demand paging





fig. Virtual Memory Organization



**Optical Disk:** There are three basic types of optical disk:

1. CD ROM
2. DVD
3. Blu-ray (Blue-Ray) [Still not read many]

CDs can store 700 MB of data. DVDs can store upto 8.4 GB of data and Blu-ray which is latest technology of optical media can store upto 50GB of data.

This storage capacity is a clear advantage over floppy disk which only store the capacity of 1.44 MB.

Another advantage of this optical media over the floppy is that it can hold upto 4 times longer due to its durability.

### Virtual Memory:

Virtual Memory technique that allow the execution of process that do not completely in main memory. The major advantage of this is, it can execute a program larger than memory as well as size of auxiliary memory.

When a program does not completely fit into memory, it is divided into segments. Segments which are currently being executed are kept in main memory and the remaining segment are stored in the secondary storage.




fig. Memory/Virt concept using paging


### Address Translation in virtual Memory (Mapping process in virtual memory)

It involves two phases:

1. Segment Translation
2. Page Translation


**Segment Translation:** A logical address consists of a selector and offset. A selector is the content of the segment register. Every segment selector has a linear base address associated with it. Segment descriptor of selector is used to point a descriptor for the segment in descriptor table. The linear base address from its descriptor is added to the offset to generate the linear address. This process is known as segmentation or segment translation.





**Page Translation** - Page translation is the second phase of address translation. It transforms a linear address

generated by segment translation into physical address. When paging is enabled, the linear address is broken into a virtual page no. and page offset. The physical page no. is not changed, the no. of. bytes in the page offset decides the page size.



## Memory Management Hardware

A memory management system is a collection of hardware & software procedures for managing the various programs residing in the memory. Memory management system is a part of operating system in computer. A collection of hardware components constitute a memory management unit.

The basic component of memory management unit are -

- A mechanism for dynamic storage allocation and deallocation.
- A mechanism for sharing common programs stored in memory by different users.
- A mechanism for protection of information against unauthorized access by user and preventing users from changing operating system functions.

## Memory Protection

Memory protection is done by associating bits with the each page. These bits are kept in page table. A protection bit can define a page to be read/write, read only or hidden.

Protection bits can be checked to verify that number, new operation is done on read only. Everytime a page is moved from one block to another. It would be necessary to update the block protection bit.

## Page Replacement Policies

Page Replacement Policies are strategies used by operating system to decide which page to remove from memory when there is a page fault. Common policies include:

- FIFO (First In First Out)
- LRU (Least Recently Used)
- Optimal Page Replacement

**(1) First In First Out (FIFO)** - FIFO replace the oldest page in the memory based on the order in which pages were brought into the memory.

It uses a simple queue data structure to keep track of the order in which pages were loaded. While easy to implement, FIFO may not always perform well in terms of page hit rate.

**Belady Anomaly** - As we know that when we increase the frame size, the page fault decreases and page hit increases.

As per Belady's conclusion, in a FIFO algorithm for a certain sequence of memory references for a certain time period, when we increase the frame size, the page fault also increase. This will become known as Belady's Anomaly. Eg: Consider the following memory reference sequence: 1, 2, 3, 4, 1, 2, 5, 1, 2, 3, 4, 5. Explain that this sequence suffers from Belady's anomaly.

Seq:	1	2	3	4	1	2	5	1	2	3	4	5
Frame size = 3	1	1	1	1	4	4	4	5	5	5	5	5
	2	2	2	2	1	1	1	1	1	3	3	3
	3	3	3	3	2	2	2	2	2	4	4	4


Page hit = 3  
Page fault = 12 - 3 = 9

Frame size = 4	1	2	3	4	1	2	5	1	2	3	4	5
	1	1	1	1	1	1	5	5	5	5	4	4
	2	2	2	2	2	2	1	1	1	1	1	5
	3	3	3	3	3	3	3	2	2	2	2	2
	4	4	4	4	4	4	4	4	3	3	3	3

Page hit = 2  
Page fault = 10

Hence it suffers from Belady's anomaly because when we increase

frame size, page fault also increases.



**(2) Least Recently Used (LRU)** - LRU replace the page that has not been used for the longest time.

It depends on the principle that pages that have not been used recently are less likely to be used in the near future.

**(3) Optimal Page Replacement** - Optimal Replacement selects the page that will not be used for

the longest period in the future.

- It serves as a theoretical benchmark as it requires knowledge of the future page accesses.
- It never suffers from Belady's Anomaly.

## Thrashing

Thrashing in computer system refers to a situation where a computer's performance drops significantly due to the excessive swapping of data between the main memory and secondary storage.

This occurs when the system has a high degree of multiprogramming, causing it to spend more time moving data between memory and storage than actually processing data. It leads to a sharp drop in performance as the system struggles for memory restoration.



## Reasons of Thrashing

Thrashing occurs when a system is overloaded with too many tasks or processes, and the demand for physical memory exceeds the available RAM. This can happen due to:

- Insufficient Physical Memory:** If there is not enough RAM to handle the concurrent processes, the system has to depend on swapping data b/w RAM and the hard disk.
- Inefficient Memory Management:** Poorly optimized memory management algorithms can contribute to thrashing. For example, if the system frequently swaps in and out large chunks of data unnecessarily, it can lead to performance degradation.
- Overcommitting:** Allocating more virtual memory than system can practically handle results in thrashing. When the system tries to fulfill the excessive demand for virtual memory, it spends more time in swapping.

## Solutions of Thrashing

To remove or prevent thrashing consider these solutions:-

1. Increase Physical Memory
2. Optimize memory use
3. Use efficient paging algorithm
4. Adjust process priority
5. Avoid overcommitting resources
6. Monitor and tune system performance
7. Consider solid state drives (SSD)



## Locality of Reference

Locality of reference is a principle in memory management that states that when a program accesses a particular memory location, it is likely to access it in the near future.

This principle is used for optimizing the performance of computer systems. When few procedures, line of codes that repeatedly call each other, these instructions are stored/localized in cache memory. These are referred to as locality of reference.

There are two main types of locality of reference:-


1. **Temporal** - The temporal means that a recently executed instruction is likely to be executed again very soon. The temporal aspect of locality of reference suggests that whenever an instruction or data is first loaded, it should be brought into the cache memory and it should remain there, until it is needed again.

2. **Spatial** - The spatial means that instructions stored nearby the recently executed instructions are also likely to be accessed soon.

The spatial aspect suggests that instead of bringing just one instruction from memory to be caught, it is wise to bring many instructions that reside at adjacent address as well.

## 2-D (2-Dimensional) Memory Organization

The general block diagram of memory organization is:-



## Associative Memory (Content Addressable Memory (CAM))

A memory unit accessed by the content is called an associative memory or content addressable memory (CAM).


By using CAM, the time required to find an object in memory can be reduced.

In CAM, the memory is organized in such a way that the data itself serves as the lookup key.

This enables quick search and comparisons.

In a block diagram of an associative memory, consist of memory array with the match logic for n-bit words.

The argument register (A) and key register (K) each have n-bits per word. Each word in memory is compared in parallel with the content of argument register. The words that match with the word stored in argument register at a corresponding bit in the match register. Therefore, reading can be accomplished by sequential access to memory for those words whose corresponding bits in the match register have been set.



When there are p-address lines, then we can access  $2^p$  words.


In 2D RAM organization a RAM of  $2^p \times m$  words of m-bits each.

It has a row select decoder of size  $m \times 2^p$  to select one out of  $2^p$  words.

Each row (memory word) have m columns (one column for each individual bit).

In 2D RAM organization, hardware is fixed.

It requires more no. of logic gates, & is more complex because of large no. of wires and gates.



Here, we use 2 registers MAR and MDR. MAR holds the address of desired location from where we have to perform READ operation or we have to write memory word in memory.

MDR fetches all corresponding bits from memory in read operation and for put the corresponding bit at particular address which is defined in MAR.

If we have to fetch the word from 1024 words then we have to use  $m \times 1024$  decoder which contains large no. of gates. Circuit becomes complex. This drawback is reduced in 2.5/2.5 RAM organization.




## 2.4 / 2.5-D Organization

In 2.4-D organization, the no. of address lines are divided into approximately equal size, one for row select and another for column select decoder.

In 2-D RAM, hardware is variable.

It requires less no. of logic gates because of less no. of gates circuit becomes less complex.



Instead of using one decoder (3x8), we use two decoders, one for row selection and another one for column selection. In above diagram we used 3x8 decoder for row selection and 2x4 for column selection.

Let us consider, if we pass address line in row decoder 000, it enables first row of memory segment and 00 in column decoder then it activates first column, finally first word of memory layout will be activated.

## Speedup and Amdahl's Law

Amdahl's law is used to calculate the performance gain that can be obtained by improving some portion of a computer.

It states that the performance improvement to be gain from using some faster mode of execution is limited by the fraction of the time the faster mode can be used.

Speedup (performance improvement) tells us how much faster a task can be executed using the machine with the enhancement as compared to the original machine. It is defined as:-

$$\text{Speed up} = \frac{\text{performance for entire task using improved machine}}{\text{performance for entire task using original machine}}$$

$$\text{Speed up} = \frac{1}{f_e + \frac{f_s}{S_e}}$$

where:  $f_e$  = fraction enhance

$S_e$  = speed up enhance

## UNIT-05

### INPUT / OUTPUT

**Input Output Interface** - Input Output Interface enables transfer of data b/w internal storage and external input-output device.

Input output interface is a mechanism which provides a communication path b/w processor and peripheral devices.

The purpose of use of input output interface is to resolve the differences b/w the CPU and peripheral devices. These differences are:-

- ① As peripherals are electromechanical and electronic devices, signal conversion becomes necessary whenever required.
- ② Due to difference in data transfer rate, synchronization of peripherals with the CPU may be required.
- ③ Data codes and formats of each peripheral is different than CPU, a standard conversion is required.
- ④ The operating modes of all peripherals are different. Thus, each of the peripherals connected to the CPU should be controlled so that the operation of the peripherals continue without any disturbance.





Fig 5.3.1 Block diagram of I/O interface



## Functions of I/O Interface

- Control Timing:** The input/output interface coordinates the flow of data between internal and external storage or devices through the control timing signals.
- Processor Communications:** Such communication involves different types of communication signals that are:
  - Control signals from processor to I/O interface.
  - Exchange of data b/w processor and I/O interface.
  - Recognition of the particular I/O among various I/O devices.
- Device Communication:** The I/O interface must be able to perform device communication which involves commands, status information and data.
- Data Buffering:** It is also an essential task due to the difference of speed (data transfer rate) of the peripherals.
- Error Detection:** The I/O interface is also responsible for error detection and reporting to the processor.

## Input Output Processor

The Input Output Processor (IOP) has an ability to execute I/O instructions and execution of I/O operation. The I/O instructions are stored in main memory. When input output transfer is required, the CPU initiates an I/O transfer by instructing an I/O channel to execute program stored in main memory.




Fig 5.7.1 Block diagram of a computer with I/O processor




Fig 5.7.2 CPU and IOP communication

An I/O processor can fetch and execute its own instruction. The IOP supports multi processing environment. IOP and CPU can do processing simultaneously. IOP does all work involved in I/O transfer including device setup, programmed I/O and DMA operation.

### Communication b/w CPU and IOP

The sequence of operations carried out during CPU and IOP communication are-

- CPU checks the existence of I/O path by sending an instruction.
- In response to this, IOP puts the status word in the memory showing the condition of IOP (Busy, Ready etc.).
- CPU checks the status word and if all conditions are OK, it sends the instruction to start I/O transfer along with the memory address where the IOP program is stored.
- After this CPU continue another program.
- IOP now conducts the I/O transfer using DMA and prepares status report.
- On completion of I/O transfer, IOP sends an interrupt request to the CPU.
- The CPU responds to the interrupt by sending an instruction to read the status from the IOP. The status indicates whether the transfer has been completed or any error occurred during the transfer.



## Asynchronous Data Transfer

The data transfer via two independent units by common clock or global clock is known as synchronous data transfer.

When both independent units are using their own private clock for data transfer then it is called asynchronous data transfer.

Two methods are used to transfer data in asynchronous method also two: Independent units -


1. Strobe control
2. Handshaking

1. **Strobe Control** - In strobe control asynchronous data transfer, a single control line (strobe pulse) is used to indicate to the other unit when the transfer has to occur. When the strobe signal may be activated by either the source or destination unit. Thus are two methods of strobe control.

### 1. Source Initiated Strobe control data transfer

In this, the strobe signal informs the destination unit that the valid data is available on the data bus from the source unit.

The source unit first places the data on the data bus. After the data setup, the source activates the strobe pulse. The strobe signal and data remain active state for a sufficient time to allow the destination unit to receive the data. After that strobe is deactivated and source removes the data from the data bus.





### 2. Destination Initiated Strobe control data transfer

### 2. Destination Initiated Strobe for data transfer

In this case, first the destination unit activates the strobe pulse informing the source to provide the data.

The source unit response by putting valid data on the data bus.






2. **Handshaking** - The disadvantage of Strobe control method is that the source unit that initiates the transfer has no idea whether the destination unit has actually accepted the data sent by it. Similarly a destination unit that initiates the transfer has no idea whether the source unit has actually placed the data on the bus. The handshaking method solves this problem by introducing one or more signal called Acknowledge signal. The acknowledge signal provides a reply to the unit that initiates the data transfer.

### 1. Source Initiated data transfer using handshaking




In this method, source unit initiates the data transfer by placing the data on the bus and enabling its data valid signal.

In response to this, the destination unit accepts the data and it sends data accepted (acknowledgement) signal to the source unit. The source unit then disables its data valid signal and destination unit disables data accepted signal and the system goes into its initial stage.



### 2. Destination Initiated data transfer using handshaking

Here, the destination unit activates Ready for data signal when it is ready to accept data from source unit. In response to that, the source unit places the data on the bus and initiates the data valid signal. The destination unit then accepts the data from the data bus and disables the ready for data signal. Then the source unit disables data valid signal, after that system goes to the initial stage.





Interrupt :- An interrupt is a process which allows the processor to suspend its current execution and respond to external or internal request.


Subscript is the signal which directs the concentration of program on another for sometime.

An Interrupt can be provided to the processor in following manner

- ① Internally by an instruction of a program.
- ② Externally by any peripheral device.

Interrupt Handling:- The occurrence of an interrupt causes no. of events both in processor, hardware and software.

- when following sequence of event occurs:-
- ① Device Issues an Interrupt signal.
- ② Processor finishes/completes its current instruction before responding to the interrupt.
- ③ The processor checks the interrupt.
- ④ Processor transfers the control to the interrupt after saving the information of the current executing program in the register called program status word (PSW).
- ⑤ Processor executes the interrupt.
- ⑥ When interrupt processing is complete, the saved information is retrieved from the PSW, & the normal execution resumes.



### Types of Interrupts

1. Software & Hardware Interfacing
2. Movable and non movable Interfacing.
3. Vector & non-vectorised Interfacing.

Software & Hardware Interrupt:- The interrupt signal generated from external devices and I/O devices are made interrupt to CPU when the instructions are ready to execute as hardware interrupt.

Hardware Interrupt can be internal (through microprocessor) and external (peripheral device).

The interrupt signal generated from internal devices and software programs used to access any system call when, software interrupts are present.

Software Interceptors can be divided into two types:

- ② Normal Interrupt  
③ Exception

Maskable & Non-Maskable Interrupt - Some interrupt request are required immediate response from the processor either system damage may occur. They are programmed as non-maskable interrupt or critical interrupts.

Some infringements are referred as reparable or disable infrings because they may not be suspended immediately or prosecutor may reject it.

Vector & Non-Vectored Interrupt:- In a vectored interrupt, the branch address is assigned to the fixed location in the interrupt.

In a non-structured interrupt the source supplies the desired information to the processor.

S.No	Vectored interrupt	Non-vectored interrupt
3.	Vectored interrupt are those interrupt that generates the interrupt request, identifies itself directly to the processor.	Non-vectored interrupt occur at an address in which vector address is not pre-defined.
4.	Vectored interrupt has memory address.	A non-vectored interrupt do not have memory address.

3. Vectored interrupt have fixed memory location for transfer of control for normal execution.	Non-vectored interrupt do not have fixed memory location for transfer of control for normal execution.
4. The vectored interrupt allows the CPU to be able to know what I/O to carry out in software.	When a non-vectored interrupt occurs, it jump into the program counter to fixed address in hardware.
5. Response time is low.	Response time is high.
6. TRAP is a vectored interrupt.	INTR is non-vectored interrupt.

### Modes of Transfer

There are three modes of transfer:

- ① Programmed I/O transfer
- ② Interrupt initiated I/O transfer
- ③ DMA (Direct memory Access)

Programmed I/O transfer :- In programmed I/O transfer, each data transfer is initiated by an instruction in a computer program.

If any computer system I/O operation are completely controlled by the processor then that system is said to be using programmed I/O.

When such a technique is used, processor executes program that initiates, direct and terminate the I/O operation, including sending device status, sending a read or write command and transferring the data.



It is the complete responsibility of the processor to process required content transmitting of the input-output interface and I/O.

No other task will be performed during the data transfer, it is a time consuming process, it keeps processor busy.

## Difference b/w Serial and Parallel Communication

### Serial Communication

- Data transmitted serially, one bit at a time.
- Low speed.
- It has single transmission line.
- Serial communication does not have any crosstalk problem.
- Less expensive.
- The bandwidth is higher.
- Serial communication doesn't have even works at high frequencies.
- It is not affected with noise problems.
- It covers long distance when compared to parallel communication.
- Example: Serial communication b/w a computer and modem.

### Parallel Communication

- Data is transmitted parallelly, all bits at a time.
- High Speed.
- It has multiple transmission lines.
- Parallel communication may have crosstalk problem.
- More expensive.
- The bandwidth is lower.
- Parallel communication may not work properly at high frequencies.
- It may suffer with noise problem.
- It is used for short distance.
- Example: Parallel communication b/w a motherboard and hard disk.

## Interrupt Initiated I/O Transfer

Time consuming limitation of programmed I/O is avoided by interrupt facility. In the meantime, the processor can execute another program, when the interface determines, the device is ready for data transfer, it generates an interrupt request to the computer. On detecting the external interrupt, the processor stops executing program and starts the I/O transfer.

After this servicing is completed, the processor would resume exactly where it left off.

## DMA (Direct Memory Access)

When large amount of data are to be transferred, the most efficient technique is known as DMA.

DMA is the technique for data transfer b/w internal & external storage or processor and peripheral without intervention of CPU.




Fig. BR and BG signal in DMA

Bus Request (BR) input is used by DMA controller to request the processor to give up the bus control.

Bus Grant (BG) is an output from CPU to inform external DMA controller the status of bus.

## Difference b/w Programmed I/O & Interrupt I/O Transfer

### Programmed I/O

In programmed I/O, processor has to check each I/O device in sequence and in effect 'ask' each one if it needs communication with the processor. This checking is achieved by continuous polling cycle and hence processor cannot execute other instructions as required.

It is implemented without interrupt hardware support.

It does not need initialization of stack.

Adding polling processor is easy and therefore, have serious and detrimental effect on system throughput.

System throughput decreases as no. of I/O devices connected in the system increases.

It does not depend on interrupt status.

### Interrupt I/O

External asynchronous input is used to tell the processor that I/O device needs its service and hence processor does not have to check whether I/O device needs its service or not.

It is implemented using interrupt hardware support.

It needs initialization of stack.

In interrupt driven I/O, the processor is allowed to execute its instructions in sequence and only stop to service I/O device when it is told to do so by the device itself. This increases system throughput.

System throughput doesn't depend on no. of I/O devices connected in the system.

Interrupt must be enabled to process interrupt driven I/O.

In DMA, least transfer, a block sequence consisting of no. of memory words is transferred in a continuous while the DMA controller is the master of memory.

By cycle stealing method, which allow the DMA controller to transfer one data word at a time after that it must return control of bus to the CPU. Now, DMA controller steals one memory cycle from processor.

**DMA Controller:** DMA controller requires a circuit of an interface to communicate with the processor and input/output device.

It consists of an address register and word count register. The address register and address lines are used for direct communication with memory.

A word count register specifies the no. of words that must be transferred. It is decremented by 1 after each word is transferred.

The address register contains an address of desired location in memory. The address bits go through bus buffer into the address bus.

Control register specifies the mode of transfer.

The registers in DMA are selected by the processor through address bus by enabling the DMA select and R/L (Register Select) inputs.

The RD (Read) and WR (Write) lines are bidirectional.

When BG=0, the processor can communicate with the DMA register through the data bus to read from or write to the DMA registers.

When BG=1, the processor gives up the control over the bus and DMA can communicate directly with the memory.







Fig. 8. Block diagram of SMC controller


DMA Transfer :- When the peripheral devices send a DMA request to DMA controller, DMA controller activates BR.

line and the processor responds with the Ack line informing that the bus has disabled or activated again. DMA puts the current value of its address register into the address bus, interprets RD or WR signals and sends a DMA acknowledgement to the peripheral device. On receiving a DMA acknowledgement, the I/O device puts a word in the data bus (for Write) or receives a word from data bus (for Read). Thus, the peripheral unit can communicate with the memory without processor's intervention.



Input/Output Port → An input/output interface consists of circuit required to connect an I/O device to the bus.

On the one side of Interface, the bus signals for address, data and control are required. On the other side, there is a data path with its associated controls to transfer data b/w Interface and the I/O device. This is called a port.



Q. 10) Describe components for connecting a keyboard to a printer.

The part can be classified as a solid part and parallel part

**Serial Port:** A serial port is used to transmit/receive data serially i.e. one bit at a time. A key feature of an interface circuit for a serial port is that it is capable of communicating in a bit serial manner on the device side and in a bit parallel on the processor side.

Parallel Port Parallel port is used to send or receive data having group of bits (eg. 8 bit to 16 bit) at a time.


∴ Input / Output Channels

An I/O channel has a special purpose processor. This processor has an ability to execute I/O instruction and it can have complete control over the I/O operation.

The I/O instructions are stored in the main memory. When I/O transfer is required, the CPU initiates an I/O transfer by instructing I/O channel to execute I/O program stored in the main memory.

-There are two types of I/O channel-


1. Selector Channel: The selector channel controls multiple high speed devices. It selects only one device at a time and does <sup>data</sup> transfer. Each device is handled by a controller or I/O module.



2. Multiplexer channel - A multiplexer channel can handle with multiple users at the same time.

A multiplexer channel does the same multiplying and communicating with I/O controller in an allotted time slot.

In multiplexer channel, different devices can have different speeds. However, this is the best technique for low speed devices.



### Difference b/w Asynchronous & Synchronous Serial Communication

S.No.	<u>Synchronous serial comm.</u>	<u>Synchronous serial comm.</u>
1.	Transmitter and receiver are not synchronized by clock.	Transmitter and receiver are synchronized by clock.
2.	Bits of data are transmitted at constant rate.	Bits are transmitted with synchronization of clock.
3.	Character may arrive at any rate at receiver.	Character is received at constant rate.
4.	Data transfer is character oriented.	Data transfer takes place in blocks.
5.	Used in low-speed transmission at about speed less than 300 bauds.	Used in high-speed transmission.



start and stop bits are required to establish communication of each character.

start and stop bits are not required to establish communication of each character; however, synchronization bits are required to transfer the data block.

**Exceptions** - An interrupt is an event that causes the execution of one program to be suspended and the execution of another program is started.

The term 'exception' often used to refer any event that causes an interruption. Hence, I/O interrupts are one example of an exception. Following are the different kinds of exceptions:-

1. **Recovery from errors** - Various techniques are available which ensure the proper working of computer hardware. For eg:- An error checking code, is included by many computers in the main memory which allows detecting errors in stored data. In case of any error control hardware detects it and informs the processor.

The processor may also interrupt a program if it detects an error or an unusual condition while executing any instruction. Eg:- An attempt to divide by 0.

2. **Debugging** - Another important exception is used as a support in debugging programs. System software usually includes a program called 'debugger' which helps the programmer to find errors in a program. The debugger uses exceptions to provide two important facilities called 'break' and 'break point'.


**Standard Communication Interface** - There are many alternatives for bus design. A single bus is not suitable for every communication in a computer system.

In personal computer processor is mounted on the motherboard. Processor requires high speed connection. The motherboard provides another bus that support various devices.

The two buses are connected by a circuit called bridge.

There are various number of standards developed for bus expansion. For PCI (Peripheral Component Interconnect), SCSI (Small Computer System Interface) and USB (Universal Serial Bus).

PCI standard is used for expansion bus on the motherboard. SCSI bus is high speed parallel bus intended for devices which need the large amount of data transfer and is used for serial communication to fulfill the needs of device like keyboard, mouse etc.



[Standard Communication Interface]

3. **Privilege exception** - To protect the operating system from being corrupted by the user programs, certain instructions can be executed only while the processor is in the supervisor mode. These instructions are called privilege instructions.

## Priority Interrupt

A priority interrupt is a system that establishes a priority over the various sources to determine which condition is to be served first when two or more requests involve at the same time.


A priority system is a combination of hardware and software techniques.

Priority interrupt can be resolved by Daisy Chaining Approach.

**Daisy Chaining approach** - This is a serial connection method. The device having highest priority is placed first and followed by lowest priority. When more than one interrupt request are generated at a time, the processor responds by interrupt acknowledgment (INT).

This signal is received by device 1 at its  $PI$  (Priority In). The acknowledgment signal is passed to one next device through  $PO$  (Priority Out) only if device 1 is not requesting for interrupt.

If device 1 has a pending interrupt, it blocks the acknowledgment signal from the next device by placing 0 in  $PO$  ( $PO=0$ ).



## Difference b/w I/O mapped and Memory mapped I/O of 8086

Sr.No.	I/O Mapped I/O	Memory Mapped I/O
1.	I/O device is treated as an I/O device and hence given an I/O address.	I/O device is treated like a memory device and hence given a memory address.
2.	I/O device has an 8-bit I/O address.	I/O device has a 20-bit memory address.
3.	I/O device is given $IO/\bar{IO}$ and $IO/\bar{IO}$ control signals.	I/O device is given $MEMR/\bar{MEMR}$ and $MEMW/\bar{MEMW}$ control signals.
4.	Decoding is easier due to fewer address lines.	Decoding is more complex due to more address lines.
5.	Decoding is cheaper.	Decoding is more expensive.
6.	Works faster due to less delays.	More gates add more delays, slower.
7.	Allows max 246 = 65536 I/O devices.	Allows many more I/O devices as I/O addresses are next to 16M.
8.	I/O devices can only be accessed by $IN$ and $OUT$ instructions.	I/O devices can now be accessed using any memory instructions.
9.	Only AL/AH/AX registers can be used to transfer data with the I/O device.	Any register can be used to transfer data with the I/O device.