
ELEC 374 – DIGITAL SYSTEMS ENGINEERING

INTRODUCTION TO USING INTEL ALTERA'S QUARTUS II 13.0 SP1 WITH THE DE0 AND DE0-CV DEVELOPMENT BOARDS

*UPDATED JANUARY 2017 BY:
MAC FREGEAU*

*UPDATED JANUARY 2016 BY:
KAUSHAL KUMAR
INCLUDING REVISIONS FOR THE DE0 BOARD*

*UPDATED JANUARY 2012-2013 BY:
SARUHAN KARADEMIR*

*UPDATED DECEMBER 2010 BY:
GAYATHRI VIJAY & ZHI SHEN*

*UPDATED JANUARY 2006-2009 BY:
RYAN GRANT
INCLUDING REVISIONS FOR THE DE2 BOARD*

*UPDATED JANUARY 2005 BY:
MARK JARVIN*

*TUTORIAL FOR THE FLEX10K DEVELOPED BY:
ROBERT HOSHINO*

*TUTORIAL REVISION 7.0
JANUARY 2017*

Table of Contents

1	ABOUT THIS TUTORIAL	3
2	INSTALLING ALTERA QUARTUS II 13.0SP1 AND MODELSIM ALTERA STARTER EDITION 10.1D	4
3	SIMPLE SCHEMATIC DESIGN	10
3.1	CREATING A NEW PROJECT.....	10
3.2	CREATING A BLOCK DIAGRAM FILE	14
3.3	ADDING NEW SYMBOLS.....	15
3.4	CONNECTING SYMBOLS	22
3.5	COMPILING THE DESIGN	24
4	A SIMPLE VHDL COMPONENT	26
4.1	ADDING A NEW VHDL FILE	26
4.2	PROGRAMMING A RIPPLE CARRY ADDER	28
4.3	CREATING A BLOCK SYMBOL FROM HDL FILE	29
4.4	ADDING BLOCK SYMBOL TO PROJECT	30
5	CREATING AND SETTING UP THE TESTBENCH FILE FOR SIMULATION	32
5.1	GENERATING A HDL FILE FROM A BLOCK SCHEMATIC	32
5.2	CREATING A SIMPLE VHDL TESTBENCH	35
5.3	SETTING UP THE TEST BENCH FILE FOR SIMULATION	38
5.4	ANALYZING AND ELABORATING THE DESIGN	41
6	FUNCTIONAL SIMULATION WITH MODELSIM	42
6.1	SETTING UP THE EDA SIMULATOR EXECUTION PATH.....	42
6.2	LAUNCHING THE MODELSIM SIMULATION	43
7	A SIMPLE VERILOG RIPPLE CARRY ADDER	45
7.1	SOURCE CODE OF VERILOG RIPPLE CARRY ADDER	45
7.2	VERILOG TESTBENCH FOR RIPPLE CARRY ADDER	46
8	TESTING DESIGN IN HARDWARE.....	48
8.1	ALTERA DE0 EVALUATION BOARD	48
8.2	ASSIGNING I/O PINS TO EXTERNAL PINS	49
8.3	ASSIGNING A DEVICE.....	53
8.4	ALTERA DE0-CV EVALUATION BOARD	57
8.4.1	<i>Assigning I/O Pins to External Pins</i>	58
8.4.2	<i>Assigning a Device</i>	59
9	FUNCTIONAL SIMULATION WITH QUARTUS UNIVERSITY PROGRAM SIMULATOR	60
9.1	SETTING UP SIMULATION WAVEFORMS	60
9.2	LAUNCHING THE SIMULATION	65
10	ADDITIONAL REFERENCES.....	66

1 ABOUT THIS TUTORIAL

This tutorial is intended to give you a brief introduction to using the Altera Quartus II program. For students who have had no previous experience with Altera, there is an excellent online tutorial that can be accessed directly from the Help menu in the program (see the [Additional References](#) section at the end of this tutorial).

Section 2 of this tutorial will show you how to get Quartus II program up and running. You will most likely want to install the program on your personal computer so that you can work at home; as such, instructions are provided on how to download the free web version.

Section 3 will describe the process of creating new projects, setting up design files, compiling, and simulating designs. A simple Altera-provided adder-subtractor module from the Library of Parameterized Modules (LPM) is used as an example.

Section 4 will introduce you to VHDL modeling in Quartus II by creating a simple ripple carry adder. You will also learn how to create a Block schematic from the HDL file and add it to the current project.

Simulating designs requires the creation of a testbench and the use of a simulator. Section 5 will show how to write a VHDL testbench, and set up the required paths for this file to be used during the simulation.

Section 6 will guide you through the download, installation and setup of ModelSim on your system to work with Quartus II. By the end of this section, you will have learnt to simulate your design containing both VHDL and block schematic components.

Section 7 shows an example of the Verilog version of HDL design and the associated testbench.

Section 8 deals with the hardware details (Altera DE0/DE0-CV Board) and shows how to assign I/O pins, select hardware devices, and program them.

Section 9 provides a basic guide to download, install and use the Quartus University Program Simulator, an alternative to ModelSim-based simulation.

Section 10 provides some additional references.

2 INSTALLING ALTERA QUARTUS II 13.0SP1 AND MODELSIM ALTERA STARTER EDITION 10.1D

Altera provides a free limited “web edition” of Quartus II and a “starter edition” of ModelSim. Although some advanced features have been disabled, it is quite sufficient for the requirements of this lab.

- Open a web browser and go to the Altera Download Center:

<https://www.altera.com/download/dnl-index.jsp>

- At the above-mentioned webpage, scroll down until you see the following section:

Software Selector

[Select by Version](#) [Select by Device](#) [Select by Software](#)

Quartus Software

Quartus Edition	Supported Devices
Select a specific version	
<ul style="list-style-type: none"><input checked="" type="checkbox"/> Version 17.1 <input type="checkbox"/> Version 17.0<input type="checkbox"/> Version 16.1<input type="checkbox"/> Version 16.0<input type="checkbox"/> Version 15.1<input type="checkbox"/> Version 15.0<input type="checkbox"/> Version 14.1	

- Follow the steps boxed in red in the “Software Selector” section.

Software Selector

[Select by Version](#) [Select by Device](#) [Select by Software](#)

Quartus Software

Quartus Edition	Supported Devices
Subscription Edition	Stratix (V,IV,III,II GX,II,GX,I) Arria (V GZ,V,II GZ,II GX,GX) Cyclone (V,IV E,IV GX,III LS,III,II,I) MAX (V,II,7000,3000A) HardCopy (IV,III,II)
Web Edition	Arria (II GX) Cyclone (V,IV E,IV GX,III LS,III,II) MAX (V,II,7000,3000A)

- When you click on “**Web Edition**”, you will be selecting *Quartus II 13.0sp1* for download.
- In the page that loads up, you can select the operating system, download method and the combination of software packages that you wish to download.

Design Software
Embedded Software
Archives
Licensing
Programming Software
Drivers
Board System Design
Board Layout and Test
Legacy Software

Quartus II Web Edition
Release date: June, 2013
Latest Release: v17.1

Select release: 13.0sp1

Operating System Windows Linux
Select the operating system on which you will run the Quartus II software.

Download Method Akamai DLM3 Download Manager Direct Download
Select whether you will use the download manager (Windows only) or directly download the files.
The download manager allows you to pause the download and can help you recover from interrupted downloads.

The Quartus II software version 13.0sp1 supports the following device families: Arria II, Cyclone II, Cyclone III, Cyclone IV (includes all variations), Cyclone V (includes all variations), and MAX II, MAX V, MAX 3000, MAX 7000. [More](#)

Combined Files **Individual Files** **DVD Files**

Download and install instructions: [More](#)

- Select the appropriate operating system.
- For the download method, it's recommended to choose the “**Akamai DLM3 Download Manager**”. The download manager allows you to pause the download and can help you recover from interrupted downloads. It will also enable you to download all the required packages at once instead of downloading individual files in the case of “Direct Download”.
- In the package selection section, deselect “**Arria II device support**” and “**MAX II, MAX V, MAX 3000, MAX 7000 device support**”. “Cyclone III” is to support the DE0 boards, and “Cyclone V” is to support the DE0-CV boards. “**Quartus II Help**” is recommended but not mandatory. Once you are done, this section should look something like this:

[Combined Files](#)[Individual Files](#)[DVD Files](#)

Download and install instructions: [More](#)
[Read Intel FPGA Software v13.0 Installation FAQ](#)
[Quick Start Guide](#)

Select All

Quartus II Web Edition (Free)

Quartus II Software (includes Nios II EDS)

Size: 1.5 GB MD5: 70D2991B55E70EEFBBA30DB38A40BF01

ModelSim-Altera Edition (includes Starter Edition)

Size: 779.3 MB MD5: 97D829F95E3BDFA2AD15891F00936D10

Devices

You must install device support for at least one device family to use the Quartus II software.

Arria II device support

Size: 467.3 MB MD5: 18262271D276A9966F42938E1E601AEE

Cyclone II, Cyclone III, Cyclone IV device support (includes all variations)

Size: 568.9 MB MD5: CDAC3B93F0DF21D7371E4395D31D0099

Cyclone V device support (includes all variations)

Size: 747.9 MB MD5: 4664B9BDD482C004C3C8D64FEFC124AB

MAX II, MAX V, MAX 3000, MAX 7000 device support

Size: 6.7 MB MD5: 64AAC8C4F6CD545D449BE3FFD8CBA50

Additional Software

Quartus II Programmer and SignalTap II

Size: 136.6 MB MD5: F2F4B22D649DF1CB38AC6360474C70CC

Quartus II Help

Size: 355.8 MB MD5: C0FB2D2D2ED936CE18F0080B77985AB6

SoC Embedded Design Suite (EDS)

Size: 1.2 GB MD5: 55B7C552AC4D765A772843D407121A25

Linux Support Package Binary File

Size: 387.0 MB MD5: 9CC7736BE69B51C318CEBC51A4B9553B

Linux Support Package Source File

Size: 818.3 MB MD5: 58788F0DA87F549333E9432BE82681C3

Download Selected Files

- On clicking on the link boxed in red above, you will be asked to sign-in to your Altera account. If you already have an account with Altera, you can just sign-in to continue with the download. Otherwise, create an account by clicking on “**Create One**”, highlighted below.
- First time users will obviously have to create a new account.

Info

Please use your myAltera account email address to login to myAltera. There is no change to your account password. For Sales Enablement Portal (SEP) users, please login to myAltera using your myAltera email address and password to access SEP. Please refer to this [FAQ](#) for answers to some commonly asked questions.

Log In with your Email*

Password*

Sign In

By signing in, you agree to our [Terms of Service](#)


[Forgot your email?](#)

[Forgot your password?](#)

Don't have an account? [Create one](#)

Create new account
here.


- After creating the account, return to the “**Sign In**” page to continue to the download.
- Once you sign in, you will be prompted with the following popup if you don’t already have “**Akamai NetSession Interface**” installed on your system. Click on the box marked in red to download it.



- Run the downloaded installer. The popup shown above will automatically close once the installation completes and Quartus II will begin downloading.
- When the download is in progress, you should see a popup that looks similar to the following:

The image shows a screenshot of the Akamai DLM3 Download Manager interface. The title bar says "Akamai DLM3 Download Manager: 5 files in total.". A message below states that files are being downloaded to the chosen directory, and links are available for manual download. A "Show direct links" button is present. The main area displays download statistics: Total Download Size = 3.93GB, Download Speed = 5.03MBps, Remaining Size = 3.42GB, and Estimated Time Remaining = 12 minutes. A red box highlights the "Download Location = /Users/Ahmad/Downloads" field. At the bottom, it shows "Downloading bundle" with a progress bar at 6.6%, and a specific file "QuartusSetupWeb-13.0.1.232.exe (1 of 5): 32.99%" is listed with its own progress bar.

- The download location, shown in red, points to the directory where the files are being downloaded.
- Once the download completes, you may see the following prompt:




- If you do, start installation by clicking on “Open”. Otherwise, install Quartus II and ModelSim by executing “**QuartusSetupWeb-13.0.1.232.exe**” and “**ModelSimSetup-13.0.1.232.exe**” respectively. Additionally, if you chose to download the Quartus II help package, then install it by executing “**QuartusHelpSetup-13.0.1.232.exe**”. Alternatively, they may be installed altogether.

3 SIMPLE SCHEMATIC DESIGN

In order to illustrate the basic working of the program, a simple schematic project will be created using a pre-made adder provided by Altera.


3.1 CREATING A NEW PROJECT

- Start the Quartus II program. Choose either the 64-bit version (if available) or the 32-bit version. In terms of functionality, you shouldn't face any difference.
- Click on **File → New Project Wizard**.
- After clicking **Next**, the following dialog box will pop up:




- For the *working directory*, create a new directory on your computer and select it.
- *Note: Since Altera will create a bunch of project files, make sure you create a separate directory for your design (do not save everything in your root directory). For your first example, you may want to use “C:/altera/13.0sp1/elec374/tutorial”.*
 - 1) For the *name of the project*, pick a reasonably descriptive name to describe the project (*for your CPU, you may want to call it “CPU”; for the example in this tutorial, we call it “adder”*).


- 2) For the *name of the top-level design entity*, pick a name to describe your top level design (*In this example, we use the default name “adder”, which is the same as the project name*).
- After clicking **Next**, the following dialog box pops up. Since no design files currently exist, you can simply ignore this step and click **Next**.




- After clicking **Next**, the following dialog box pops up. For DE0 board, select *Cyclone III* from the **Device Family** drop down list and ensure "*Specific device selected in Available devices list*" is selected under **Target device** category. Select *EP3C16F484C6* from the **Available devices** list. If this device is not listed, ensure that all the **Filters** are set to *Any* or are set as shown below.



- Note: For DE0-CV board, select *Cyclone V* from the **Device Family** drop down list, and select *5CEBA4F23C7* from the **Available devices** list.
- After clicking **Next**, the following dialog box pops up. We will be using an external EDA (Electronic Design Automation) tool, ModelSim-Altera, for our simulation. Hence, make sure you choose this tool in the **Simulation** section under **Tool Name** category. Depending on your choice of HDL, you may choose **Verilog** or **VHDL** from the **Format** menu.




- After clicking **Next**, the following dialog box pops up. Verify your settings and click **Finish** to complete the New Project wizard.




3.2 CREATING A BLOCK DIAGRAM FILE


- Click on **File → New**.
- The following dialog box will pop up. Select **Block Diagram/Schematic File** from the **Design Files** tab.



- After clicking **OK**, you will see a new drawing window:




- Since this will be the top-level entity of this project, click on **File → Save As** and save it as `<top level entity>.bdf` where `<top level entity>` is the case-sensitive name you specified as your top-level design entity in Step 1 of the **New Project Wizard** (e.g., adder.bdf for this tutorial). Ensure you check the box “*Add file to current project*”.




3.3 ADDING NEW SYMBOLS

- After saving, double-click somewhere in the middle of the design window to bring up the **Symbol** wizard:




- Click on the libraries path [C:/Altera/13.0sp1/quartus/libraries/] → **megafuctions** → **Arithmetic** → **lpm_add_sub**. Ensure the “*Launch MegaWizard Plug-In*” is checked and click **OK**. (*Note: You can select basic discrete components directly by navigating the Libraries tree directly or by typing the name of the component into the Name dialog box to search the Libraries tree. However, for megafunction blocks – such as ALUs, Shifters, MUXs, Memory, etc. – be sure to use the Wizard instead even though those components also can be found in the tree.*)
- In the MegaWizard manager, ensure you choose the type of output file as **VHDL** or **Verilog** HDL based on your choice of programming language. Your testbench will also have to be in the same language that you choose here.


- You can let the default file output name be chosen or provide a name of your choice to the generated HDL output file. Then click on **next**.




- The **lpm_add_sub** module pops up, letting you choose the data inputs and outputs from a GUI interface. Choose “**Create an ‘add_sub’ input port to allow me to do both (1 adds; 0 subtracts)**” and “**8 bits**” for the data width of ‘*dataaa*’ and ‘*datab*’ and click ‘**Next**’.




- Continue clicking ‘Next’ to accept the default setting in the next few screens, till you reach the following page and click ‘Finish’.




- For the next pop-up, just click Yes.




- Now you'll be back to the main window where you can decide where you want to place your newly created symbol. Click somewhere in the middle of your design window to place the new *lpm_add_sub0* symbol.



- To create *inputs* and *outputs* for the adder, double click in an empty area of the diagram to bring up the **symbols wizard** again.
 - 1) Under the libraries path, navigate to *primitives* → *pin*, select *input* or simply type “*input*” into the **Name** dialog box.
 - 2) Since we need three inputs for the adder; two for data inputs, and another to control the mode of operation (add/sub), we check the *Repeat-insert mode* box and click **OK**.
 - 3) Click *thrice* somewhere above the **LPM_ADD_SUB** module in your block diagram to add three *input* pins (make sure the symbols do not overlap) and then press **ESC**.




- Follow the same procedure to add one *output* pin (select *output* from the symbols menu instead of *input* and uncheck the *Repeat-insert mode* since we only want one output).
- Click once somewhere above the adder in your block diagram to add an *output* pin.
- The resulting block diagram should look something like this:




3.4 CONNECTING SYMBOLS

- To connect the symbols, we use the menu on the top:



- Since the *adder* we are using has an 8-bit bus, we want to use multi-wire buses by selecting . Click on the icon, then click on the edge of any of the input pin components, where there is a line and a label, and drag from there outwards to draw a line. Repeat this procedure for one other input pin, the output pin, two input data ports of the adder `lpm_add_sub0` and the output data port of the same adder.
- Similarly, for single-bit signals, select , click on the edge of each component where there is a line and a label, and drag from there outwards to draw a line. Do this for the remaining input pin and the add_sub input control port of the adder.
- In terms of actually connecting the components, you have two options: you can either connect the wires directly or you can leave them unconnected and use labels to accomplish the same thing. The latter option is preferred in a more complicated design as it keeps the layout cleaner and easier to follow (you do not have to follow long, crisscrossing wires to determine what signal is associated with which wire). *In your CPU design, use the labeling method rather than wiring everything up directly unless you're absolutely certain it would be just as clear or clearer to wire the blocks directly together.*
- To label a line:
 - select the line by clicking on it
 - right click and choose **Properties**
 - type the label next to the **Name** tab as shown below.




- For single wire signals, you can enter a regular label name like *add_sub* as used in this example.
- For buses, you have to specify the size of the bus and the order of the wires in the bus. For this example, use a label such as *ina[7..0]* to signify an 8-bit bus, with the most significant bits being entered first (*do NOT put ina[0..7] as the bits will be reversed*). Also, note that if you want to look at specific signals of a bigger bus, you can enter labels such as *ina[3]* or *ina[5..3]*.

*Note: When working with buses, make sure you use the bus wires and not the single line wire. Also, ensure that you label them correctly using the *wire_name[n..0]* notation.*

WARNING: Avoid ending bus and pin labels with numbers as the system can interpret them as pins of a different bus. This warning will be repeated again as it is the source of many design faults.

- To label an I/O pin, click on the label to rename it (using the same bus notation described above).
- Finish labeling all input and output pins as well as the connector labels (12 labels in total).
 - To make design entry faster, try selecting a bus and its name, copying it, and pasting it – this way, you don't need to draw the bus and type its name twice. You can also copy elements by holding the *ctrl* key while dragging them to their new locations.
- On connecting all the symbols, your schematic should look as shown in the following figure:




- Once complete, click on **File → Save** to save your design.


Note: Quartus II is known for crashing at the least convenient times. Save your designs often and save separate backup copies once you have something working in case your design files ever get corrupted in a crash.

3.5 COMPIILING THE DESIGN

- To start compiling a design, click on:




- When the compilation is complete, you will see the following message:




If you received errors or warnings apart from the expected 12 warnings, check your design to ensure you haven't misspelled any of the labels and that all bus wires are properly connected to the wires of the components. You should only see an "X" on the unconnected end of the wire; if you see an "X" between the wire and the component, the wire is not connected to the component.

- The main window will show various statistics on the design, as shown below.



- These can be very helpful in analyzing your design. For instance, if the compilation generates errors or warnings, check the messages pane at the bottom of the window for details on what those errors or warning are and how you might fix them. By browsing through the reports, one can find such information as the anticipated worst-case propagation delay (t_{pd}) through your circuit, which determines the worst-case maximum clock speed for correct operation (**Compilation Report tab → TimeQuest Timing Analyzer → Multicorner Datasheet Report Summary → Propagation Delay**).




This completes the section on creation of a Block Schematic and its compilation.

4 A SIMPLE VHDL COMPONENT


We have seen how to use a Block Schematic in Quartus II in the previous section. In this section, we will illustrate how to write a VHDL code for your design. A simple VHDL version of a ripple carry adder will be implemented and will be added to the pre-existing design from [Section 3](#).

4.1 ADDING A NEW VHDL FILE


- In the Quartus II main window, Click on **File → New** to bring up the **New** dialog box:



- Choose the **VHDL** file option (or Verilog file option, depending on your choice of HDL) from [Design Files](#) tab.
- After clicking **OK**, you will see a new text window:



- Click on **File → Save As** and save this file as *<output filename_tb>.vhd* (RCAdd.vhd) Ensure the box “**Add file to current project**” is checked.



*Note: The file name you provide here will be the **entity name** that you will have to use for your VHDL component*

- The code for the Ripple Carry Adder, detailed in section 4.2 will be added to this file.

4.2 PROGRAMMING A RIPPLE CARRY ADDER

- The following code describes the operation of a simple ripple carry adder:

```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;


ENTITY RCAdd IS
    PORT (A, B      : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
          Result   : OUT STD_LOGIC_VECTOR(7 DOWNTO 0));
END RCAdd;

ARCHITECTURE behavioral OF RCAdd IS
BEGIN
    RippleCarryAdder:
    PROCESS (A, B)
        VARIABLE LocalCarry : STD_LOGIC_VECTOR(8 DOWNTO 0);
    BEGIN
        LocalCarry(0) := '0';
        FOR i IN 0 TO 7 LOOP
            Result(i) <= A(i) XOR B(i) XOR LocalCarry(i);
            LocalCarry(i+1) := (A(i) AND B(i)) OR
                               (LocalCarry(i) AND (A(i) OR B(i)));
        END LOOP;
    END PROCESS;
END behavioral;
```

- The program is made up of three distinct blocks (for convenience, refer to the screenshot in the next page):

Line Number(s)	Function
1-2	Setup libraries (needed for standard logic signals)
4-7	Setup RCAdd Entity and declare all I/O ports
9-22	Declare RCAdd Architecture and define the operation of the ripple carry adder

- Enter this code in RCAdd.vhd file and save the design.
- A screen-shot of the HDL file is shown in the following figure:



```


1  LIBRARY ieee;
2  USE ieee.std_logic_1164.ALL;
3
4  ENTITY RCAdd IS
5      PORT (A, B      : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
6             Result   : OUT STD_LOGIC_VECTOR(7 DOWNTO 0));
7  END RCAdd;
8
9  ARCHITECTURE behavioral OF RCAdd IS
10 BEGIN
11     RippleCarryAdder:
12     PROCESS (A, B)
13     VARIABLE LocalCarry : STD_LOGIC_VECTOR(8 DOWNTO 0);
14     BEGIN
15         LocalCarry(0) := '0';
16         FOR i IN 0 TO 7 LOOP
17             Result(i) <= A(i) XOR B(i) XOR LocalCarry(i);
18             LocalCarry(i+1) := (A(i) AND B(i)) OR
19                               (LocalCarry(i) AND (A(i) OR B(i)));
20         END LOOP;
21     END PROCESS;
22 END behavioral;

```

- Consult the Lecture Slides on VHDL or Verilog in the course. Also, for good references on HDL programming, refer to the [Additional References](#) section at the end of this tutorial.
- Next, we will convert the above generated VHDL file to a Block schematic and add it to the existing adder.bdf file to create a combined Block Schematic.

4.3 CREATING A BLOCK SYMBOL FROM HDL FILE


- To create a block schematic symbol for the newly created ripple carry adder, open the RCAdd.vhd file under the **Files** tab in the **Project Navigator** window (this file will likely be already open at this point) and click on **File → Create/Update → Create Symbol Files for Current File**.
- When the process is complete, you should see the following message:




- If you received any errors, make sure you didn't mistype any of the code.

4.4 ADDING BLOCK SYMBOL TO PROJECT

- Open the original block diagram file *adder.bdf*.
- If all your windows were closed and you do not see your block diagram file, you can click on the *Files* tree under the *Files* tab and double click the file to open it.




- Double click somewhere in an open space of the design window of the *adder.bdf* file to bring up the *Symbol* wizard:



- Under the *Project* tree, you should now see *RCAdd*.
- Select it and click *OK*.
- Now place this component in the design window (*adder.bdf*) along with the LPM_ADD_SUB module's schematic.
- Rename the two adders by clicking on their 'inst' textboxes to 'LPMadder' and 'RCadder' respectively.
- Connect up the components to create a combined schematic that is connected as shown in the figure below: (create a new output pin *out_res_rc[7..0]* as well). This will have the

LPM_ADD_SUB block schematic and the schematic of the RC Adder (RCAdd) generated from the VHDL code.



Note: Be careful what you call the second output pin. If your first output pin was called **out_res[7..0]**, do **NOT** call the second output pin **out_res2[7..0]**, as this will cause a duplicate naming conflict (Quartus II seems to internally refer to each individual signal of bus **out_res[7..0]** as **out_res0**, **out_res1**, **out_res2**, etc., and this causes a conflict with the second bus signal **out_res2[7..0]**). As a rule, **always** ensure that one node name is not the prefix of another node name that is followed immediately by a single number as in the above example. In general, don't include numbers as the last character of a node or bus name. In this instance, the output pins were called **out_res_lpm[7..0]** and **out_res_rc[7..0]** to avoid this problem.


- Save (**File → Save As** and not **File → Save**) the block schematic design file with a new name **adder_lpm_rc.bdf**.

5 CREATING AND SETTING UP THE TESTBENCH FILE FOR SIMULATION


- To simulate the design, we will first generate a HDL file of the block schematic that we just created.
- We will then write a corresponding HDL testbench file and use it to simulate the design using an Electronic Design Automation (EDA) simulation tool like ModelSim.

5.1 GENERATING A HDL FILE FROM A BLOCK SCHEMATIC


- We will use a HDL file to simulate a design using Quartus II V12.0 and above. Hence, we generate a HDL code from the combined schematic **adder_lpm_rc.bdf**
- We open the combined schematic of LPM_ADD_SUB module and RCAdd: “**adder_lpm_rc.bdf**” and navigate from **File-> Create/Update-> Create HDL Design File from Current File** to create a HDL output file.




- Choose **VHDL** format for the output file in the sub-sequent pop-up window.



- On successfully generating a VHDL file, the following window pops-up:




- You can confirm the generation of the HDL file by looking for “**adder_lpm_rc.vhd**” directly in the directory which you created for the project.
- To view the contents of the HDL file, navigate from the **Project** drop-down menu,




click on “**Add/Remove Files in Project**” to bring up the settings window, and follow Step 1 through 5 from the screen-shot below:

- Step 1: Click on the browse button [...] to open the “**Select File**” dialogue box shown in Step 2.

- Step 2: Select the file that we generated from the block schematic: “**adder_lpm_rc.vhd**”. You will also notice a system generated VHDL file: “**lpm_add_sub0.vhd**”. This is the VHDL code of the LPM (Library of Parameterized Modules) module: **LPM_ADD_SUB**. Select this file too by clicking on **CTRL+<Filename>** and open both files by clicking on **OPEN**.
- Step 3: If the **Add** button is active then click on it and you will see both the files added in the **Files** menu. Use the **Remove** button on the right to remove all files, except the two files that you just added and the **RCAdd.vhd** file. Use the **Up/Down** buttons to move **adder_lpm_rc.vhd** above **lpm_add_sub0.qip**. **RCAdd.vhd** stays at the bottom of the three files.
- Step 4: Click on **Apply**.
- Step 5: Click on **OK**.



- Now you should be able to view the files in the **Project Navigator** window, under the **Files** menu:



- To simulate the design, we will need a testbench through which we will be providing stimulus for specific signals in the design. This testbench will be written in VHDL and has the following sections: Entity, Architecture, Component Instantiation, Port Mapping and Test Logic.

5.2 CREATING A SIMPLE VHDL TESTBENCH

The following steps will illustrate how to create a simple VHDL testbench:

- A VHDL file is added to the design as described in Section 4.1; that is,
 - Click on **File → New**
 - Select **VHDL File** from the **Design Files** tab and click **OK**.
 - Click on **File → Save As** and save it as `<filename_tb.vhd> adder_lpm_rc_tb.vhd` in this example.
 - Enter the below code in `adder_lpm_rc_tb.vhd` as testbench code for the combined adders, and save the design.
- The following code describes a simple testbench for the combined adders.

```
-- adder_lpm_rc_tb.vhd file: <This is the filename>
LIBRARY ieee;
USE ieee.std_logic_1164.all;
-- entity declaration only. No definition here
ENTITY adder_lpm_rc_tb IS
END ;
-- Architecture of the testbench with the signal names
ARCHITECTURE adder_lpm_rc_tb_arch OF adder_lpm_rc_tb IS
  SIGNAL ina_tb    : std_logic_vector (7 downto 0);
  SIGNAL inb_tb    : std_logic_vector (7 downto 0);
  SIGNAL add_sub_tb : std_logic ;
  SIGNAL out_res_lpm_tb   : std_logic_vector (7 downto 0) ;
  SIGNAL out_res_rc_tb   : std_logic_vector (7 downto 0) ;
-- component instantiation of the Design Under test (DUT)
COMPONENT adder_lpm_rc
  PORT (
    add_sub : IN STD_LOGIC;
    ina : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
    inb : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
    out_res_rc : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
    out_res_lpm : OUT STD_LOGIC_VECTOR(7 DOWNTO 0) );
END COMPONENT adder_lpm_rc;

BEGIN
  DUT1 : adder_lpm_rc
```

```

--port mapping: between the DUT and the testbench signals
PORT MAP (
    ina    => ina_tb ,
    inb    => inb_tb ,
    add_sub => add_sub_tb ,
    out_res_lpm   => out_res_lpm_tb,
    out_res_rc => out_res_rc_tb ) ;

--add test logic here
sim_process: process

begin
    wait for 0 ns;
    ina_tb <= b"0000_0000";
    inb_tb <= b"0000_0000";
    add_sub_tb <= '1'; -- Addition :'1', Subtraction : '0'
    wait for 20 ns;
    ina_tb <= b"0010_1010"; -- decimal 42
    inb_tb <= b"0011_1010"; -- decimal 58
    add_sub_tb <= '1';
    wait for 200 ns;
    ina_tb <= b"01101001"; -- decimal 105
    inb_tb <= b"00010101"; -- decimal 21
    add_sub_tb <= '0';
    wait;
end process sim_process;
end;

```

Note: Port names in the design file of the DUT (ina, inb, out_res_rc etc.) will be mapped to the signal names (ina_tb, inb_tb, out_res_rc_tb etc.) of the testbench file.

- The program is made up of the following distinct blocks (for convenience, refer to the screenshot in the next page):


Line Number(s)	Function
2-3	Setup libraries (needed for standard logic signals)
5	Entity declaration
8-22	Architecture declaration and Component Instantiation (adder_lpm_rc VHDL module)
27-32	Port mapping between the TB signals and the DUT
35-51	Test logic to verify functionality of the generated VHDL output file

```

1 -- adder_lpm_rc_tb.vhd file: <This is the filename>
2 LIBRARY ieee;
3 USE ieee.std_logic_1164.all;
4 -- entity declaration only. No definition here
5 ENTITY adder_lpm_rc_tb IS
6 END ;
7 -- Architecture of the testbench with the signal names
8 ARCHITECTURE adder_lpm_rc_tb_arch OF adder_lpm_rc_tb IS
9   SIGNAL ina_tb : std_logic_vector (7 downto 0);
10  SIGNAL inb_tb : std_logic_vector (7 downto 0);
11  SIGNAL add_sub_tb : std_logic ;
12  SIGNAL out_res_lpm_tb : std_logic_vector (7 downto 0) ;
13  SIGNAL out_res_rc_tb : std_logic_vector (7 downto 0) ;
14 -- component instantiation of the Design Under test (DUT)
15 COMPONENT adder_lpm_rc
16   PORT (
17     add_sub : IN STD_LOGIC;
18     ina : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
19     inb : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
20     out_res_rc : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
21     out_res_lpm : OUT STD_LOGIC_VECTOR(7 DOWNTO 0) );
22 END COMPONENT adder_lpm_rc;
23
24 BEGIN
25   DUT1 : adder_lpm_rc
26   --port mapping: between the DUT and the testbench signals
27   PORT MAP (
28     ina    => ina_tb ,
29     inb    => inb_tb ,
30     add_sub => add_sub_tb ,
31     out_res_lpm  => out_res_lpm_tb,
32     out_res_rc => out_res_rc_tb  );
33
34   --add test logic here
35   sim_process: process
36
37   begin
38     wait for 0 ns;
39     ina_tb <= b"0000_0000";
40     inb_tb <= b"0000_0000";
41     add_sub_tb <= '1'; -- Addition :'1', Subtraction : '0'
42     wait for 20 ns;
43     ina_tb <= b"0010_1010"; -- decimal 42
44     inb_tb <= b"0011_1010"; -- decimal 58
45     add_sub_tb <= '1';
46     wait for 200 ns;
47     ina_tb <= b"01101001"; -- decimal 105
48     inb_tb <= b"00010101"; -- decimal 21
49     add_sub_tb <= '0';
50     wait;
51   end process sim_process;
52 end;


```

- Now set **adder_lpm_rc.vhd** as the top level entity by right clicking on adder_lpm_rc.vhd in the **Files** tab, and selecting *Set as Top-Level Entity*
- Save and Compile the design as before, by clicking on




5.3 SETTING UP THE TEST BENCH FILE FOR SIMULATION

- After compilation goes through without errors, we now have to setup the testbench file to be identified by the simulation tool (ModelSim) to be used for providing stimulus for the DUT. Here are the steps to setup the Testbench file for simulation:
 - Click on the “Assignments” menu and go to **Settings**.




- In the **Category** list, select **Simulation**, under **EDA Tool Settings**. The **Simulation** page appears.




- In the **Tool name** list, select **ModelSim-Altera**


- Click on the **Compile test bench** option to choose it. This option helps to compile simulation models, design files, testbench files, and starts simulation. You can use different testbench setups to specify different test scenarios.
- Click on **Test Benches**. The **Test Benches** dialog box pops-up.
- Click **New**. The **New Test Bench Settings** dialog box appears



- In the **Top level module in test bench** box, type the top-level testbench entity or module name `<vhdl_testbench_name_tb>`. In this case, adder_lpm_rc_tb (refer to the screenshot in the next page).
- Under **Simulation period**, select **End simulation at** and specify the time as 500ns.
Note: If you try to make your simulation too long (say, over 1 ms) Quartus II is likely to crash.
- Under **Test bench files**, browse and add the testbench files in the **File name** box. Use the **Up** and **Down** buttons to reorder the files when there are more than one testbench files. The files will be compiled in order from top to bottom.
- Click **OK**.
- In the **Test benches** dialog box, click **OK**.
- This setup is called: enabling the NativeLink feature in Quartus II




- You will now be back to the **Settings Menu**, where you will find the testbench name you just added next to the **Compile Test bench** option.
- Click on **Apply** and then **OK**, and you will be done with setting up the testbench file for simulation.




- Now we will see the steps to run the functional simulation using ModelSim.

5.4 ANALYZING AND ELABORATING THE DESIGN

- On the **Processing** menu, point to **Start** and click on **Start Analysis & Elaboration**. This command collects all your file name information and builds your design hierarchy in preparation for simulation.



- On successful completion of this step, you will see the following dialogue box:




- This one warning may be ignored, as we are only trying to verify the functionality of the design at this point. The warning may have to be fixed when we try to implement the design in hardware (this is called Design Synthesis)
- To run the simulation, we will need to install ModelSim.

6 FUNCTIONAL SIMULATION WITH MODELSIM


The following steps will guide you through the use of ModelSim for simulation of the design that we have created. If you have correctly followed the steps in Section 1, then ModelSim should be installed in your machine and you should be able to find it in the windows startup menu under “**All Programs → Altera 13.0.1.232 Web Edition → ModelSim-Altera 10.1d (Quartus II 13.0sp1)**”.

6.1 SETTING UP THE EDA SIMULATOR EXECUTION PATH

- ModelSim can be set as the default EDA (Electronic Design Automation) simulation tool to work with Quartus II. In Section 3.1, we had chosen ModelSim-Altera as our choice of simulation tool and set VHDL as the desired format.
- We can now simulate the testbench using ModelSim with the following steps:
 - On the **Tools** menu in Quartus, click **Options** as shown in the snapshot.
 - The **Options** dialog box appears




- In the **Category** list, select **EDA Tool Options**.




- Click on the button next to the **Location of Executable** entry corresponding to the **ModelSim-Altera** option.
- Type the path or browse to the directory containing the executables of the EDA tool. (The default location is as shown in the screen-shot: **C:\altera\13.0sp1\modelsim_ase\win32aloem**)
- Click **OK**.

6.2 LAUNCHING THE MODELSIM SIMULATION


- Ensure the required VHDL design file is set as **top-level entity** (Section 5.2).
- To launch the simulation (after ensuring analysis and elaboration has gone through without errors), on the **Tools** menu, point to **Run Simulation Tool** and click **RTL Simulation** to automatically run the EDA simulator, compile all necessary design files, and complete a simulation.



- Now the ModelSim window pops-up and automatically loads all your design files and runs the simulation for you. You should be able to see the simulation results in the window that pops-up.
- You will notice that the output: **out_res_lpm_tb** is the result of the LPM_ADD_SUB module, which is capable of addition and subtraction. However, the RCAdder is only an adder and its output **out_res_rc_tb** is not affected by the change in signal level of **add_sub_tb** signal.
- This completes the testing of the Adder module you created.



- The radix of the results can be changed to decimal by right-clicking on the binary numbers and using the following settings, to make the results easily readable.



Note: Ensure that the ModelSim window is closed every time you launch a simulation from Quartus. Otherwise, there is a conflict with the existing open window and ModelSim will not launch.

7 A SIMPLE VERILOG RIPPLE CARRY ADDER

7.1 SOURCE CODE OF VERILOG RIPPLE CARRY ADDER

You may use a Verilog source code and testbench instead of VHDL to create and simulate a ripple carry adder. Following is a sample source code for the Verilog version of a ripple carry adder.

```
// File Name: RCAdd.v
`timescale 1ns/10ps
module RCAdd(A, B, Result);
    input [7:0] A, B;
    output [7:0] Result;
    reg [7:0] Result;
    reg [8:0] LocalCarry;
    integer i;
    always@(A or B)
    begin
        LocalCarry = 9'd0;
        for(i = 0; i < 8; i = i + 1)
        begin
            Result[i] = A[i]^B[i]^LocalCarry[i];
            LocalCarry[i+1] = (A[i]&B[i]) | (LocalCarry[i]&(A[i]|B[i]));
        end
    end
endmodule
//end
```

Tips:

- If using a Verilog module in a block schematic, you may choose the output format of the file as Verilog if you choose to use Verilog for all your simulations.
- While some EDA tools do support mixed language simulations, you are advised to use one of the languages (Verilog/VHDL) in a given simulation flow.

The screenshot of the Verilog code is shown on the next page.

```

1 // File Name:    RCAdd.v
2 `timescale 1ns/10ps
3 module RCAdd(A, B, Result);
4     input [7:0] A, B;
5     output [7:0] Result;
6     reg [7:0] Result;
7     reg [8:0] LocalCarry;
8     integer i;
9     always@(A or B)
10    begin
11        LocalCarry = 9'd0;
12        for(i = 0; i < 8; i = i + 1)
13            begin
14                Result[i] = A[i]^B[i]^LocalCarry[i];
15                LocalCarry[i+1] =
16                    (A[i]&B[i]) | (LocalCarry[i] & (A[i] | B[i]));
17            end
18        end
19    endmodule
20 //end
21
22

```

7.2 VERILOG TESTBENCH FOR *RIPPLE CARRY ADDER*


Instead of embedding the above code in a block schematic, we can simulate it functionally by using the following Verilog testbench for the ripple carry adder source code shown above. Follow the previously mentioned steps from Section 5.2 to Section 6.2, but choose Verilog option instead of VHDL.

```

// File Name:    adder_rc_tb.v
`timescale 1ns/10ps
module adder_rc_tb;
    reg [7:0] in_a, in_b;
    wire [7:0] out_res_rc;
initial
begin
    in_a <= 8'd0;
    in_b <= 8'd0;
    #300    in_a <= 8'd105;
            in_b <= 8'd21;
end
RCAdd rc_adder(in_a, in_b, out_res_rc);
endmodule


```

The screenshot of the Verilog testbench is shown below.



```
// File Name: RCAdd_tb.v
`timescale 1ns/10ps
module RCAdd_tb;
    reg [7:0] in_a, in_b;
    wire [7:0] out_res_rc;
initial
begin
    in_a <= 8'd0;
    in_b <= 8'd0;
#300    in_a <= 8'd105;
           in_b <= 8'd21;
end
RCAdd rc_adder(in_a, in_b, out_res_rc);
endmodule
```

Once the simulation completes, you should see the following result in ModelSim:



8 TESTING DESIGN IN HARDWARE


In the lab, you will be testing your final processor design on an Altera DE0 (or DE0-CV) evaluation board. Since you may not have access to this hardware outside the lab, you may wish to just skim over this section. When it is time to program your design, you can refer back to this section and read it in more detail.

Note: Be sure to read over the Altera documentation for DE0 User Manual (or DE0-CV User Manual), where a local copy can be found below. You will need to refer to it to find out the pin numbers that are explained in the following sections.

http://post.queensu.ca/~afsahi/ELEC-374/resources/DE0_User_Manual.pdf
http://post.queensu.ca/~afsahi/ELEC-374/resources/DE0-CV_User_Manual.pdf

8.1 ALTERA DE0 EVALUATION BOARD

- The Altera UP-DE0 evaluation board provided in the lab will look similar to the diagram below:



Important: Make sure the Run/Prog switch is set to Run, and never change this switch!

8.2 ASSIGNING I/O PINS TO EXTERNAL PINS

To test your design, you need to connect your external switches and LEDs on the evaluation board to the pins on the FPGA.

- The Altera DE0 evaluation board has one bank of slide switches (or toggle switches), pushbutton switches and green LEDs, the descriptions of which are in the three tables below

Signal Name	FPGA Pin No.	Description
SW[0]	PIN_J6	Slide Switch[0]
SW[1]	PIN_H5	Slide Switch[1]
SW[2]	PIN_H6	Slide Switch[2]
SW[3]	PIN_G4	Slide Switch[3]
SW[4]	PIN_G5	Slide Switch[4]
SW[5]	PIN_J7	Slide Switch[5]
SW[6]	PIN_H7	Slide Switch[6]
SW[7]	PIN_E3	Slide Switch[7]
SW[8]	PIN_E4	Slide Switch[8]
SW[9]	PIN_D2	Slide Switch[9]

Signal Name	FPGA Pin No.	Description
BUTTON [0]	PIN_H2	Pushbutton[0]
BUTTON [1]	PIN_G3	Pushbutton[1]
BUTTON [2]	PIN_F1	Pushbutton[2]

Signal Name	FPGA Pin No.	Description
LEDG[0]	PIN_J1	LED Green[0]
LEDG[1]	PIN_J2	LED Green[1]
LEDG[2]	PIN_J3	LED Green[2]
LEDG[3]	PIN_H1	LED Green[3]
LEDG[4]	PIN_F2	LED Green[4]
LEDG[5]	PIN_E1	LED Green[5]
LEDG[6]	PIN_C1	LED Green[6]
LEDG[7]	PIN_C2	LED Green[7]
LEDG[8]	PIN_B2	LED Green[8]
LEDG[9]	PIN_B1	LED Green[9]

- Referring to the tables in the Altera documentation (DE0 User Manual), you can see which pin numbers correspond to which components.
 - For example, in *Table 4.3 (page 26 of the DE0 User Manual)*, *Pin_J2* corresponds to *LED Green[1]* on the board.
- To assign each of the pins to a specific I/O pin, open the *Adder* project.

- Since DE0 has 10 toggle switches, we cannot use the previous Verilog code as it uses two 8-bit input ports, which requires a minimum of 16 switches. For this section of the tutorial, you can create a new project called **RCAAdder_4bits**, add a Verilog file to it and compile it. You can use the following Verilog code in the new file:


```
// File Name:    RCAAdd_4bits.v
`timescale 1ns/10ps
module RCAAdd_4bits(A, B, Result);
    input [3:0] A, B;
    output [3:0] Result;
    reg [3:0] Result;
    reg [4:0] LocalCarry;
    integer i;
    always@(A or B)
        begin
            LocalCarry = 5'd0;
            for(i = 0; i < 4; i = i + 1)
                begin
                    Result[i] = A[i]^B[i]^LocalCarry[i];
                    LocalCarry[i+1] = (A[i]&B[i])|(LocalCarry[i]&(A[i]|B[i]));
                end
        end
    endmodule
//end
```

The screenshot of the Verilog code is shown below.

```
1 // File Name:    RCAAdd_4bits.v
2 `timescale 1ns/10ps
3 module RCAAdd_4bits(A, B, Result);
4     input [3:0] A, B;
5     output [3:0] Result;
6     reg [3:0] Result;
7     reg [4:0] LocalCarry;
8     integer i;
9     always@(A or B)
10        begin
11            LocalCarry = 5'd0;
12            for(i = 0; i < 4; i = i + 1)
13                begin
14                    Result[i] = A[i]^B[i]^LocalCarry[i];
15                    LocalCarry[i+1] =
16                        (A[i]&B[i])|(LocalCarry[i]&(A[i]|B[i]));
17                end
18        end
19    endmodule
20 //end
21
```

STEP 1: Make sure the block diagram file or VHDL/Verilog file is open and included in the project <Verilog version of RCAdd in this example>. The next step assumes that your project has compiled successfully.

STEP 2: From the *Assignments* menu, select *Pin Planner*. The following screen will be displayed:




As you can see, the ports defined by your design (inputs ‘A’, ‘B’ and outputs ‘Result’) have already been added in this window.

STEP 3: Set up the pin assignment by giving the location for each pin of the ports according to the table below. For example, A[3] should be assigned as ‘PIN_E4’.

NodeName	Direction	Location
A[3]	Input	PIN_E4
A[2]	Input	PIN_E3
A[1]	Input	PIN_H7
A[0]	Input	PIN_J7
B[3]	Input	PIN_G4
B[2]	Input	PIN_H6
B[1]	Input	PIN_H5
B[0]	Input	PIN_J6
Result[3]	Output	PIN_H1
Result[2]	Output	PIN_J3
Result[1]	Output	PIN_J2
Result[0]	Output	PIN_J1

When you finish this step correctly, the *Pin Planner* window should be updated as follows:




STEP 4 (OPTIONAL): To make sure your pin-out setting is correct, you may generate a spreadsheet of it by selecting menu item *Export...* under menu *File* of the *Pin Planner* window. You can then open the created file by Excel and examine whether it is consistent to the table used in **STEP 3**.

If the setting is OK, save all the files and close the *Pin Planner* window. You can also re-compile the whole project again at this moment to make it ready for the hardware test.

8.3 ASSIGNING A DEVICE


STEP 1: Click on *Assignments → Device* to bring up the *Settings* window. Ensure that the device selected is *EP3C16F484C6* and click OK.

STEP 2: Click on *Tools → Programmer* to bring up the *programmer* window:




STEP 3: Now Power on the DE0 board and connect the USB cable to the USB port near to the power connector. Next, connect the USB cable to your computer. If the “**Found new hardware wizard**” reports that it needs to install the drivers for the USB-Blaster device, follow these instructions, otherwise skip ahead to the **Hardware Setup** section (**Step 4**).


- Click on the Windows Start button and type “**Device Manager**” in the search bar. The search should find the Device Manager program. Click on it to show a list of devices and peripherals attached to your system.




- In the Device Manager window that opens up, right click on “**USB-Blaster**” under “**Other Devices**” and click on “**Update Driver Software...**”.



- In the window that pops up, click on “**Browse my computer for device software**”.




- In the next window, click on “**Browse...**” and browse to the **Altera** directory on the local drive. Drill down into the base **Quartus II** directory and select the **USB-Blaster** directory under **drivers**. Press **OK** on the file browser window and click **Next** on the new driver installation wizard. If you see a Windows Security dialog box, click on **Install**.




STEP 4: Now, back to the Programmer window, click on *Hardware Setup...* to bring up the *Hardware Setup* window:

- Ensure that the *Currently selected hardware* is the **USB-Blaster (USB-#)** and then click **Close**. If the USB-blaster does not appear on the list, it may need to be installed, refer to the previous instructions on how to do this.




- Click on *Program/Configure* checkbox:



Important: Make sure the Run/Prog switch is set to Run!

STEP 5: Click on the *Start Programming* icon on the side menu:




The evaluation board should light up, the program should get downloaded, and you should now be able to test your design in hardware.

For example, you can turn on or off the switches to change the values of input ports. Then, you can observe the outputs presented by LED to see if they change accordingly or not. Also, you can simulate this 4-bit adder in ModelSim and compare the results to the hardware behavior as an assessment of your design.

8.4 ALTERA DE0-CV EVALUATION BOARD

The Altera DE0-CV evaluation board will look similar to the diagram below.

Important: Make sure the Run/Prog switch is set to Run, and never change this switch!



8.4.1 ASSIGNING I/O PINS TO EXTERNAL PINS

The Altera DE0-CV evaluation board has one bank of slide switches, pushbutton switches and LEDs, the descriptions of which can be found in the three tables below, also available on Pages 24-25 in the Altera DE0-CV User Manual.

Table 3-3 Pin Assignment of Slide Switches

Signal Name	FPGA Pin No.	Description
SW0	PIN_U13	Slide Switch[0]
SW1	PIN_V13	Slide Switch[1]
SW2	PIN_T13	Slide Switch[2]
SW3	PIN_T12	Slide Switch[3]
SW4	PIN_AA15	Slide Switch[4]
SW5	PIN_AB15	Slide Switch[5]
SW6	PIN_AA14	Slide Switch[6]
SW7	PIN_AA13	Slide Switch[7]
SW8	PIN_AB13	Slide Switch[8]
SW9	PIN_AB12	Slide Switch[9]

Table 3-2 Pin Assignment of Push-buttons

Signal Name	FPGA Pin No.	Description
KEY0	PIN_U7	Push-button[0]
KEY1	PIN_W9	Push-button[1]
KEY2	PIN_M7	Push-button[2]
KEY3	PIN_M6	Push-button[3]
RESET_N	PIN_P22	Push-button which connected to DEV_CLR_N Pin of FPGA

Table 3-4 Pin Assignment of LEDs

Signal Name	FPGA Pin No.	Description
LEDR0	PIN_AA2	LED [0]
LEDR1	PIN_AA1	LED [1]
LEDR2	PIN_W2	LED [2]
LEDR3	PIN_Y3	LED [3]
LEDR4	PIN_N2	LED [4]
LEDR5	PIN_N1	LED [5]
LEDR6	PIN_U2	LED [6]
LEDR7	PIN_U1	LED [7]
LEDR8	PIN_L2	LED [8]
LEDR9	PIN_L1	LED [9]

Using the same procedure discussed in Section 8.2 and for the same 4-bit Verilog adder code, use the following table for pin assignment on DE0-CV evaluation board.

NodeName	Direction	Location
A[3]	Input	PIN_AB13
A[2]	Input	PIN_AA13
A[1]	Input	PIN_AA14
A[0]	Input	PIN_AB15
B[3]	Input	PIN_T12
B[2]	Input	PIN_T13
B[1]	Input	PIN_V13
B[0]	Input	PIN_U13
Result[3]	Output	PIN_Y3
Result[2]	Output	PIN_W2
Result[1]	Output	PIN_AA1
Result[0]	Output	PIN_AA1

8.4.2 ASSIGNING A DEVICE


As for assigning a device and programming, follow the guidelines in Section 8.3 but use *Cyclone V* and select the *5CEBA4F23C7* device.

9 FUNCTIONAL SIMULATION WITH QUARTUS UNIVERSITY PROGRAM SIMULATOR


For completeness, the following steps will guide you through the use of Quartus University Program Simulator for simulation. However, you are advised to use testbenches and the ModelSim simulator for your simulation.

9.1 SETTING UP SIMULATION WAVEFORMS


- Unlike ModelSim, where testbenches were developed in an HDL, the University Program Simulator uses input waveforms to test devices.
- We can create a test waveform using University Program Simulator with the following steps:
 - First, in Quartus II, load the project by clicking on File->Open Project and choosing the “adder.qpf” file.
 - Then, click on File->New.
 - On the dialog box that appears, select “University Program VWF” under “Verification/Debugging Files” and click on Ok.




- The **Simulation Waveform Editor** window appears




- Start by cutting the simulation down to the desired 500 ns. On the **Edit** menu, click **Set End Time** and enter the time and choose ‘ns’ as shown below




- To add signals (or nodes as they are called here) to the waveform, go to the **Edit Menu**, choose **Insert** and click **Insert Node or Bus**.
- In the Insert Node or Bus window, click on the **Node Finder...** button.



- Press the **List** button to populate the window with pins from the device under test.




- From the **Nodes Found** list, select and add the following nodes using the **>** button: add_sub, ina, inb, out_res_lpm, out_res_rc. Note that the multi-bit buses have both an Input Group node representing the entire bus, but also singular bit-by-bit Input nodes. Press **OK** when complete and **Ok** again in the previous window.





- In the Waveform window, all nodes will default to displaying in Binary form. While desired for the add_sub signal, the buses should be changed to Decimal for easy

readability. To do this **Right Click** on one of the buses (for example ‘ina’) and under **radix**, choose **Signed Decimal**.




- Now to change the values of the input signals, click and drag the mouse pointer from near the 0ps point to the 220ns point on the add_sub waveform. When that area is highlighted by the blue rectangle, click the **Forcing High** icon pictured below to set the signal to be 1 at that time slice.






- Repeat the selection gesture for ina's waveform from 20ns to 220ns. To set a specific value for a multi-bit bus choose the **Forcing Arbitrary** icon pictured below and type in 42 in the **Numeric or Named Value** box of the pop-up window and press **OK**.



- Continue to assign values to the inputs: {inb = 58 @ 20ns-220ns} {ina =105 @ 220ns-500ns} {inb= 21 @ 220ns-500ns}. The final result is as follows:




- Save the file as **testbench.vwf**.

9.2 LAUNCHING THE SIMULATION

- Simulation can be initiated by clicking on “**Run Functional Simulation**” from the **Simulation** menu or clicking on the button highlighted below:



- A few seconds later, a pop up window will appear, showing the output waveforms that are the results of the test.



10 ADDITIONAL REFERENCES

There is an excellent online tutorial for learning how to use some of the more advanced features of the Quartus package.

- Click on *Help → PDF Tutorial* to access this. There are separate tutorials available for Verilog and VHDL.

The following are Altera/Quartus related links:

- Main Altera Homepage (<http://www.altera.com>).
- Quartus II Web Edition Homepage (<http://dl.altera.com/13.0sp1/?edition=web>)
- [Quartus Prime and Quartus II Software Support](#)

The following links are some references to VHDL and Verilog programming:

- Altera's VHDL Design Examples (<https://www.altera.com/support/support-resources/design-examples/design-software/vhdl.html>)
- Altera's Verilog Design Examples (<https://www.altera.com/support/support-resources/design-examples/design-software/verilog.html>)
- ModelSim Tutorial (ftp://ftp.altera.com/up/pub/Altera_Material/10.1/Tutorials/Using_ModelSim.pdf)

Another source for help is by contacting an Altera technician directly:

- Altera Support (<https://www.altera.com/support.html>).

If you still require additional help, ask a TA during regular lab hours.