

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity ram_tb is
5  end;
6
7  architecture behaviour of ram_tb is
8
9  signal address_tb : std_logic_vector(8 downto 0);
10 signal clock_tb   : std_logic;
11 signal data_tb    : std_logic_vector(31 downto 0);
12 signal rden_tb    : std_logic;
13 signal wren_tb    : std_logic;
14 signal q_tb       : std_logic_vector(31 downto 0);
15
16 component ram is
17     port(
18         address : IN STD_LOGIC_VECTOR (8 DOWNT0 0);
19         clock   : IN STD_LOGIC   := '1';
20         data    : IN STD_LOGIC_VECTOR (31 DOWNT0 0);
21         rden    : IN STD_LOGIC   := '1';
22         wren    : IN STD_LOGIC ;
23         q       : OUT STD_LOGIC_VECTOR (31 DOWNT0 0)
24     );
25 end component;
26
27 begin
28     DUT1 : ram port map(
29         address => address_tb,
30         clock   => clock_tb,
31         data    => data_tb,
32         rden    => rden_tb,
33         wren    => wren_tb,
34         q       => q_tb
35     );
36
37     sim_process: process
38     begin
39
40         wait for 1 ns;
41         clock_tb <= '0';
42         address_tb <= "000000001";
43         data_tb <= x"0000ffff";
44         rden_tb <= '1';
45         wren_tb <= '1';
46         wait for 9 ns;
47         clock_tb <= '1';
48         wait for 10 ns;
49         clock_tb <= '0';
50         wren_tb <= '0';
51         wait for 10 ns;
52         clock_tb <= '1';
53         address_tb <= "000000001";
54         rden_tb <= '1';
55         wait;
56     end process sim_process;
57 end behaviour;
```