```
1
     library ieee;
     use ieee.std logic 1164.all;
 3
 4
     entity ram tb is
 5
     end;
 7
     architecture behaviour of ram tb is
 8
9
     signal address tb : std logic vector(8 downto 0);
10
     signal clock tb : std logic;
                        : std logic vector(31 downto 0);
11
     signal data tb
                      : std logic;
12
     signal rden tb
     signal wren tb : std logic;
13
14
     signal q tb
                           : std logic vector(31 downto 0);
15
16
    component ram is
17
       port(
18
           address : IN STD LOGIC VECTOR (8 DOWNTO 0);
           clock : IN STD LOGIC := '1';
data : IN STD LOGIC VECTOR (31 DOWNTO 0);
19
20
           rden
                   : IN STD LOGIC := '1';
: IN STD_LOGIC;
21
22
           wren
23
                    : OUT STD LOGIC VECTOR (31 DOWNTO 0)
24
        );
25
     end component;
26
27
    begin
28
        DUT1 : ram port map(
29
           address => address tb,
30
           clock => clock tb,
31
           data => data tb,
32
           rden => rden tb,
33
           wren => wren tb,
34
           q \Rightarrow q tb
35
        );
36
37
        sim process: process
38
        begin
39
40
           wait for 1 ns;
           clock tb <= '0';</pre>
41
           address tb <= "000000001";
42
43
           data tb <= x"0000fffff";
           rden_tb <= '1';
44
45
           wren tb <= '1';
           wait for 9 ns;
46
47
           clock tb <= '1';
48
           wait for 10 ns;
49
           clock tb <= '0';</pre>
           wren_tb <= '0';
50
51
           wait for 10 ns;
52
           clock_tb <= '1';
           address tb <= "000000001";
53
54
           rden tb <= '1';
55
           wait;
56
        end process sim process;
57
     end behaviour;
```