```
1
     library ieee;
     use ieee.std logic_1164.all;
 3
 4
    entity conFF is
 5
      port(
           clk
                                            : in std logic;
 7
                                            : in std logic vector(31 downto 0);
           IRout
8
                                            : in std_logic_vector(31 downto 0);
          BusMuxOut
9
                                            : out std logic
          CONout
10
      );
    end entity;
11
12
13
     architecture behaviour of conFF is
14
15
    component decoder4bits is
       port (
16
17
           input : IN STD LOGIC VECTOR (1 DOWNTO 0);
           output : OUT STD LOGIC VECTOR(3 downto 0)
18
19
       );
20
     end component;
21
22
    component conFFSubComponent1 is
23
     port(
24
          decoderOutput
                                           : in std logic vector(3 downto 0);
25
                                           : in std logic vector(31 downto 0);
          BusMuxOut
26
          conFFOutput
                                           : out std logic;
27
          bus0r0ut
                                           : inout std logic
28
      );
29
    end component;
30
31
   component flipFlop is
32
       port(
33
         clk
                     : in std logic;
34
          D
                     : in std logic;
35
                     : out std logic
36
       );
37
     end component;
38
39
     signal decoderInput : std logic vector(1 downto 0);
40
     signal decoderOutput : std logic vector(3 downto 0);
41
     signal orGateToFlipFlop, conFFOutput, busOrOutInternal : std logic;
42
43
     begin
44
     decoderInput <= IRout(20 downto 19);</pre>
45
46
     U0: decoder4bits port map(
47
          input => decoderInput,
48
           output => decoderOutput
49
    );
50
51
    U1: conffSubComponent1 port map(
52
           decoderOutput => decoderOutput,
53
           BusMuxOut => BusMuxOut,
54
           conFFOutput => orGateToFlipFlop,
55
          busOrOut => busOrOutInternal
56
    );
57
58
    U2: flipFlop port map(
59
         clk => clk,
60
          D => orGateToFlipFlop,
          Q => CONout
61
62
    );
63
     end architecture;
```