library ieee;

1

```
use ieee.std logic 1164.all;
3
4
    entity selectAndEncodeLogic is
5
      port(
          IRin
                                           : in std_logic_vector(31 downto 0);
          Gra, Grb, Grc, Rin, Rout, BAout : in std logic;
7
8
                                           : in std_logic_vector(31 downto 0);
          BusMuxOut
9
                                           : out std logic vector(31 downto 0);
          C sign extended
10
          r0in r15in Decoded
                                           : out std logic vector(15 downto 0);
                                          : out std logic vector(15 downto 0)
11
          r0out r15out Decoded
12
       );
13
    end entity;
14
15
    architecture behaviour of selectAndEncodeLogic is
16
17
    component selectAndEncodeSubComponent1 is
18
       port(
19
                        : in std logic vector(31 downto 0);
          IRin
20
          Gra, Grb, Grc : in std logic;
21
          output
                        : out std logic vector(3 downto 0)
22
       );
23
   end component;
24
    component selectAndEncodeSubComponent2 is
25
      port(
26
                                  : in std logic vector(15 downto 0);
          input
27
          Rin, Rout, BAout
                                 : in std logic;
          r0in_r15in_Decoded
28
                                 : out std_logic_vector(15 downto 0);
          r0out r15out Decoded : out std logic vector(15 downto 0)
29
30
      );
31
   end component;
32
   component selectAndEncodeSubComponent3 is
33
     port(
34
         input
                              : in std logic vector(31 downto 0);
35
                               : out std logic vector(31 downto 0)
          output
36
      );
37
   end component;
38
   component decoder16bits is
39
     port (
40
          input : IN STD LOGIC VECTOR (3 DOWNTO 0);
41
          output: OUT STD LOGIC VECTOR (15 downto 0)
42
       );
43
    end component;
44
45
46
    signal decoderInput : std logic vector(3 downto 0);
47
    signal decoderOutput : std logic vector(15 downto 0);
48
49
    begin
50
51
   U0: selectAndEncodeSubComponent1 port map(
52
          IRin => IRin,
          Gra => Gra,
53
54
          Grb => Grb,
55
          Grc => Grc,
56
          output=> decoderInput
57
58
    );
59
   U1: decoder16bits port map(
60
          input => decoderInput,
61
          output => decoderOutput
62
63
    U2: selectAndEncodeSubComponent2 port map(
64
                               => decoderOutput,
          input
65
          Rin
                               => Rin,
66
          Rout
                               => Rout,
67
          BAout
                               => BAout,
                               => r0in_r15in_Decoded,
68
          r0in r15in Decoded
69
          r0out r15out Decoded => r0out r15out Decoded
70
    );
71
    U3: selectAndEncodeSubComponent3 port map(
```