

```

1  --CONFIRMED TO WORK
2
3  library ieee;
4  use ieee.std_logic_1164.all;
5
6  library work;
7
8  entity memorySubsystem_tb is
9  end;
10
11 architecture behaviour of memorySubsystem_tb is
12
13 signal BusMuxOut_tb, BusMuxInMDR_tb      : std_logic_vector(31 downto 0);
14 signal MDRin_tb, MARin_tb, clock_tb, clear_tb, mdrReadSig_tb, readSig_tb, writeSig_tb :
15 std_logic;
16
17 component memorySubsystem is
18     port(
19         BusMuxOut      : in std_logic_vector(31 downto 0);
20         BusMuxInMDR    : inout std_logic_vector(31 downto 0);
21         MDRin, MARin, clock, clear: in std_logic;
22         readSig, writeSig, mdrReadSig: in std_logic
23     );
24 end component;
25
26 begin
27     DUT1 : memorySubsystem port map(
28         BusMuxOut      => BusMuxOut_tb,
29         BusMuxInMDR    => BusMuxInMDR_tb,
30         MDRin          => MDRin_tb,
31         MARin          => MARin_tb,
32         clock          => clock_tb,
33         clear          => clear_tb,
34         readSig        => readSig_tb,
35         writeSig       => writeSig_tb,
36         mdrReadSig     => mdrReadSig_tb
37     );
38     clock_process: PROCESS
39     begin
40         clock_tb <= '0';
41         wait for 5 ns;
42         clock_tb <= '1';
43         wait for 5 ns;
44     end process clock_process;
45     sim process: process
46     begin
47         -- BusMuxOut_tb <= x"00000000";
48         --Set up MDRMux, MDR and Data Line
49         BusMuxOut_tb <= x"ffff0000";
50         clear_tb <='1';
51         mdrReadSig_tb <='0';
52         MDRin_tb <='1';
53         readSig_tb <='0';
54         writeSig_tb <='0';
55         MARin_tb <='0';
56         wait on clock_tb;
57         wait on clock_tb;
58         wait on clock_tb;
59         wait on clock_tb;
60         --Set up Address in MAR
61         mdrReadSig_tb <='1';
62         MDRin_tb <='0';
63         readSig_tb <='0';
64         writeSig_tb <='0';
65         MARin_tb <='1';
66         BusMuxOut_tb <= x"00000001";
67         wait on clock_tb;
68         wait on clock_tb;
69         --Write to Ram
70         mdrReadSig_tb <='1';

```

```
71     MDRin_tb      <='0';
72     readSig_tb     <='0';
73     writeSig_tb    <='1';
74     MARin_tb       <='0';
75     wait on clock_tb;
76     wait on clock_tb;
77     wait on clock_tb;
78     wait on clock_tb;
79     wait on clock_tb;
80     wait on clock_tb;
81     writeSig_tb     <='0';
82     wait on clock_tb;
83     wait on clock_tb;
84     --Set dataLine to 0
85     BusMuxOut_tb <= x"00000000";
86     mdrReadSig_tb  <='0';
87     MDRin_tb       <='1';
88     readSig_tb     <='0';
89     writeSig_tb    <='0';
90     MARin_tb       <='0';
91     wait on clock_tb;
92     wait on clock_tb;
93     --Set up address in MAR
94     BusMuxOut_tb <= x"00000001";
95     mdrReadSig_tb  <='1';
96     MDRin_tb       <='0';
97     readSig_tb     <='0';
98     writeSig_tb    <='0';
99     MARin_tb       <='1';
100    wait on clock_tb;
101    wait on clock_tb;
102    --Read from RAM
103
104    mdrReadSig_tb  <='1';
105    MDRin_tb       <='0';
106    readSig_tb     <='1';
107    writeSig_tb    <='0';
108    MARin_tb       <='1';
109    wait on clock_tb;
110    wait on clock_tb;
111    wait on clock_tb;
112    wait on clock_tb;
113    wait on clock_tb;
114    wait on clock_tb;
115    wait;
116    end process sim_process;
117    end behaviour;
```