```
1
     LIBRARY ieee;
 2
     USE ieee.std logic 1164.ALL;
 3
 4
    ENTITY reg Zero IS
 5
       PORT (
 6
           clk, clr, Rin, BAout : IN STD LOGIC;
 7
           BusMuxOut : IN STD LOGIC VECTOR(31 DOWNTO 0);
           BusMuxIn : OUT STD_LOGIC_VECTOR(31 DOWNTO 0)
 8
9
           );
10
    END ENTITY reg_Zero;
11
12
     architecture behaviour of reg Zero is
13
14
     signal regToAnd : std logic vector(31 downto 0);
15
16
    component reg 32 IS
17
      PORT (
18
           clk, clr, Rin : IN STD LOGIC;
           BusMuxOut: IN STD LOGIC VECTOR (31 DOWNTO 0);
19
20
          BusMuxIn : OUT STD LOGIC VECTOR(31 DOWNTO 0)
21
          );
22
    END component;
23
24
    component andGate 32vs1 is
25
      port(
26
          Α
                : in std logic;
27
                : in std logic vector(31 downto 0);
28
                : out std logic vector(31 downto 0)
29
       );
30
    end component;
31
32
    begin
33
    U0: reg 32 port map(
34
       clk => clk,
35
       clr => clr,
36
       Rin => Rin,
37
       BusMuxOut => BusMuxOut,
38
       BusMuxIn => regToAnd
39
    );
40
    U1: andGate 32vs1 port map(
41
     A => BAout,
42
      B => regToAnd,
43
       S => BusMuxIn
44
    );
45
```

46

end architecture;