```
1
     LIBRARY ieee;
 2
     USE ieee.std logic 1164.ALL;
 3
 4
     ENTITY reg IR IS
 5
        PORT (
 6
           clk, clr, Rin : IN STD LOGIC;
 7
           BusMuxOut : IN STD LOGIC VECTOR(31 DOWNTO 0);
           BusMuxIn : OUT STD_LOGIC_VECTOR(31 DOWNTO 0)
 8
9
           );
10
    END ENTITY reg_IR;
11
12
     ARCHITECTURE arc OF reg IR IS
13
     BEGIN
14
        SingleRegister:
15
        PROCESS (clk, clr, Rin, BusMuxOut)
16
        BEGIN
17
           IF (rising edge(clk) AND (Rin = '1')) THEN
18
              IF (clr = '0') THEN
19
                  BusMuxIn <= (others => '0');
               ELSIF(clr = '1' and BusMuxOut(18) = '1') THEN
20
                 BusMuxIn(17 downto 0) <= BusMuxOut(17 downto 0);</pre>
21
22
                  BusMuxIn(31 downto 18) <= "11111111111111";</pre>
23
24
                  BusMuxIn (17 \text{ downto } 0) \le \text{BusMuxOut}(17 \text{ downto } 0);
25
                  BusMuxIn(31 downto 18) <= "0000000000000";</pre>
26
               END IF;
27
           END IF:
28
       END PROCESS;
29
     END ARCHITECTURE arc;
30
```