```
library ieee;
     use ieee.std logic 1164.all;
 3
 4
     library work;
 5
 6
     entity reg IR tb is
 7
     end;
 8
9
     architecture behaviour of reg IR tb is
10
11
     signal clk tb, clr tb, Rin tb : std logic;
12
     signal BusMuxIn tb, BusMuxOut tb : std logic vector(31 downto 0);
13
14
     component reg IR IS
15
       PORT (
16
           clk, clr, Rin : IN STD LOGIC;
17
           BusMuxOut: IN STD LOGIC VECTOR (31 DOWNTO 0);
           BusMuxIn : OUT STD LOGIC VECTOR (31 DOWNTO 0)
18
19
          );
20
     END component reg_IR;
21
22
23
    begin
24
       DUT1 : reg IR port map(
25
          clk => clk tb,
26
          clr => clr tb,
27
          Rin => Rin tb,
28
          BusMuxOut => BusMuxOut tb,
29
         BusMuxIn => BusMuxIn tb
30
31
32
       sim process: process
33
       begin
34
35
         wait for 1 ns;
         clk_tb <= '1';
clr tb <= '0';
Rin_tb <= '1';
36
37
38
         BusMuxOut tb<= x"07ff0000";
39
40
         clr tb <= '1';
         wait for 9 ns;
41
          clk tb <= '0';
42
43
          wait for 10 ns;
          clk tb <= '1';
44
          BusMuxOut tb<= x"07fff000";
45
46
          wait for 10 ns;
47
          wait;
48
       end process sim_process;
49
   end behaviour;
```

1