

```

1  -- megafunction wizard: %RAM: 1-PORT%
2  -- GENERATION: STANDARD
3  -- VERSION: WM1.0
4  -- MODULE: altsyncram
5
6  -- =====
7  -- File Name: ram.vhd
8  -- Megafunction Name(s):
9  --     altsyncram
10 --
11 -- Simulation Library Files(s):
12 --     altera_mf
13 -- =====
14 -- *****
15 -- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
16 --
17 -- 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition
18 -- *****
19
20
21 --Copyright (C) 1991-2013 Altera Corporation
22 --Your use of Altera Corporation's design tools, logic functions
23 --and other software and tools, and its AMPP partner logic
24 --functions, and any output files from any of the foregoing
25 --(including device programming or simulation files), and any
26 --associated documentation or information are expressly subject
27 --to the terms and conditions of the Altera Program License
28 --Subscription Agreement, Altera MegaCore Function License
29 --Agreement, or other applicable license agreement, including,
30 --without limitation, that your use is for the sole purpose of
31 --programming logic devices manufactured by Altera and sold by
32 --Altera or its authorized distributors. Please refer to the
33 --applicable agreement for further details.
34
35
36 LIBRARY ieee;
37 USE ieee.std_logic_1164.all;
38
39 LIBRARY altera_mf;
40 USE altera_mf.all;
41
42 ENTITY ram_n IS
43     PORT
44     (
45         address      : IN STD_LOGIC_VECTOR (8 DOWNTO 0);
46         clock        : IN STD_LOGIC := '1';
47         data         : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
48         rden         : IN STD_LOGIC := '1';
49         wren         : IN STD_LOGIC ;
50         q            : OUT STD_LOGIC_VECTOR (31 DOWNTO 0)
51     );
52 END ram_n;
53
54
55 ARCHITECTURE SYN OF ram_n IS
56
57     SIGNAL sub_wire0 : STD_LOGIC_VECTOR (31 DOWNTO 0);
58
59
60
61 COMPONENT altsyncram
62 GENERIC (
63     clock_enable_input_a      : STRING;
64     clock_enable_output_a     : STRING;
65     intended_device_family    : STRING;
66     lpm_hint                  : STRING;
67     lpm_type                  : STRING;
68     numwords_a                : NATURAL;
69     operation_mode             : STRING;
70     outdata_aclr_a            : STRING;
71     outdata_reg_a             : STRING;

```

```

72     power up uninitialized      : STRING;
73     read_during_write_mode_port_a : STRING;
74     width_a      : NATURAL;
75     width_a      : NATURAL;
76     width_byteena a      : NATURAL
77 );
78 PORT (
79     address_a      : IN STD_LOGIC_VECTOR (8 DOWNTO 0);
80     clock0         : IN STD_LOGIC ;
81     data_a         : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
82     wren_a         : IN STD_LOGIC ;
83     q_a           : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
84     rden_a        : IN STD_LOGIC
85 );
86 END COMPONENT;
87
88 BEGIN
89     q      <= sub_wire0(31 DOWNTO 0);
90
91     altsyncram_component : altsyncram
92     GENERIC MAP (
93         clock_enable_input_a => "BYPASS",
94         clock_enable_output a => "BYPASS",
95         intended_device_family => "Cyclone III",
96         lpm_hint => "ENABLE_RUNTIME_MOD=NO",
97         lpm_type => "altsyncram",
98         numwords a => 512,
99         operation_mode => "SINGLE_PORT",
100        outdata aclr a => "NONE",
101        outdata_reg_a => "CLOCK0",
102        power up uninitialized => "FALSE",
103        read_during_write_mode_port_a => "NEW_DATA_NO_NBE_READ",
104        width_a => 9,
105        width_a => 32,
106        width_byteena a => 1
107    )
108    PORT MAP (
109        address_a => address,
110        clock0 => clock,
111        data_a => data,
112        wren_a => wren,
113        rden_a => rden,
114        q a => sub_wire0
115    );
116
117
118
119 END SYN;
120
121 -- =====
122 -- CNX file retrieval info
123 -- =====
124 -- Retrieval info: PRIVATE: ADDRESSSTALL A NUMERIC "0"
125 -- Retrieval info: PRIVATE: AclrAddr NUMERIC "0"
126 -- Retrieval info: PRIVATE: AclrByte NUMERIC "0"
127 -- Retrieval info: PRIVATE: AclrData NUMERIC "0"
128 -- Retrieval info: PRIVATE: AclrOutput NUMERIC "0"
129 -- Retrieval info: PRIVATE: BYTE_ENABLE NUMERIC "0"
130 -- Retrieval info: PRIVATE: BYTE_SIZE NUMERIC "8"
131 -- Retrieval info: PRIVATE: BlankMemory NUMERIC "1"
132 -- Retrieval info: PRIVATE: CLOCK_ENABLE_INPUT A NUMERIC "0"
133 -- Retrieval info: PRIVATE: CLOCK_ENABLE_OUTPUT_A NUMERIC "0"
134 -- Retrieval info: PRIVATE: Clken NUMERIC "0"
135 -- Retrieval info: PRIVATE: DataBusSeparated NUMERIC "1"
136 -- Retrieval info: PRIVATE: IMPLEMENT_IN_LES NUMERIC "0"
137 -- Retrieval info: PRIVATE: INIT_FILE_LAYOUT STRING "PORT_A"
138 -- Retrieval info: PRIVATE: INIT TO SIM X NUMERIC "0"
139 -- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III"
140 -- Retrieval info: PRIVATE: JTAG_ENABLED NUMERIC "0"
141 -- Retrieval info: PRIVATE: JTAG_ID STRING "NONE"
142 -- Retrieval info: PRIVATE: MAXIMUM_DEPTH NUMERIC "0"

```

```
143 -- Retrieval info: PRIVATE: MIFfilename STRING ""
144 -- Retrieval info: PRIVATE: NUMWORDS_A NUMERIC "512"
145 -- Retrieval info: PRIVATE: RAM_BLOCK_TYPE NUMERIC "0"
146 -- Retrieval info: PRIVATE: READ_DURING_WRITE_MODE_PORT_A NUMERIC "3"
147 -- Retrieval info: PRIVATE: RegAddr NUMERIC "1"
148 -- Retrieval info: PRIVATE: RegData NUMERIC "1"
149 -- Retrieval info: PRIVATE: RegOutput NUMERIC "1"
150 -- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0"
151 -- Retrieval info: PRIVATE: SingleClock NUMERIC "1"
152 -- Retrieval info: PRIVATE: UseDQRAM NUMERIC "1"
153 -- Retrieval info: PRIVATE: WRCONTROL ACLR A NUMERIC "0"
154 -- Retrieval info: PRIVATE: WidthAddr NUMERIC "9"
155 -- Retrieval info: PRIVATE: WidthData NUMERIC "32"
156 -- Retrieval info: PRIVATE: rden NUMERIC "1"
157 -- Retrieval info: LIBRARY: altera mf altera mf.altera mf.components.all
158 -- Retrieval info: CONSTANT: CLOCK_ENABLE_INPUT_A STRING "BYPASS"
159 -- Retrieval info: CONSTANT: CLOCK_ENABLE_OUTPUT_A STRING "BYPASS"
160 -- Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone III"
161 -- Retrieval info: CONSTANT: LPM_HINT STRING "ENABLE_RUNTIME_MOD=NO"
162 -- Retrieval info: CONSTANT: LPM_TYPE STRING "altsyncram"
163 -- Retrieval info: CONSTANT: NUMWORDS_A NUMERIC "512"
164 -- Retrieval info: CONSTANT: OPERATION_MODE STRING "SINGLE_PORT"
165 -- Retrieval info: CONSTANT: OUTDATA ACLR A STRING "NONE"
166 -- Retrieval info: CONSTANT: OUTDATA_REG_A STRING "CLOCK0"
167 -- Retrieval info: CONSTANT: POWER_UP_UNINITIALIZED STRING "FALSE"
168 -- Retrieval info: CONSTANT: READ_DURING_WRITE_MODE_PORT_A STRING "NEW_DATA_NO_NBE_READ"
169 -- Retrieval info: CONSTANT: WIDTHAD A NUMERIC "9"
170 -- Retrieval info: CONSTANT: WIDTH_A NUMERIC "32"
171 -- Retrieval info: CONSTANT: WIDTH_BYTEENA A NUMERIC "1"
172 -- Retrieval info: USED_PORT: address 0 0 9 0 INPUT NODEFVAL "address[8..0]"
173 -- Retrieval info: USED_PORT: clock 0 0 0 0 INPUT VCC "clock"
174 -- Retrieval info: USED_PORT: data 0 0 32 0 INPUT NODEFVAL "data[31..0]"
175 -- Retrieval info: USED_PORT: q 0 0 32 0 OUTPUT NODEFVAL "q[31..0]"
176 -- Retrieval info: USED_PORT: rden 0 0 0 0 INPUT VCC "rden"
177 -- Retrieval info: USED_PORT: wren 0 0 0 0 INPUT NODEFVAL "wren"
178 -- Retrieval info: CONNECT: @address_a 0 0 9 0 address 0 0 9 0
179 -- Retrieval info: CONNECT: @clock0 0 0 0 0 clock 0 0 0 0
180 -- Retrieval info: CONNECT: @data_a 0 0 32 0 data 0 0 32 0
181 -- Retrieval info: CONNECT: @rden_a 0 0 0 0 rden 0 0 0 0
182 -- Retrieval info: CONNECT: @wren_a 0 0 0 0 wren 0 0 0 0
183 -- Retrieval info: CONNECT: q 0 0 32 0 @q a 0 0 32 0
184 -- Retrieval info: GEN_FILE: TYPE_NORMAL ram.vhd TRUE
185 -- Retrieval info: GEN_FILE: TYPE_NORMAL ram.inc FALSE
186 -- Retrieval info: GEN_FILE: TYPE_NORMAL ram.cmp TRUE
187 -- Retrieval info: GEN_FILE: TYPE_NORMAL ram.bsf FALSE
188 -- Retrieval info: GEN_FILE: TYPE_NORMAL ram_inst.vhd FALSE
189 -- Retrieval info: LIB_FILE: altera mf
190
```