```
library ieee;
    use ieee.std logic 1164.all;
3
4
    library work;
5
 6
    entity reg Zero tb is
7
    end;
8
9
    architecture behaviour of reg Zero tb is
10
11
    signal clk tb, clr tb : std logic;
12
    signal Rin tb, BAout tb : std logic;
    13
14
15
16
    component reg Zero IS
17
       PORT (
18
          clk, clr, Rin, BAout : IN STD LOGIC;
          BusMuxOut: IN STD LOGIC VECTOR (31 DOWNTO 0);
19
20
          BusMuxIn : OUT STD LOGIC VECTOR (31 DOWNTO 0)
21
          );
22
    END component;
23
24
    begin
25
       DUT1 : reg Zero port map(
26
          clk => clk tb,
27
          clr => clr tb,
28
          Rin => Rin tb,
29
          BAout => BAout tb,
30
         BusMuxOut => BusMuxOut tb,
31
         BusMuxIn => BusMuxIn tb
32
       );
33
34
       sim process: process
35
       begin
36
         clk tb <= '0';
37
         wait for 1 ns;
         BusMuxOut tb <= x"07ff8000";
38
         clk tb <= '1';
39
40
          clr_tb <= '0';
         Rin tb <= '1';
41
         BAout_ tb <= '1';
42
          BusMuxOut tb <= x"ffff0000";
43
44
          wait for 9 ns;
          clk tb <= '0';
45
         BAout tb <= '1';
46
47
          BusMuxOut tb \leq x"07fb8000";
48
          wait for 10 ns;
49
          clk tb <= '1';
50
          wait for 10 ns;
51
          BAout tb <= '1';
52
          wait;
53
       end process sim process;
54
    end behaviour;
55
```