# Department of Electrical and Computer Engineering Queen's University

## ELEC-374 Digital Systems Engineering Laboratory Project

Winter 2018

## Designing a Simple RISC Computer: Phase 3

### 1. Objectives

The purpose of this project is to design, simulate, implement, and verify a simple RISC Computer (Mini SRC). So far, you have designed and functionally simulated the Datapath portion of the Mini SRC (except for *nop* and *halt* instructions that you will test in this phase). Phase 3 of this project consists of adding and testing the Control Unit in Mini SRC. You are to design the Control Unit in VHDL or Verilog. Testing will be done by Functional Simulation.

#### 2. Preliminaries

#### 2.1 Control Unit

A block diagram of the Control Unit for Mini SRC is shown in Figure 1. The Control Unit is at the heart of the processor. It accepts as input those signals that are needed to operate the processor and provides as output all the control signals necessary to execute the instructions. The outputs from the Control Unit are the control signals that we have been using in the previous phases to generate control sequences for the instructions of the Mini SRC.




Figure 1: Block diagram of the Control Unit

The Control Unit generates the control signals from four principal sources:

- (a) The op-code fields of the IR
- (b) Signals from the Datapath such as CON FF, and the condition code registers (if any)
- (c) Control step information such as signals T0, T1, ...
- (d) External inputs such as Stop, Reset, Done (if memory is slow), and other signals such as interrupts (if any)

The external *Reset* input should get the Mini SRC to an initial state, where all registers including PC in the Datapath are set to 0, the *Run* indicator is set to 1, and the processor starts at Step T0. As the clock continues to run, instructions should be fetched and executed one after the other until a *halt* instruction is encountered, at which point the control stepping process should be halted and the *Run* indicator is set to 0. Note that, the external *Stop* input signal works the same way as the *halt* instruction.

During T0, T1, and T2, the control signals that are asserted to implement the "instruction fetch" sequence are independent of the bits in the Instruction Register. For instance, in Step T0, the control signals PCout, MARin, IncPC and Zin are set to 1. In Step T1, the control signals Zlowout, PCin, Read, and MDRin are set to 1. In Step T2, the control signals MDRout and IRin are set to 1. However, from Step T3 onward, until the current instruction is completed, the control signals that are asserted are a function of both Step Ti and the op-code bits in the IR register.

In the following, you will see two different methods to design your Control Unit. There is a trade-off between the two methods. Method 1 is clearly the easier method, but it may generate more hardware. Of course, you are free to come up with your own design style, if you wish.

**Method 1:** It is possible to write the VHDL/Verilog code without worrying about the combinational logic expressions for each control signal. Therefore, the code will come clean and the instructions will be executed in the most efficient manner. However, it may generate more hardware. The following sample VHDL and Verilog code are provided as a starting point for this method, which you may need to verify and revise for your Control Unit:

```
-- this is the VHDL sample code for Method 1 for the Control Unit
LIBRARY ieee;
USE ieee.std_logic_1164.all;
                                -- here, you will define the inputs and outputs to your Control Unit
ENTITY control unit IS
       PORT(Clock, Reset, Stop, ..., CON FF:
                                                               STD LOGIC;
                                                       IN
                                                               STD LOGIC VECTOR(31 DOWNTO 0);
               IR:
                                                       IN
                                                               STD LOGIC;
               Gra, Grb, Grc, Rin, ..., Rout:
                                                       OUT
               Yin, Zin, PCout, IncPC, ..., MARin:
                                                       OUT
                                                               STD LOGIC;
               Read, Write, ..., Clear:
                                                       OUT
                                                               STD LOGIC;
                                                               STD_LOGIC);
               ADD, AND, ..., SHR:
                                                       OUT
END control_unit;
ARCHITECTURE Behavior of control_unit IS
       TYPE State IS (Reset_state, fetch0, fetch1, fetch2, add3, add4, add5, ...);
       SIGNAL Present_state:
                                               State:
BEGIN
       PROCESS (Clock, Reset)
                                              -- finite state machine
       BEGIN
               IF (Reset = '1') THEN
                                              -- reset the processor
```

```
Present state <= Reset state;
               ELSIF (rising_edge(Clock)) THEN -- if clock rising-edge
                      CASE Present_state IS
                              WHEN Reset state =>
                                     Present_state <= fetch0;
                              WHEN fetch0 =>
                                     Present_state <= fetch1;
                              WHEN fetch1 =>
                                     Present state <= fetch2;
                              WHEN add3 =>
                                     Present state <= add4;
                              WHEN add4 =>
                                     Present state <= add5;
                              WHEN fetch2 => -- instruction decoding based on the opcode to set the next state
                                     CASE IR(31 DOWNTO 27) IS
                                             WHEN "00011" =>
                                                                   -- this is the add instruction
                                                    Present_state <= add3;
                                             WHEN OTHERS =>
                                     END CASE;
                              WHEN OTHERS =>
                      END CASE;
               END IF:
       END PROCESS:
       PROCESS (Present_state) -- do the job for each state
       BEGIN
               CASE Present_state IS -- assert the required signals in each state
                      WHEN Reset state =>
                              Gra <= '0';
                                                   -- initialize the signals
                              Grb <= '0';
                              Grc <= '0';
                              Yin <= '0';
                      WHEN fetch0 =>
                              PCout <= '1'; -- see if you need to de-assert these signals
                              MARin <= '1':
                              IncPC <= '1';
                              Zin <= '1';
                      WHEN add3 =>
                              Grb <= '1';
                              Rout <= '1';
                              Yin <= '1';
                      WHEN nop =>
                      WHEN OTHERS =>
               END CASE;
       END PROCESS;
END Behavior:
```

```
`timescale 1ns/10ps
module control unit (
                Gra, Grb, Grc, Rin, ..., Rout, // here, you will define the inputs and outputs to your Control Unit
  output reg
                Yin, Zin, PCout, IncPC, ..., MARin,
                Read, Write, ..., Clear,
                ADD, AND, ..., SHR,
  input
                [31:0] IR,
  input
                Clock, Reset, Stop, ..., Con FF);
                Reset state = 4'b0000, fetch0 = 4'b0001, fetch1 = 4'b0010, fetch2 = 4'b0011,
parameter
                add3 = 4'b0100, add4 = 4'b0101, add5 = 4'b0110, ...;
                                                        // adjust the bit pattern based on the number of states
                [3:0] Present state = Reset state;
  reg
always @(posedge Clock, posedge Reset)
                                                  // finite state machine; if clock or reset rising-edge
 begin
   if (Reset == 1'b1) Present_state = Reset_state;
   else case (Present_state)
        Reset state
                                Present state = fetch0;
       fetch0
                                Present_state = fetch1;
        fetch1
                                Present_state = fetch2;
        add3
                                Present state = add4;
        add4
                                Present state = add5;
        fetch2
                                begin
                                   case (IR[31:27]) // inst. decoding based on the opcode to set the next state
                                                                Present state = add3; // this is the add instruction
                                        5'b00011
                                        ...
                                   endcase
                                end
      endcase
 end
always @(Present_state)
                               // do the job for each state
begin
   case (Present_state)
                               // assert the required signals in each state
        Reset state: begin
                Gra <= 0; Grb <= 0; Grc <= 0; Yin <= 0;
                                                                   // initialize the signals
        end
        fetch0: begin
                                 // see if you need to de-assert these signals
                PCout <= 1;
                MARin <= 1;
                IncPC <= 1;
                Zin <= 0;
        end
       add3: begin
                Grb <= 1; Rout <= 1;
                Yin <= 0;
        end
    endcase
end
endmodule
```

**Method 2:** In this approach, you will need to derive all control signal setting conditions for all instructions. For this, you must examine all of the control sequences of the machine. The logic for each control signal is generated by going through the control sequences looking for every occurrence of that control signal and writing the Boolean equation for the signal. For example, the Zlowout signal occurs at T1 in all instructions, at T5 in and, or, add, sub, mul, div, shr, shra, shl, ror, rol, ld, and ldi instructions, and in some T states for other instructions. Therefore,

```
Zlowout = T1 + T5. (AND + OR + ADD + SUB + MUL + DIV + SHR + SHRA + SHL + ROR + ROL + ...) + ...
```

The problem with this approach is that the logic for each control signal may change with the addition of new instructions, therefore this approach is provided here merely for the sake of completeness. You are advised to use Method 1, especially if you intend to extend the scope of the project by adding new instructions, etc.

The following sample VHDL and Verilog code are provided as a starting point for Method 2, which you may need to verify and revise for your Control Unit:

```
-- this is the VHDL sample code for Method 2 for the Control Unit
LIBRARY ieee;
USE ieee.std logic 1164.all;
ENTITY control unit IS
                                 -- Here, you will define the inputs and outputs to your Control Unit
        PORT(Clock, Reset, Stop, ..., CON FF:
                                                                IN
                                                                        STD LOGIC;
                                                                        STD LOGIC VECTOR(31 DOWNTO 0);
                IR:
                                                                IN
                Gra, Grb, Grc, Rin, ..., Rout:
                                                                OUT
                                                                        STD LOGIC:
                Yin, Zin, PCout, IncPC, Zlowout, ..., MARin:
                                                                        STD LOGIC;
                                                                OUT
                Read, Write, ..., Clear:
                                                                        STD LOGIC;
                                                                OUT
                ADD, AND, ..., SHR:
                                                                OUT
                                                                        STD_LOGIC);
END control_unit;
ARCHITECTURE Behavior of control unit IS
        SIGNAL T0, T1, T2, T3, T4, T5, ..., :
                                                        STD LOGIC;
        SIGNAL ADD_s, SUB_s, AND_s, OR_s, ...,:
                                                        STD LOGIC;
        TYPE State IS (Reset state, S0, S1, ..., );
        SIGNAL Present_state:
                                                State;
BEGIN
                                      -- finite state machine
        PROCESS (Clock, Reset, ...)
        BEGIN
                IF (Reset = '1') THEN
                                             -- reset the processor
                        Present state <= Reset state;
                                                   -- if clock rising-edge
                ELSIF (rising edge(Clock)) THEN
                       T0 <= '0'; T1 <= '0'; T2 <= '0'; T3 <= '0'; T4 <= '0'; T5 <= '0'; ...
                        CASE Present_state IS
                                WHEN Reset_state =>
                                        Present_state <= S0;
                                       T0 <= '1':
                                WHEN SO =>
                                        Present state <= S1;
                                       T1 <= '1';
```

```
WHEN OTHERS =>
                       END CASE:
               END IF;
       END PROCESS;
       PROCESS (IR)
       BEGIN
               ADD s <= '0'; AND s <= '0'; ...
               CASE IR(31 DOWNTO 27) IS -- inst. decoding based on the opcode
                       WHEN "00011" =>
                               ADD s <= '1'; -- this is the add instruction
                       WHEN "00101" =>
                               AND s <= '1'; -- this is the and instruction
                       WHEN OTHERS =>
               END CASE;
       END PROCESS;
       PROCESS (Clock, T0, T1, ...)
       BEGIN
               ADD <= ADD s AND T4;
                                          -- control signal assignment
               Zlowout <= T1 OR (T5 AND (AND_s OR OR_s OR ADD_s OR SUB_s OR ...)) OR ...;
       END PROCESS;
END Behavior;
// this is the Verilog sample code for Method 2 for the Control Unit
`timescale 1ns/10ps
module control unit (
               Gra, Grb, Grc, Rin, ..., Rout, // here, you will define the inputs and outputs to your Control Unit
  output reg
               Yin, Zin, PCout, IncPC, Zlowout, ..., MARin,
               Read, Write, ..., Clear,
               ADD, AND, ..., SHR,
  input
               [31:0] IR,
  input
               Clock, Reset, Stop, ..., Con FF);
               Reset state = 4'b0000, S0 = 4'b0001, S1 = 4'b0010, ...;
parameter
               [3:0] Present state = Reset state;
                                                   // adjust the bit pattern based on the number of states
  reg
               T0, T1, T2, T3, T4, T5, ..., ;
  reg
  reg
               ADD_s, SUB_s, AND_s, OR_s, ...,:
always @(posedge Clock, posedge Reset, ...) // finite state machine; if clock or reset rising-edge
 begin
   if (Reset == 1'b1) Present state = Reset state; // reset the processor
   else begin
       T0 <= 0; T1 <= 0; T2 <= 0; T3 <= 0; T4 <= 0; T5 <= 0;
       case (Present state)
          Reset state: begin
               Present_state = S0;
```

```
T0 <= 1;
          end
          S0: begin
                Present state = S1;
                T1 <= 1;
          end
       endcase
   end
 end
always @(IR)
begin
  ADD_s <= 0; AND_s <= 0; ...
                                        // inst. decoding based on the opcode
  case (IR[31:27])
                                       // this is the add instruction
        5'b00011:
                        ADD_s \le 1;
                                        // this is the and instruction
        5'b00101:
                        AND_s \ll 1;
  endcase
end
always @(Clock, T0, T1, ...)
begin
                                        // control signal assignment
  ADD \le ADD \le \&\& T4;
  Zlowout <= T1 || (T5 && (AND_s || OR_s || ADD_s || SUB_s || ...)) || ...;
end
endmodule
```

#### 3. Procedure

- **3.1)** Use one of the above Methods (or come up with your own design style) and write your VHDL/Verilog code to implement the Control Unit. Add the Control Unit to your Datapath.
- **3.2)** Run a functional simulation of the following program on Mini SRC and demonstrate it to one of the TAs. Note that this program is provided just for the sake of testing the control unit and the instructions in Mini SRC, except for brnz/brzr Branch and Input/Output instructions that will be included in the test code for Phase 4.

Encode your program in the memory with the starting address zero. Initialize the memory locations \$68 and \$52 with the 32-bit values \$55 and \$26, respectively.

Minimum outputs are IR, PC, MDR, MAR, R0 - R15, HI, and LO. Add any other signals you would like to observe to convince yourself that your design works perfectly.

```
ORG 0

Idi R1, 2 ; R1 = 2

Idi R0, O(R1) ; R0 = 2

Id R2, $68 ; R2 = ($68) = $55
```

```
ldi
                      R2, -4(R2)
                                    ; R2 = $51
              ld
                      R1, 1(R2)
                                    ; R1 = ($52) = $26
                      R3, $69
              ldi
                                    ; R3 = $69
              brmi
                      R3, 4
                                    ; continue with the next instruction (will not branch)
              ldi
                      R3, 2(R3)
                                    ; R3 = $6B
              ld
                                    ; R7 = (\$6B - 3) = \$55
                      R7, -3(R3)
              nop
                                    ; continue with the instruction at "target" (will branch)
              brpl
                      R7, 2
                      R2, 5(R0)
                                    ; this instruction will not execute
              ldi
              ldi
                      R3, 2(R1)
                                    ; this instruction will not execute
                      R3, R2, R3
                                    ; R3 = $BC
target:
              add
              addi
                      R7, R7, 2
                                    ; R7 = $57
                      R7, R7
                                    ; R7 = $FFFFFA9
              neg
              not
                      R7, R7
                                    ; R7 = $56
                      R7, R7, $0F
                                    ; R7 = 6
              andi
                      R1, R1, R0
                                    ; R1 = $80000009
              ror
              ori
                      R7, R1, $1C
                                    ; R7 = $8000001D
              shra
                      R7, R7, R0
                                    ; R7 = $E0000007
              shr
                      R2, R3, R0
                                    ; R2 = $2F
                      $52, R2
                                    ; ($52) = $2F new value in memory with address $52
              st
                      R2, R2, R0
                                    ; R2 = $BC
              rol
                      R2, R3, R0
                                    ; R2 = $BE
              or
              and
                      R1, R2, R1
                                    ; R1 = $8
              st
                      $60(R1), R3
                                    ; ($68) = $BC new value in memory with address $68
              sub
                      R3, R2, R3
                                    ; R3 = 2
              shl
                      R1, R2, R0
                                    ; R1 = $2F8
              ldi
                      R4, 6
                                    ; R4 = 6
              ldi
                      R5, $32
                                    ; R5 = $32
              mul
                      R5, R4
                                    ; HI = 0; LO = $12C
              mfhi
                      R7
                                    ; R7 = 0
              mflo
                                    ; R6 = $12C
                      R6
              div
                      R5, R4
                                    ; HI = 2, LO = 8
              ldi
                      R8, -1(R4)
                                    ; R8 = 5
                                                      setting up argument registers
                                    ; R9 = $1F
              ldi
                      R9, -19(R5)
                                                           R8, R9, R10, and R11
              ldi
                      R10, 0(R6)
                                    ; R10 = $12C
              ldi
                      R11, 0(R7)
                                    ; R11 = 0
                                    ; address of subroutine subA in R10 - return address in R15
              jal
                      R10
              halt
                                    ; upon return, the program halts
                      $12C
                                    ; procedure subA
subA:
              ORG
              add
                      R13, R8, R10 ; R12 and R13 are return value registers – not used
              sub
                      R12, R9, R11 ; R13 = $131, R12 = $1F
                      R13, R13, R12; R13 = $112
              sub
              jr
                      R15
                                    ; return from procedure
```

## 4. Report

The phase 3 report (one per group) consists of:

- Printouts of your Schematic (if any)
- Printouts of your VHDL or Verilog code
- Functional simulation run of the program
- Printouts of the contents of memory before and after the program run