```
LIBRARY ieee ;
 1
   LIBRARY std ;
 3 USE ieee.std logic 1164.all
   USE ieee.std logic textio.all
 5
    USE ieee.std logic unsigned.all ;
    USE std.textio.all ;
 7
    ENTITY RegistersTB IS
8
     END ;
9
10 ARCHITECTURE RegistersTB arch OF RegistersTB IS
     SIGNAL BusMuxIn14 : std logic vector (31 downto 0) ;
11
12
      SIGNAL BusMuxIn5 : std_logic_vector (31 downto 0) ;
13
      SIGNAL BusMuxIn15 : std logic vector (31 downto 0) ;
      SIGNAL Rin : std logic vector (15 downto 0) ;
     SIGNAL clr : STD_LOGIC ;
SIGNAL BusMuxIn6 : std_logic_vector (31 downto 0) ;
15
16
17
      SIGNAL BusMuxIn7 : std logic vector (31 downto 0) ;
    SIGNAL BusMuxIn8: std_logic_vector (31 downto 0);
SIGNAL BusMuxIn9: std_logic_vector (31 downto 0);
SIGNAL BusMuxOut: std_logic_vector (31 downto 0);
SIGNAL clk: STD_LOGIC;
SIGNAL BusMuxIn0: std_logic_vector (31 downto 0);
SIGNAL BusMuxIn0: std_logic_vector (31 downto 0);
SIGNAL BusMuxIn10: std_logic_vector (31 downto 0);
SIGNAL BusMuxIn10: std_logic_vector (31 downto 0);
18
19
20
21
22
23
24
25
      SIGNAL BusMuxIn11 : std logic vector (31 downto 0)
     SIGNAL BusMuxIn2 : std_logic_vector (31 downto 0);
SIGNAL BusMuxIn12 : std_logic_vector (31 downto 0)
26
27
      SIGNAL BusMuxIn3 : std logic vector (31 downto 0) ;
      SIGNAL BusMuxIn13 : std_logic_vector (31 downto 0) ;
29
     SIGNAL BusMuxIn4 : std logic vector (31 downto 0) ;
30
31
      COMPONENT Registers
32
        PORT (
33
            BusMuxIn14 : out std logic vector (31 downto 0) ;
34
            BusMuxIn5 : out std logic vector (31 downto 0);
35
            BusMuxIn15 : out std logic vector (31 downto 0) ;
           Rin : in std logic vector (15 downto 0);
36
            clr : in STD LOGIC ;
37
           BusMuxIn6 : out std_logic_vector (31 downto 0);
38
39
          BusMuxIn7 : out std logic vector (31 downto 0);
40
          BusMuxIn8 : out std_logic_vector (31 downto 0);
41
          BusMuxIn9 : out std logic vector (31 downto 0);
42
          BusMuxOut : in std logic vector (31 downto 0);
          clk : in STD LOGIC ;
43
44
           BusMuxIn0 : out std logic vector (31 downto 0);
45
           BusMuxIn10 : out std logic vector (31 downto 0);
46
          BusMuxIn1 : out std logic vector (31 downto 0);
47
           BusMuxIn11 : out std logic vector (31 downto 0);
           BusMuxIn2 : out std logic vector (31 downto 0);
48
            BusMuxIn12 : out std_logic_vector (31 downto 0);
49
50
            BusMuxIn3 : out std logic vector (31 downto 0);
            BusMuxIn13 : out std logic vector (31 downto 0);
51
52
            BusMuxIn4 : out std logic vector (31 downto 0) );
53
      END COMPONENT ;
54 BEGIN
55
      DUT : Registers
56
        PORT MAP (
57
           BusMuxIn14 => BusMuxIn14 ,
           BusMuxIn5 => BusMuxIn5 ,
58
           BusMuxIn15 => BusMuxIn15 ,
59
60
          Rin \Rightarrow Rin,
61
           clr => clr
           BusMuxIn6 => BusMuxIn6 ,
62
```

BusMuxIn7 => BusMuxIn7

63

```
64
          BusMuxIn8 => BusMuxIn8 ,
          BusMuxIn9 => BusMuxIn9
 65
 66
         BusMuxOut => BusMuxOut ,
 67
         clk \Rightarrow clk,
 68
         BusMuxIn0 => BusMuxIn0 ,
         BusMuxIn10 => BusMuxIn10 ,
 69
         BusMuxIn1 => BusMuxIn1 ,
 70
 71
         BusMuxIn11 => BusMuxIn11 ,
 72
         BusMuxIn2 => BusMuxIn2 ,
         BusMuxIn12 => BusMuxIn12 ,
 73
 74
         BusMuxIn3 => BusMuxIn3 ,
         BusMuxIn13 => BusMuxIn13 ,
 75
          BusMuxIn4 => BusMuxIn4 );
 76
 77
 78
 79
 80
    -- "Constant Pattern"
 81
     -- Start Time = 0 ns, End Time = 2 us, Period = 0 ns
 82
      Process
 83
       Begin
        clr <= '1' ;
 84
 85
       wait for 2 us ;
 86 -- dumped values till 2 us
 87
       wait;
     End Process;
 88
 89
 90
      Process
       Begin
 91
 92
        BusMuxOut <= "10101010101010101010101010101010";
 93
       wait for 2 us;
 94 -- dumped values till 2 us
       wait;
 95
 96
     End Process;
 97
 98
    -- "Clock Pattern" : dutyCycle = 50
     -- Start Time = 0 ns, End Time = 2 us, Period = 100 ns
 99
100
      Process
101
      Begin
102
        clk <= '0' ;
103
      wait for 50 ns;
104 -- 50 ns, single loop till start period.
       for Z in 1 to 19
105
106
        loop
107
           clk <= '1' ;
108
          wait for 50 ns;
109
           clk <= '0';
          wait for 50 ns;
110
111 -- 1950 ns, repeat pattern in loop.
112
      end loop;
        clk <= '1' ;
113
114
        wait for 50 ns;
115 -- dumped values till 2 us
116
       wait;
117
     End Process;
118
119
      Process
120
      Begin
121
        Rin <= "0000000000000001";
      wait for 100 ns;
122
123
        Rin <= "0000000000000010";
      wait for 100 ns ;
124
```

125

160

Project: CPU

```
126
      wait for 100 ns;
127
         Rin <= "000000000001000";
128
       wait for 100 ns;
129
          Rin <= "000000000010000";
130
        wait for 100 ns;
          Rin <= "000000000100000";
131
        wait for 100 ns;
132
          Rin <= "000000001000000";
133
134
       wait for 100 ns;
135
         Rin <= "000000010000000";
136
       wait for 100 ns;
137
         Rin <= "000000100000000";
        wait for 100 ns;
138
139
         Rin <= "0000001000000000";
140
        wait for 100 ns;
141
         Rin <= "000001000000000";
142
        wait for 100 ns;
          Rin <= "000010000000000";
143
144
       wait for 100 ns;
145
         Rin <= "000100000000000";
        wait for 100 ns;
146
147
          Rin <= "001000000000000";
148
        wait for 100 ns;
149
          Rin <= "010000000000000";
150
        wait for 100 ns;
151
         Rin <= "100000000000000";
152
        wait for 100 ns;
153
154
    -- dumped values till 2 us
155
      wait;
156
     End Process;
157
158
159
     END;
```

Rin <= "0000000000000100";