--CONFIRMED TO WORK

1

```
3
     library ieee;
 4
     use ieee.std logic 1164.all;
 5
     library work;
 7
 8
     entity memorySubsystem tb is
9
     end;
10
11
     architecture behaviour of memorySubsystem tb is
12
13
     signal BusMuxOut tb, BusMuxInMDR tb
                                           : std logic vector(31 downto 0);
14
     signal MDRin tb, MARin tb, clock tb, clear tb, mdrReadSig tb, readSig tb, writeSig tb :
     std logic;
15
     component memorySubsystem is
16
17
        port (
18
                         : in std logic vector(31 downto 0);
           BusMuxOut
19
           BusMuxInMDR : inout std logic vector(31 downto 0);
20
           MDRin, MARin, clock, clear: in std logic;
21
           readSig, writeSig, mdrReadSig: in std logic
22
        );
23
     end component;
24
25
     begin
26
        DUT1 : memorySubsystem port map(
27
           BusMuxOut => BusMuxOut tb,
28
           BusMuxInMDR => BusMuxInMDR tb,
29
          MDRin => MDRin tb,
30
          MARin => MARin tb,
31
           clock => clock tb,
32
           clear => clear tb,
33
          readSig => readSig tb,
34
          writeSig => writeSig tb,
35
          mdrReadSig => mdrReadSig tb
36
      );
37
        clock process: PROCESS
38
       begin
39
          clock tb <= '0';
40
          wait for 5 ns;
41
          clock tb <= '1';</pre>
42
          wait for 5 ns;
43
        end process clock process;
44
        sim process: process
45
        begin
46
47
     -- BusMuxOut tb <= x"00000000";
48
    --Set up MDRMux, MDR and Data Line
49
         BusMuxOut tb <= x"ffff0000";</pre>
50
          clear tb \leq='1';
          mdrReadSig_tb <='0';</pre>
51
          MDRin tb <='1';
52
                          <='0';
53
           readSig tb
54
          writeSig tb
                          <='0';
55
           MARin tb
                          <='0';
           wait on clock tb;
56
57
           wait on clock tb;
58
          wait on clock tb;
59
          wait on clock tb;
60
    --Set up Address in MAR
61
          mdrReadSig tb <='1';
62
           MDRin tb
                          <='0';
                          <='<u>0</u>';
63
           readSig_tb
64
           writeSig tb
                          <='0';
65
           MARin tb
                          <='<u>1</u>';
66
           BusMuxOut tb <= x"00000001";
67
           wait on clock tb;
68
           wait on clock tb;
69
     --Write to Ram
70
           mdrReadSig tb <='1';</pre>
```

117

end behaviour;

```
71
                         <='0';
           MDRin tb
 72
           readSig tb
                          <='0';
 73
                          <='<u>1</u>';
           writeSig tb
           MARin tb <='0';
 74
 75
           wait on clock tb;
 76
           wait on clock tb;
 77
           wait on clock tb;
 78
           wait on clock_tb;
 79
           wait on clock tb;
           wait on clock_tb;
 80
                          <='0';
 81
           writeSig tb
 82
           wait on clock tb;
 83
           wait on clock tb;
 84 --Set dataLine to 0
 85
           BusMuxOut tb <= x"00000000";
           mdrReadSig tb <='0';</pre>
 86
           readSig_tb <='1';
 87
 88
 89
                          <='<u>0</u>';
           writeSig tb
 90
           MARin_tb <='0';
 91
           wait on clock tb;
 92
          wait on clock tb;
 93 --Set up address in MAR
          BusMuxOut tb <= x"00000001";
 94
 95
           mdrReadSig tb <='1';</pre>
           MDRin_tb <='0';
readSig tb <='0';
 96
 97
           writeSig tb <='0';</pre>
 98
           MARin tb <='1';
 99
100
           wait on clock tb;
101
           wait on clock tb;
    --Read from RAM
102
103
           mdrReadSig_tb <='1';</pre>
104
           105
                          <='<u>1</u>';
106
           readSig tb
                          <='<u>0</u>';
107
           writeSig tb
                          <='<u>1</u>';
108
           MARin tb
109
           wait on clock tb;
110
           wait on clock tb;
111
           wait on clock tb;
112
           wait on clock tb;
113
           wait on clock tb;
114
           wait on clock tb;
115
           wait;
116
        end process sim_process;
```