2 Microelectronics Technology

2.1 Definitions

Microelectronics

- The design, manufacture, and use of microchips and microcircuits [Oxford Dictionary].
- The technology for development and fabrication of electronic systems consisting of devices whose operation is based on the movement and storage of electrical charges.
- Comprises not only integrated semiconductor circuits, but also solid state devices having other modes of operation and their application in complex systems.

Microelectronics, Microsystems Technology (MEMS, MOEMS, ...)

→ Microtechnologies

Interaction of materials, processes, equipment, technology

Status: 01.04. 2015





Only for internal use at TU Chemnitz for study purposes Unauthorized copying and distribution is prohibited.

Chapter 2 - 1

Scope of microelectronic products:

Memories Processors ASIC's Power electronics Microsystems

Innovations:

Technology Architecture Algorithms New technologies, Microtechnologies, driver & design Power engineering special developments evolution

Goals:
→ Scaling down

Decrease of all characteristic dimensions and structures (e. g. channel length of MOS transistors)


More Moore


Systems (sensor, actuator) & combination with μE (see special lecture courses)

More than Moore – Smart Systems

This lecture deals with processes and technologies which are applied in Micro and Nanoelectronics or have future application potential.







The combined need for digital and non-digital functionalities in an integrated system is translated as a dual trend in the International Technology Roadmap for Semiconductors: miniaturization of the digital functions ("More Moore") and functional diversification ("More-than-Moore").



Only for internal use at TU Chemnitz for study purposes. Unauthorized copying and distribution is prohibited.

Chapter 2 - 3

Terms


Basic process steps (BPS)

- indivisible step in the process flow
- characterized by physical / chemical parameters (temperature, pressure, gas composition...)
- e.g. special diffusion step (pre-deposition), implantation step, special cleaning step (rinsing)

Technology: $\sum BPS$

Parameter: Special parameter determining device properties

example: Dopant concentration → resistance, depth of p-n-junction



Equipment: Tools for a specific process step

(e.g. implanter, PVD cluster tool, ...)





2.2 Processes / Basic Technologies

Process - consists of one ore more BPS

- carried out by using of specific tools (equipment)

- standardized component of a technology

- results in achievement of a specific property

- e.g. doping (pre-deposition, drive in),

photolithography (deposition of resist, exposure, development, ...)

Process technology

• physical, chemical and other mechanism/principle of the process

technical realization using specific equipment

• process integration issues

Basic technology Sum of processes (or BPS) to be performed for the fabrication

of a specific product, e.g. CMOS, BICMOS, Bipolar, ...

of a specific product, e.g. CMOS, DICMOS, Dipolai, ...

Important: Technology is characterized by the number of devices per chip

and the critical (minimum) dimension of the device structure

Microelectronics: • Silicon-based: Si wafer as the basic material,

Trend: wafer diameter increases ($200 \text{ mm} \rightarrow 300 \text{ mm} \rightarrow 450 \text{ mm}$)

• Other semiconductor materials (e.g. GaAs, SiC) with smaller wafer size (100, 150 mm)

ZfM Fraunhofer

Only for internal use at TU Chemnitz for study purposes Unauthorized copying and distribution is prohibited.

Chapter 2 - 5





Figure 7-1. Lifecycles of Different Wafer Sizes








2.3 Devices

Fraunhofer

MOS Transistor:

MOSFET: Metal-Oxide-Semiconductor Field Effect Transistor Basic device of MOS/CMOS Technology



Only for internal use at TU Chemnitz for study purposes

Unauthorized copying and distribution is prohibite

Depletion mode

→ Channel already exists at zero gate voltage. Control by depletion of majority carriers.

Enhancement mode

→ Self-blocking at zero gate voltage. Channel emerges due to enhancement of minority carriers until inversion.






Chapter 2 - 7

n-Channel Enhancement:

 $V_G = 0 \rightarrow$ no channel, n⁺p n⁺- structure blocked \rightarrow only leakage current

 $V_G > 0 \rightarrow$ n-conducting channel formed by influence \rightarrow current from source to drain possible



Remark:

Fabrication is difficult because a channel can be formed already at $V_G = 0$ due to the positive charges in the oxide and the contact potential. \rightarrow Problem can be solved by supplementary corrective doping


(p-Channel enhancement accordingly: Enhancement for $V_G \le 0$ and no technological problems because n-Si is used as the substrate and additional negative charges are generated in the channel by influence due to positive oxide charges)

n-Channel Depletion:

 \rightarrow P(hosphorous) doping (by ion implantation) in the channel range \rightarrow n channel exists at $V_G = 0$

 $V_G = 0 \rightarrow \text{current}$, transistor is "on" $V_G < 0 \rightarrow \text{decrease of current}$

(p-channel depletion accordingly, depletion for $V_G > 0$)








Only for internal use at TU Chemnitz for study purposes Unauthorized copying and distribution is prohibited.

Chapter 2 - 9

CMOS Inverter



CMOS:

V_{IN} < V_{th} (threshold voltage):

T1 (n channel) is blocked

(i.e. n channel enhancement mode)

 $V_{OUT} = V_{DD}$ because T2 (p channel) is conducting.


Reason: Negative voltage between gate and source (as long as $V_{IN} < V_{DD}$) controls T2



T1 conducting,

 $V_{\rm OUT}$ decreases with increasing $V_{\rm IN}$ T2 operates in the active mode,

$$V_G = V_{DD} - V_{OUT} + V_{Th}$$



Technology:

- Gate (channel) length L determines switching behavior
- Gate dielectric thickness (100...< 10 nm) determines transconductance of the transistor
- Metallization critical for shallow p-n junctions
- Isolation by SiO₂ (local oxidation of Si = LOCOS or shallow trench isolation = STI)
- Passivation: Phosphorus Silicate Glass = PSG (getters mobile impurities)
- Na (sodium) ions are harmful (mobile ion impurities) degrading device characteristics
- Metallization: Al, AlSi, AlSiCu, AlCu, Cu






Only for internal use at TU Chemnitz for study purposes Unauthorized copying and distribution is prohibited.

Chapter 2 - 11

CMOS Structure - Technological realization




Advanced Integrated Circuit Technology

Source: TU Vienna

Resistor:

Very high-resistance n-doped epitaxial layer \rightarrow The low-resistance p doped layer (red) is formed by boron implantation and used as a resistor after contact formation.

$$R = \rho \cdot \frac{L}{x_{j} \cdot W}$$





Capacitor:

$$C = \varepsilon_0 \, \varepsilon_r \cdot \frac{A}{d_{\text{SiO}_2}} = \varepsilon_0 \, \varepsilon_r \cdot \frac{L \cdot W}{d_{\text{SiO}_2}}$$

L, W = length, width of the area where the electrodes do overlap d_{SiO2} = thickness of SiO_2

MOS capacitor







Only for internal use at TU Chemnitz for study purposes Unauthorized copying and distribution is prohibited.

Chapter 2 - 13

2.4 Development Trends


- Production of many identical devices / circuits / chips by one process → cost!
- Characteristic quantities:
 - Wafer diameter (now: 300 mm)
 - Die size ca. 100 200 mm²
 - Number of transistors per die (degree of integration)
 - Yield
- Main feature: New and improved products (performance, reliability)
 - Require the continued increase of degree of integration
- → scaling down (miniaturization of devices, decrease of lateral dimensions and layer thicknesses)
 - Increase of die size

Goal: equal or higher yield than in previous technology node

• Trend:

| Year | Era | Critical dimension | Degree of integration |
|------------|--|---------------------------|-----------------------|
| 1968 1972 | MSI (Medium Scale Integration) | > 6 µm | $\sim 10^2$ |
| 1972 1981 | LSI (Large Scale Integration) | 2.5 6 μm | $\sim 10^3$ |
| 1981 1989 | VLSI (Very Large Scale Integration | n) 2.5 1 μm | $\sim 10^5$ |
| since 1990 | ULSI (Ultra Large Scale Integration | on) $< 1 \mu m$ | |
| since 2000 | | < 100 nm | $\geq 10^{8}$ |







- Geometrical (constant field) Scaling refers to the continued shrinking of horizontal and vertical physical feature sizes of the on-chip logic and memory storage functions in order to improve density (cost per function reduction) and performance (speed, power) and reliability values to the applications and end customers.
- Equivalent Scaling (occurs in conjunction with, and also enables, continued geometrical scaling) refers to 3-dimensional device structure ("Design Factor") improvements plus other non-geometrical process techniques and new materials that affect the electrical performance of the chip.
- Design Equivalent Scaling (occurs in conjunction with equivalent scaling and continued geometric scaling) refers to design technologies that enable high performance, low power, high reliability, low cost, and high design productivity.
 - o "Examples (not exhaustive) are: Design for variability; low power design (sleep modes, hibernation, clock gating, multi-Vdd, etc.); and homogeneous and heterogeneous multicore SOC architectures."
 - o Addresses the need for quantifiable, specific Design Technologies that address the power and performance tradeoffs associated with meeting "More Moore" functionality needs, and may also drive "More Moore" architectural functionality as part of the solution to power and performance needs.



Only for internal use at TU Chemnitz for study purposes Unauthorized copying and distribution is prohibit

Chapter 2 - 15

Trends

| | Al gate PMOS | Si gate NMOS | | | | Si gate CMOS | | | SGT | HKMG | |
|--------------------------------|-----------------|-----------------|------|------|------|-----------------|------|------|-------|-------|-------|
| | 1969 | 1972 | 1975 | 1978 | 1981 | 1984 | 1987 | 1990 | 2000 | 2006 | 2009 |
| t _{Ox} [nm] | 150 | 120 | 110 | 70 | 50 | 40 | 25 | 20 | 47 | 12* | < 1* |
| L _{eff} [µm] | 10 | 6 | 5 | 3 | 2 | 1,6 | 1 | 0,8 | 0.15 | 0.06 | <0.03 |
| x _j [µm] | 2 | 1 | 0.8 | 0.5 | 0.4 | 0.35 | 0.3 | 0.25 | 0.10 | 0.03 | <0.02 |
| Masks | 5 | 5 | 6 | 710 | 710 | 812 | 1015 | 1218 | <18 | <25 | ~28 |
| Diameter of Si wafer [inch] | 2 | 2 | 3 | 4 | 4 | 5 | 6 | 6 | 200mm | 300mm | 300mm |

L_{eff} = effective channel (gate) length

* EOT: equivalent oxide thickness

Moore's law:

Degree of integration

 $I = 10^{0.2} (year - 1970) + 2.75$

(I is doubled every 1.5 ... 2 years)


Murphy: **Reduction of costs per device**

 $K_{EE} = K_0 \cdot 10^{-0.2} \text{ (year - 1970) - 1.8}$






Microprocessor Transistor Counts 1971-2011 & Moore's Law




Only for internal use at TU Chemnitz for study purpose Unauthorized copying and distribution is pro

Chapter 2 - 17


Definition of Pitches













MPU/high-performance ASIC Half Pitch and Gate Length Trends (2009 ITRS)







| Trends: | ITRS | 2005 | for | DRAM's |
|-----------|-------------|------|-----|---------------|
| II ciius. | | | 101 | |


| | 1995 | 2001 | 2005 | 2006 | 2008 | 2010 | 2013 |
|--|--------------------------|------------------------|------------------------|------------------------|----------------------|--|------------------------------|
| DRAM ½ pitch | 350 nm | 180 nm | 80 nm | 70 nm | 57 nm | 45 nm | 32 nm |
| Gate length | | 100 nm | 32 nm | 28 nm | 22 nm | 18 nm | 13 nm |
| Memory | 64 Mb | 1 Gb | 2 Gb | 2 Gb | 4 Gb | 4 Gb | 8 Gb |
| Cell size | | | 0.051µm² | 0.039µm² | 0.026µm² | 0.016µm² | 0.008µm² |
| Effective oxide thickness | | | 4.4 nm | 4.3 nm | 2.8 nm | 2.0 nm | 1.4 nm |
| Trench depth at 35 fF | | | 6.2µm | 6.8µт | 6.7µm | 6.1µm | 6.0µт |
| Aspect ratio depth / width | | | 60 | 75 | 90 | 105 | 145 |
| Capacitor (bottle-shaped trench) | Poly Si / ONO / Si | Poly Si /NO / Si | Poly Si / high-k/Si | Poly Si / high-k/Si | Metal / high-k/Si | Metal / high-k / Si or Metall | Metal / high-k / Metal |


Złm

Advanced Integrated Circuit Technology

ONO & NO: oxynitride

higk-k: metal oxides, e.g. LaO₂/HfO₂





After traditional scaling (CMOS)

No general replacement for CMOS (yet?)!

