

Q1: Which gas phase and liquid phase deposition processes are applied in advanced integrated circuit technology?

Gas Phase	Liquid Phase
PVD (Sputtering)	Electroplating / ECD
ALD	Spin on
CVD	Electroless Deposition
Epitaxy	

Q2: Gas phase deposition processes: which are materials to be deposited and its applications(s) in advanced integrated circuit technology?

Gas Phase	Materials	Application	Process Module
Sputtering	Al Cu Co	Interconnects (lines = horizontal interconnects) Seed layer for ECD (interconnect) S/D/G contact silicidation (SALICIDE)	Vx/Mx Vx/Mx Contact formation
CVD	TiN, WN SiO <sub>2</sub> SiN  W Poly-Si	Diffusion barrier (Cu), liner (W) Isolate transistors, ILD/IMD Passivation, CMP stop, Etch stop  Vertical interconnects (via), LI Gate electrode	Vx/Mx, LI STI, Vx/Mx Bondpad/Passiv., STI, LI+Vx/Mx Vx/Mx, LI Gate formation
Epitaxy	p <sup>-</sup> Si SiGe/Si on SiGe	Prevent latch effect Strain inducing templates, raised S/D → increase channel mobility	STI
ALD	HfO <sub>x</sub> , ZrO <sub>x</sub> , AlO <sub>x</sub> , mixed oxides TiN, W(C)N, TaN Cu Metal nitrides	High-k gate or capacitor dielectric  Diffusion barrier (in Cu interconnects)  Seed layer for Cu ECD Work function adjustment for high-k/metal gate	Gate formation  Vx/Mx  Vx/Mx Gate formation

Q3: Liquide phase deposition processes: which are materials to be deposited and its applications(s) in advanced integrated circuit technology?

Gas Phase	Materials	Application	Process Module
ECD	Cu	SD/DD Interconnects	Vx/Mx
Electroless Dep.	CoWP	Cap layer on Cu interconnects → increase electromigration resistance/lifetime	Vx/Mx
Spin on	Photoresist	Mask material in doping (II) and patterning	Twin well, LDD, S/D Nearly all (except spacer formation and contact formation) Vx/Mx
	Low-k/porous low-k dielectrics	ILD/IMD	

## Questions Seminar 4+5

1. *Please explain the specifics of ALD in comparison to CVD!*
2. *What are the steps of an ALD cycle?*
3. *Please name potential applications of ALD thin films!*
4. *Please name the basic process steps in the process flow of lithography and patterning!*
5. *Please name and discuss the equation for the resolution! (How to lower critical dimension  $CD = \text{min. printable feature size}$ )*
6. *Please name the applied resolution enhancement techniques (RET)*
7. *Please define the terms “anisotropy” and “selectivity”!*
8. *What are potential dry etching techniques? Please name the respective etching mechanisms and the achievable anisotropy!*
9. *Please draw a reactor for reactive ion etching and name the different parts!*

## Q1 Please explain the specifics of ALD in comparison to CVD!

### ALD

- *Highly reactive precursors*
- *precursors react separately on the substrate*
- *precursors must not decompose at process temperature*
- *Uniformity ensured by the saturation mechanism at the surface*
- *thickness controlled by amount of cycles (growth per cycle GPC)*
- *Surplus precursor dosing acceptable*

### CVD

- *Less reactive precursors*
- *Precursors react at the same time on the substrate*
- *Precursors can decompose at process temperature*
- *Uniformity requires uniform flux of reactants and temperature (in reaction rate limited case)*
- *Thickness control by precise process control and monitoring*
- *Precursor dosing important*

## Q2 What are the steps of an ALD cycle?

How many steps per cycle (min.)? 4 steps

Step 1: Precursor A – chemisorbs at the surface (chemical reaction, saturation of all available reaction sites)

Step 2: Purge: removal of unreacted precursor & reaction byproducts


Step 3: Precursor B – chemisorbs at the surface (chemical reaction, saturation of all available reaction sites)

Step 4: Purge: removal of unreacted precursor & reaction byproducts

How many cycles are combined for complete film deposition?

- For approx. 5 nm we may need 50 ... 100 cycles (given a GPC 0.05 ... 0.1 nm/cycle)

## Atomic Layer-by-layer Growth




The intrinsic surface  
control mechanism:

Saturation of all  
the reaction/adsorption  
sites

Purging step

## ALD Cycle



**Q3** Please name potential applications of ALD thin films! (in production)

### Applications

- 1) High-k dielectrics for:
  - MOS gate insulator
  - integrated capacitors (memory)
- 2) Diffusion barrier films
- 3) Seed layers for the electrochem. Dep. (ECD)
- 4) Capacitor electrodes

### Materials

HfO<sub>x</sub>, HfSi<sub>x</sub>O<sub>y</sub>  
Al<sub>2</sub>O<sub>3</sub>  
TiN, TaN, WCN  
Cu  
Ru, TiN, TaN



## Atomic Layer Deposition: Processes for IC Industry

### High-k gate dielectrics

- Replacement of current  $\text{SiO}_2/\text{Si}_3\text{N}_4$  films
- Processes available for  $\text{ZrO}_2$ ,  $\text{HfO}_2$ , mixed materials
- Targeted (equivalent) oxide thickness - EOT:  $\sim 1.0 \text{ nm}$

### High-k capacitor dielectrics

- Replacement of current  $\text{SiO}_2/\text{Si}_3\text{N}_4$ ,  $\text{Ta}_2\text{O}_5$  films
- ALD processes for  $\text{Al}_2\text{O}_3$ ,  $\text{Ta}_2\text{O}_5$

### Diffusion barriers (to avoid Cu diffusion)

- Replacement current sputtered diffusion barriers
- ALD processes for  $\text{TiN}$ ,  $\text{W(C)N}$ ,  $\text{Ta(C)N}$ , mixed nitrides

### Conducting/Metal films

- ALD Cu seed layers for Cu electroplating
- Electrodes for high k gate and capacitor applications (metals & metal nitrides)


EOT – equivalent oxide thickness

**Q4** Please name the basic process steps in the process flow of lithography and patterning!

- 1) pre-treatment: dehydration bake / adhesion promotor deposition
- 2) spin-on deposition / coating of the wafer with photoresist (PR)
- 3) Pre-exposure bake (drive of solvent)
- 4) Exposure (mask): positive resist: exposed areas will change its properties and get resolvable
- 5) Post-exposure bake
- 6) Development of PR (patterning the PR, etching the exposed areas in a liquid solution)
- 7) Hard bake: making the PR more crosslinked, resistive to the etching process
- 8) Dry Etching – pattern the film using the PR mask (additional hard mask may be required)
- 9) PR stripping / removal by combination of dry/wet process
- 10) [cleaning]

## 3.6.2 Lithographic Process

### Overview



**Q5** Please name and discuss the equation for the resolution! (How to lower critical dimension CD = min. printable feature size)

$$l_{\min} = k_1 \cdot \frac{\lambda}{NA}$$

Ways to reduce  $l_{\min}$ :

- 1) Reduce exposure wavelength (some 100 nm ... DUV 248/193 nm ... EUV/soft X-ray 13.5 nm)
- 2) Increase the numerical aperture NA: improving optics, increase  $n$  (move from air → water = immersion litho;  $NA = n \cdot \sin(\beta)$ )
- 3) RET – resolution enhancement techniques!

- reduce  $\lambda$  (→ DUV → EUV → X-ray)
- increase NA (immersion litho)
- reduce  $k_1$  (RET)


**Q6** Please name the applied resolution enhancement techniques (RET)

- 1) Optical Proximity Correction (OPC)
- 2) off- axis illumination (OAI)
- 3) Double Exposure (or even triple or more)
- 4) phase shift mask (PSM)


## Combination of RET Solutions

- This is what the designer drew
- Added 'scattering bars' and serifs to make the polygon print more exactly
- Added additional phase features to allow printing smaller features at the same wavelength

Accurate and flexible modeling is key!



(Courtesy ASML)



## Q7 Please define the terms “anisotropy” and “selectivity”!

### Degree of Anisotropy:

$$A_f \equiv 1 - \frac{l}{h_f} = 1 - \frac{R_l t}{R_v t} = 1 - \frac{R_l}{R_v}$$




For isotropic etching:  $R_l = R_v$  and  $A_f = 0$

For completely  
anisotropic etching:  $R_l = 0$  and  $A_f = 1$

### **Selectivity: Ratio of etch rates of different materials**

$$S_{(to) \text{ resist}} = R_{\text{etched film}} / R_{\text{resist}}$$

$$S_{(to) \text{ underlayer}} = R_{\text{etched film}} / R_{\text{underlayer}}$$



**Q8** What are potential dry etching techniques? Please name the respective etching mechanisms and the achievable anisotropy!

<i><b>Technique</b></i>	<i><b>Mechanism</b></i>	<i><b>Directional behavior</b></i>	<i><b>Application</b></i>
<i>Barrel Etching</i>	<i>chemical</i>	<i>isotropic</i>	<i>film removal (PR)</i>
<i>Plasma Etching (PE)</i>	<i>phys. &amp; chem.</i>	<i>isotropic with anisotropic component</i>	<b>film patterning</b>
<b>Reactive Ion Etching</b>	<b>phys. &amp; chem.</b>	<i>anisotropic with isotropic component</i>	
<i>Reactive Ion Beam Etching (RIBE)</i>	<i>phys. &amp; chem.</i>	<i>anisotropic with isotropic component</i>	
<i>Sputter Etching</i>	<i>physical</i>	<i>anisotropic</i>	<i>surface cleaning</i>
<i>Ion Beam Etching (IBE)</i>	<i>physical</i>	<i>anisotropic</i>	



## Comparison of dry etching methods

<i><b>Technique</b></i>	<i><b>Mechanism</b></i>	<i><b>Etching particles</b></i>	<i><b>Pressure [Pa]</b></i>	<i><b>Directional behavior</b></i>
<i>Barrel Etching</i>	<i>chemical</i>	<i>reactive radicals</i>	<i>100</i>	<i>isotropic</i>
<i>Plasma Etching (PE)</i>	<i>phys. &amp; chem.</i>	<i>reactive radicals, weakly ion assisted</i>	<i>10 - 100</i>	<i>isotropic with anisotropic component</i>
<i>Reactive Ion Etching (RIE)</i>	<i>phys. &amp; chem.</i>	<i>reactive radicals, strongly ion assisted</i>	<i>1 - 10</i>	<i>anisotropic with isotropic component</i>
<i>Reactive Ion Beam Etching (RIBE)</i>	<i>phys. &amp; chem.</i>	<i>reactive ions</i>	<i><math>\leq 0.01</math></i>	<i>anisotropic with isotropic component</i>
<i>Sputter Etching</i>	<i>physical</i>	<i>inert ions</i>	<i>1 - 10</i>	<i>anisotropic</i>
<i>Ion Beam Etching (IBE)</i>	<i>physical</i>	<i>inert ions</i>	<i><math>\leq 0.01</math></i>	<i>anisotropic</i>

**Q9** Please draw a reactor for reactive ion etching and name the different parts!

