

* BPS - Basic Process step -

- eg. Special diffusion step (pre-deposition), implantation step, special cleaning step rinsing
- Indivisible.
- Characterized by special parameters. physical / chemical parameters.
- Technology = Σ BPS.

* Process \rightarrow

- consists of one or more BPS
 - carried out by specific tools
 - standardized component of technology.
 - results in achievement of specific property of action
- eg. doping (pre-deposition),
photolithography (deposition of resist,
exposure, development)

* Process technology \rightarrow

- physical & chemical properties of action.
- technical realization (equipment)
- integration issues.

* Basic technology -

- sum of processes, (of BPS) to be performed for fabrication of specific product
- eg. BiCMOS, SBC, SAT.

Basic MOS Transistor types

NMOS - enhancement type.

PMOS - enhancement type

NMOS - Depletion type

PMOS - Depletion type

3. Important trends in CMOS technology -

- geometrical scaling
- Integration degree
- performance increase
- increase of die size.
- cost decrease per function.

5. Front end → wafer level fabrication process
Back end - packaging.

6. Basic process steps of CMOS technology.

→ ~~Photolithography~~

1. wafer processing

2. oxidation

3. Epitaxy

4. Deposition

5. Ion implantation

6. Diffusion.

7. fabrication.

4. Scaling :-

Geometrical scaling:- (const. field scaling) refers to the continued shrinking of horizontal and vertical feature ~~of~~ sizes of the chip logic and memory storage functions in order to improve density (cost per function reduction) and performance (speed, power) & reliability values to applⁿ & end customers.

Equivalent scaling:- (occurs in conjunction with, and also enables, continued geometric scaling) refers to 3-dimensional device structure (Design factors) improvements plus other non-geometrical process techniques and new materials that affect electrical performance of the chip.

ex- Cu, low-k, HKMG, electrostatic control, new channel material, strain engineering / stressors.

7. Gas phase deposition process

• Sputtering -

- Interconnects for diffusion barrier, seed layer,
- Electroplating.
- metal (Al) Alloys -

ex - Ti, TiN, TaN, Ta, metal (Al alloys)

• CVD - Chemical vapour deposition

- Dielectric, - SiO_2
- Doped Si,
- Low k - dielectric

SiN_4 , SiCN:H , Metals,

metal Nitrides.

• ALD - Atomic layer deposition

High k dielectric,

HfO_x , HfSi_x , Si_xO_x

• Epitaxy →

p⁻ epi layer

SiGe, Si on top for strain management.

Liquid phase Deposition process

• Electrochemical Deposition

(ECD) - interconnect
Cu; damascene (Cu)

• Electroless Deposition -

Cap layer on Cu damascene
Improve EM by factor
3 to 5.

(CoWP)

• Spin-on Deposition

Spin-coating

Dielectrics

spin-on glass,

low k dielectrics

ultra low k dielectrics,
photoresists.

8. What is ultra motivation- use ultra low k dielectric as insulator in on chip interconnection systems instead for SiO_2 for high performance CMOS technology?

— which low k dielectrics are used?
(with k value?)

→ Ultra low k dielectric used in high performance system → to reduce 'parasitic capacitance' → cross talk ↓ → signal delay ↓

~~low~~ low k dielectrics used →

$\text{SiOF} \rightarrow k = 3.4 \sim 3.6$

$\text{SiCOH} \rightarrow k = 2.6 \sim 3.0$

p-SiCOH → $k < 2.6$

$k = 2.0 \sim 2.6$

9. Fabrication method for porous SiO_2 / SiCOH films (types of)

Type of process → PECVD

precursors

→ organosilane + porogen (TMS)

post treatment

→ porogen

UV cure / UV thermal assisted processing ~~anneal~~ processing

→ Porogen is embedded in SiCOH matrix and evaporated during thermal or UV assisted anneal.

— porogen removal & cross linking / mechanical stability (E.H) porosity / density [optical RI].

19
Holography

sputtering process ->

- Target material & substrate placed in vacuum chamber
- A voltage is applied betⁿ them so that target is cathode & substrate anode.
- Plasma is created by ionizing sputtering gas (Ar)
- Sputtering gas bombards target & sputters off the material we'd like to deposit.

11. Lithography used in 32/28 nm technology modes:

-> 193 nm immersion lithography.

feature size.

Resolution limit $\rightarrow I_{min} = K_1 \frac{\lambda}{NA}$

immersion lithography.
 $\lambda = 193 \text{ nm}$,
 NA - Numerical aperture

aways to limit I_{min}

1. Reduce λ .
2. Increase NA .
3. Reduce K_1 .



Resolution Enhancement Techniques.

1. OPC - Optical Proximity Detection Correction
2. OAL - Off Axis Illumination
3. PSPI - Phase Shift Mask
4. DE/DBL - Double Exposure
Double Dipole Lithography

10. Basic mechanism of sputtering

- How does process work?
- Schematic cross-section of conventional sputtering chamber. (RF / DC magnetron sputtering)
- Name modern sputtering process & via holes ratio improvement of film coverage, in patterns)

Principle → Target consist of the material, which should be deposited on wafer.



Bias sputtering →

- Additional cathode vty. -ve will be connected to substrate.
- Portion of Ar⁺ ions will be accelerated in wafer dir.
- energy of film growth increases

- deposition rate increases using magnetic field.
- e⁻ will be brought on cycloids.
- By additional magnetic field trajectories of electrons elongates.
- Results in increase of ionization probability at same pressure.

magnetron

12. Methods for dry photoresist removal.

- 1. Plasma stripping (in barrel reactors)
- 2. Downstream stripping
- 3. Plasma-free stripping.


13. Advantage of using cluster tools in semiconductor processing.

- example - integrated process flow performed in a cluster tool.
- schematic - cluster tools.

cluster tool - Advantage → integrated processing in same environment. (vacuum)
→ saves time, → throughput defined.

eg. Pre-clean TiN CVD - WCD.

schematic.



movat.
reactors)

4. Process modules of conventional (si gate, si bulk) cmos technology front end process flow in right sequence.

1. Shallow trench isolation (sti)
2. Twin well implants
3. Gate structure
4. lightly doped drain implants.
5. Sidewall spacer
6. Source / Drain implants.
7. contact formation.
8. Local interconnect.
9. Via-1 / Metal 1 formation
10. Via 2 / Metal 2 formation
11. Via 3 / Metal 3 formation
12. Via 4 / Metal 4 formation.
13. Bond Pad & metal passivation.
14. Parametric Testing.

contact formation :-
process flow .

• Removal of oxide from sld gate & poly gate.



1. Sputtering metal with Argon (Ar)
2. Anneal to form TiSi_2 (RTP1)
3. chemical etching to remove unetched Ti, leaving TiSi_2 (selective etching)
4. Anneal to form low resistivity TiSi_2 (RTP2)

Details:- why silicides, silicidation, reaction/no-silicidation on SiO_2 , RTP1 (700-750°C) - C49 phase, RTP2 (800-900°C) C54 phase, selective wet etch ($\text{NH}_4\text{OH} / \text{H}_2\text{O}_2 / \text{H}_2\text{O}$)

→ Metal contacts & highly conductive gate lines are formed by fact that many metals (eg Ti, Co, Pt) will not bond to SiO_2 , but will easily form silicides with bare silicon. During modest heat treatment Ti/Si interface undergoes solid phase reactions forming TiSi_2 . This contact is perfect ohmic contact with the silicon substrate.

The Ti in contact with SiO_2 does not stick, so a slight metal etch will remove this Ti. Since Ti is already reacted & formed TiSi_2 in the contact areas & on poly lines, This omits lithography step compound is impervious to Ti etchant. This omits lithography step.

- Ti is a good choice for metal contacts due to low resistivity & good adhesion.
- No mask needed, self aligned (silicide) formation



doped poly Si.
 $\rho = 4500 \mu\Omega\text{cm}$
 $\rho/H = 300 \Omega/\text{square}$
 $R = \frac{\rho}{H} \times \frac{w}{L}$

Silicided poly-Si
 $\rho = 18 \mu\Omega\text{cm}$
 $\rho/H = 6 \mu\Omega/\text{square}$
 $R = \frac{\rho}{H} \times \frac{w}{L}$

low resistance
 \downarrow
 high conductivity
 \downarrow
 to increase conductivity ~~the~~ of contacts

16.

Motivation to use High k metal gate

→ Enable conventional scaling of transistor as well as reduced stand by power due to reduction in gate leakage.

At device level, the performance improvement achieved by introducing HKMG is two fold.

Considering eqⁿ in long channel approxⁿ ①

$$I_{on} = \frac{\mu_{eff} \cdot C_{ox,inv}}{2} \cdot \frac{W}{L} (V_{gs} - V_T)^2$$

$$C_{ox,inv} = \frac{K \cdot \epsilon_0 \cdot A}{T_{inv}}$$

A - Capacitor Area ($W \times L$)

ϵ_0 - Permittivity in vacuum.

• Drive current enhanced with HKMG with higher gate capacitance resulting from higher permittivity of high k dielectric so over SiO_2 along with scaling of T_{inv} .

Thanks to metal gate.

Gate First → (MIPs - Metal Inserted Poly-Si) metal electrode deposited before high temp anneal

pro: conventional process flow.

cons: thermal budget, complex V_T tuning, mobility, variability at thin EOT.

Gate Last → (RMG - Replacement Metal Gate) metal electrode deposited after high temp anneal


pro - thermal budget, higher strain from embedded ~~stress~~ $SiGe$ s/lb.

cons - complexity, cost,

more restricted design rules.


17. Describe

HKMG - Gate Last -



1. standard transistor process through source-drain formation, but including atomic layer deposition high-k dielectric.


2.



2. Deposit & planarize oxide layer


3.

remove poly Si by selective etching




3. Etch out sacrificial poly Si gate

4.



Deposit separate NMOS & PMOS WF metal layers.



4 - Deposit Al Fill metal, planarize surface.


Completely fill gate material.
then apply cmp- chemically mechanical polishing.

contact for
process for
Removal

- 1. Sputter
- 2. Anneal
- 3. Clean

etch
etch
well
Gate
form

Drmed



- 1. Gate structure
- 2. Slightly doped drain implants
- 3. Source/drain implants

Twin well implants.

p-silicon substrates