5 3D Technology for Increased Integration Density

5.1 Motivation and Overview

5.2 Selected 3D-Integration Approaches

5.3 Fabrication of Through Silicon (Hole) Vias [TSV, (THV)]

Dr.-Ing. Lutz Hofmann

S.E. Schulz Chapter 5 / Page 1







# **Definition in general**

3D-integration implies any stacking of integrated devices (ICs, MEMS) and their vertical mechanical and electrical connection.

> **CMOS** Image sensor (Sensor + DSP + RAM) Image Sensor

> > Via size~5-30um

Via size∼50um

3D Stacked memory (NAND, DRAM, ...)

#### In order to:

- Combine more devices on a smaller space (→ size)
- Combine different devices in one system (→ functionality)
- **Enable shorter signal paths** (→ performance, power consumption)



Cache memor

Via size=<5µm

Vertical device on **CMOS** 

Multi-level 3D IC (CPU + cache + DRAM + Analog + RF + sensor + I/O)

Via size=<2um

Picture source: CEA Leti "3D Activities and Roadmap", presented at EMC-3D European Technical Symposium Minatec June 29th, 2007








Chapter 5 / Page 2

# 3D System Integration

#### Potential:

- Increased integration density
- Increased performance
- More functionality
- Reduced power consumption
- Minimum volume and weight
- Mixed Technologies: 3D SoC



Fraunhofer EMFT Munich









#### Speed / Performance Issue

#### The Technological Problem

# Wiring crisis on-chip





Generation / technology node [nm]

Fraunhofer EMFT Munich

Chapter 5 / Page 4


Lecture: Advanced Integrated Circuit Technology







# **Scenario Mixed Technologies**











Chapter 5 / Page 5

Lecture: Advanced Integrated Circuit Technology

# 3-D System Integration





#### Concepts:

- Stacked Packages
- Stacked Chips
- Vertical System Integration
- Stacking of Wafers
- Chip-to-Wafer Stacking



Fraunhofer EMFT Munich







**3D Technology for Increased Integration Density** 

6.1 Motivation and Overview

6.2 Selected 3D-Integration Approaches

6.3 Fabrication of Through Silicon (Hole) Vias [TSV, (THV)]

S.E. Schulz Chapter 5 / Page 7










# Vertical System Integration



#### Wafer to Wafer (W2W) stacking technology

Vertical system integration by stacking/ bonding complete wafers on top of over each other


- Fabrication of Wafers
- Wafer bonding and wafer Thinning
- Dicing/packaging
- Test of final device

#### Advantage:

- "Parallel" process → high throughput
- High alignment accuracy

#### Drawback:

- Test only at final device/chip
- Limit in heterogeneity (only same die size)



Fraunhofer EMFT Munich







Chapter 5 / Page 9

#### 3D Wafer-to-Wafer Technology

#### InterChip Via Technology (ICV)


Vertical system integration by W2W stacking CMOS compatible technology Without intervention to the basic IC process

#### Top-Chip:

- Via drilling/etching
- Bonding to handling wafer by adhesives
- Wafer thinning and ICV reveal

#### Bottom chip:

- Planarization via CMP
- Deposition of polyimide as bonding layer



Different names same meaning: ICV Inter chip Via


TSV Through Silicon Via

THV Through Hole Via

# 3D Wafer-to-Wafer Technology

#### InterChip Via Technology (ICV)

- Adhesive bonding of top-chip to bottom chip
- Release of handling wafer
- Etch through bond interface
- Isolation liner (CVD O<sub>3</sub>/TEOS)
- Metallization by CVD TiN/W or TiN/Cu
- Top metallization by Through-Mask Electroplating











Chapter 5 / Page 11

# 3D Wafer-to-Wafer Technology

InterChip Via - Tungsten ICV Resistance









FIB of a vertically integrated Zentrum für Mikrotechnologien test chip structure, showing

Chapter 5 / Page 12


Lecture: Advanced Integrated Circuit Technology

Only for internal use at TU Chemnitz for study purposes. 2.5 x 2.5 µm² inter-chip vias Unauthorized copying and distribution is prohibited.

# 3D Wafer-to-Wafer Technology:

# Stack-Metal **Passivation TEOS CMP** Spacer 1 Spacer 2 **MOCVD-TIN** Top-Si (~ 10 μm) Cu-CVD **Polyimide TEOS CMP** Bottom-Si (~ 630 µm)

# Interchip Via Technology with CVD-Cu ICV



Chapter 5 / Page 13







**3D Technology for Increased Integration Density** 

6.1 Motivation and Overview

6.2 Selected 3D-Integration Approaches

6.3 Fabrication of Through Silicon (Hole) Vias [TSV, (THV)]







#### TSV/THV Process and Front Side Metallization


- THV-etch process
- Isolation
- Barrier deposition
- Copper deposition
- Cu and barrier CMP
- Dielectric deposition
- Dielectric etch (SD)
- Deposition of Barrier and Cu
- CMP
- Passivation deposition







#### 1. TSV ETCH



- Dielectric deposition
- Lithography (MASK-1)
- Dielectric opening
- THV etch (DRIE, BOSCH process)
- Removal of resist and hard mask
- Removing of polymer residues


Chapter 5 / Page 16








#### 2. TSV Fill



- Isolation
  - SiO<sub>2</sub> (Oxidation, LPCVD,
    PECVD or SACVD-TEOS)
  - Polymers
- Metal deposition
  - MOCVD TiN Barrier
  - iPVD or MOCVD Cu seed
  - Electroplating of Cu
- Planarization
  - Cu and Barrier CMP











#### 3. Damascene Metallization



- SiC Etch Stop Layer
- Dielectric deposition
- Resist and Litho MASK-2
- Etch Dielectric
- Resist removal
- Opening of SiC
- PVD Barrier deposition
- PVD Cu Seed deposition
- Cu Plating
- CMP











# 4. Pad Opening



- SiC Hard Mask Deposition
- Dielectric Deposition
- SiN Passivation
- Resist and Litho MASK-3
- SiN and Dielectric Etch
- Resist removal
- SiC Opening









#### **Backside processing**

# Front side

- Bonding front side to handling wafer (not shown here)
- Backside thinning
- Via reveal
- Backside Isolation
- Contact opening
- Metallization steps ...
  (e.g. through mask ECD)

Chapter 5 / Page 20

**Back side** 







#### **Different Geometries**

ICV: ICs, Memory Interposer

1.0 2.0


3.0

5.0


10

100

Via-Diameter [µm]



16 µm, 8:1



40 µm, 4:1

10 10:1 <u>16</u> 8:1

20

7:1

<u>40</u>

**ENAS** 

60 6:1

70

Via-Depth [µm] Aspect Ratio

Fraunhofer EMFT Munich

# MEMS, Image Sensor

Fraunhofer






Lecture: Advanced Integrated Circuit Technology

Chapter 5 / Page 21

#### Requirements and critical issues


#### STS DRIE Si etch tool / Bosch process

- Straight profile of TSV (~90°)
- Cyclic process (etching/passivation) → scallops form in the upper TSV region



Standard-process → Overhang formation during deposition – processes (isolation, barrier, Cu)

Premature closing of TSV entrance





Only for



#### Solution: Modification of the Bosch process

- tapered profile by changing the first etch cycles
- enlarged via entrance of TSV













Optimization of the taper process:

- 3 steps with decreasing cycle time
- still sidewall roughness



Lecture: Advanced Integrated Circuit Technology


**ENAS** 



3.6 µm 20000 2 pm | 9081 TUC/2 pm | 12 x 512 | 3.3 µm 3.33 PM x20000 Zpm #9081 TUC/ZfM/Henker 3.0 µm Unauthorized copying and distribution is prohibited #500000 TO PROHIBITED TO THE HORSE

749.5 nm

Optimized process (cycle time, pressure, RF-power) → Reduced roughness




Chapter 5 / Page 25


Lecture: Advanced Integrated Circuit Technology

**ENAS** 





#### **Processes for different TSV diameter**




Chapter 5 / Page 26








# Principle of TiN-MOCVD with Plasma Densification












Step Coverage of MOCVD TiN in Interchip Vias

Via size (design)	1.6 µm	2.5 µm
Position / Aspect Ratio	~ 15	~ 8
Field top	81 nm = 100%	81 nm = 100%
via entrance	110 nm = 136%	103 nm = 127%
sidewall middle	59 nm = 73%	63 nm = 78 %
via bottom	27 nm = 33%	46 nm = 57%

- Step coverage in the upper via area: > 100% (plasma densification more efficient at planes perpendicular to the incident ions)
- Step coverage depends on via size
- Actual via width is about 400 nm smaller (oxide spacer); here: TiN thickness 84 nm for better visualisation
- Measurement error: about 10%



1.6  $\mu$ m wide ICV (AR  $\sim$  15)







# **Step Coverage Copper CVD**


CHEMNITZ

#### Comparison of two different deposition temperatures

200° C 170° C

Rate = 165 nm/min step coverage 65 %


Rate = 80 nm/min, step coverage ~ 100 %




Lecture: Advanced Integrated Circuit Technology

**Optimum Process for Interchip Via** 

**Conformal Seed** 



→ Low Temperature




Lecture: Advanced Integrated Circuit Technology

# **Optimum Process for CVD Interchip**

#### Via Fill

FIB cut of a via hole with AR of 12.5 after CVD-Cu fill and anneal



Lecture: Advanced Integrated Circuit Technology


# Requirements for Copper CVD in Interchip Vias

- $\rightarrow$  High deposition rate (target thickness = 1.2  $\mu$ m)
- Excellent step coverage / fill behaviour at AR ≥ 8

Both reqirements can not be fulfilled at same time:

Precursor flow limited (condensation of precursor for higher partial pressures).

Arrhenius plot for 0.8 g/min precursor flow









#### Cu-CVD with CupraSelect (Schumacher)

- Long filling process
  - condensation of by-products at chamber wall
  - Fill in 3 processes steps with t/3
  - pump process steps 3 times longer than the individual deposition steps (3xt)

TSV d ≤ 2 µm





- TSV  $d > 2 \mu m$
- CVD barrier
- CVD Cu seed layer
- Cu plating

- CVD barrier
- Cu CVD Fill

With smaller TSV and higher aspect ratios: lower step coverage

- → Lower temperature
- → Lower deposition rate → Low throughput

- → Special plating chemistry
- → Advanced process recipes
- → Throughput (for fill of large vias) ?









Chapter 5 / Page 33

TSV Fill Cu ECD





Plating also provides conformal Cu in high aspect ratio features, but complete fill is difficult and time consuming; only works with CVD seed

Potential for further development






Chapter 5 / Page 34

Lecture: Advanced Integrated Circuit Technology

# Partially Filled Vias with core fill



Composite Fill after Cu ECD

- Issue for complete fill (especially for larger diameter vias): mechanical reliability:
  - CTE mismatch (metal dependent)
- Partially filled vias:
  - Suitable for large and deep vias
  - Low cost core fill required (e.g. with polymers)
  - Extendable to smaller vias ??

C.K. Tsang (IBM), Mater. Res. Soc. Symp. Proc. Vol. 970 (2007)








Chapter 5 / Page 35


# **Annular-Shaped Via Approach**

1 Deep Si RIE / Insulate / Metal Fill






2 Build Wiring Levels





C.K. Tsang (IBM), Mater. Res. Soc. Symp. Proc. Vol. 970 (2007)








4 Backside Process / Add BLM & C4















#### **Annular-Shaped Via Approach**



4 μm wide W ring with

50, 90, 150 μm diameter, resp.

→ 99.99..100% yield



mean = 0.851 chms sigma = 0.034 ohms 17,194 vias probed yield = 99.99%

Vehicle B: 20 x 21 mm die

C.K. Tsang (IBM), Mater. Res. Soc. Symp. Proc. Vol. 970 (2007)








Chapter 5 / Page 37

# **TSV Fill: Summary and Trends**



Chapter 5 / Page 38





