3.1 Special CVD Processes

- 3.1.1 Metal CVD (W, Cu)
- 3.1.2 Conductive Barrier CVD
- 3.1.3 Applications of Poly-Si, SiO₂, Si_xN_y
- 3.1.4 CVD of low-k dielectrics

3.1.3 Applications of Poly-Si, SiO₂, Si_xN_y

- Overview on application and integration aspects
- CVD SiO₂: Requirements (PMD, IMD), SACVD+LPCVD (TEOS, ozone), equipment, application examples
- (PE)CVD Si_xN_y: Applications, chemical reactions, PECVD process example



Fraunhofer


Status: 01.04.2014

Only for internal use at TU Chemnitz for study purposes Unauthorized copying and distribution is prohibited.

Chapter 3.1 - 1

3.1.3.1 Application of polysilicon and dielectrics


Three Metal Layer CMOS Device





Fraunhofer

Thin CVD Films in Copper Damascene





Poly-Si: gate electrode

Fraunhofer

Only for


Only for internal use at TU Chemnitz for study purposes Unauthorized copying and distribution is prohibited.

<u>SiO2:</u> Pre-Metal Dielectric (PMD), Inter-Metal Dielectric (IMD), Spacer oxide SiN: Diffusion barrier against Cu diffusion and drift, Etch stop, Spacer, Stressor


Chapter 3.1 - 3

Application of polysilicon and dielectrics

DRAM architecture evolution from 1980 to 2005




Trend of DRAM production node, bit density, dielectrics and electrode materials



HSG: Hemi-spherical grained polysilicon

Source: Eric Gerritsen et al., Evolution of materials technology for stacked-capacitors in 65 nm embedded-DRAM, Solid-State Electronics 49 (2005) 1767–1775







ZfM

Application of polysilicon and dielectrics

Buried Strap Trench Capacitor Cell for 64 MB







Only for internal use at TU Chemnitz for study purposes. Unauthorized copying and distribution is prohibited.

Chapter 3.1 - 5


3.1.3.2 CVD of silicon dioxide

Different Requirements for Poly (Pre-) metal (PMD) and Intermetal Dielectrics (IMD)

- Poly (Pre-) Metal Dielectrics PMD
 - deposition can be done at higher temperatures
 - flow and re-flow at temperatures exceeding 800 C
 - Trend to lower temperatures


- Intermetal Dielectrics
 IMD
 - maximum temperature is about 400 450°C
 - the Al, Cu and low-k dielectrics on the surface require the lower temperature






SA- and LPCVD using TEOS and ozone

CVD process using TEOS and ozone enables formation of oxide films with high conformality and low viscosity at low deposition temperatures





Fraunhofer



Only for internal use at TU Chemnitz for study purposes. Unauthorized copying and distribution is prohibited.

Chapter 3.1 - 7

SiO.

Poly-Si


Si (100)


CVD of silicon dioxide

Deposition using TEOS and ozone

Film property control via ozone concentration:

- Step angle can be controlled via the O₃ concentration
- Dependence of the shrinkage during anneal on O₃ concentration








Fraunhofer

Source: C.Y. Chang, S.M. Sze, "ULSI Technology", McGraw-Hill 1996

Maximum productivity PECVD and SACVD solutions



- PECVD Process: 200mm & 300mm
 - PE TEOS USG, PSG
 - PE Silane, DARC, Oxide, Nitride, Oxynitride
 - CVD Photoresist
- SACVD Process: 300mm only
 - Giga-Fill USG, BPSG, PSG
- Mainframe
 - Up to three twin process chambers
 - Factory interface options
 - 200mm Cassette SMIF
 - 300mm 2 or 4 pod FOUP
 - Integrated loadlock and cooldown
 - Twin blade VHP robot
 - G-PLIS precision liquid injection system
- Key peripheral modules
 - Remote plasma clean source standard







Only for internal use at TU Chemnitz for study purposes. Unauthorized copying and distribution is prohibited.

Chapter 3.1 - 9


0.25 µm IC fabrication steps SA-CVD




STI Dielectric (SACVD USG)



Sidewall Spacer Dielectric (SACVD USG)




Intermetal Dielectric (SACVD USG/PECVD TEOS)




Planarized Passivation (SACVD USG/PECVDSiN)


Interlevel Dielectrics



(SACVD BPSG+RTP+CMP)



(SACVD USG)



(SACVD PSG+CMP)





3.1.3.3 CVD of silicon nitride: Applications

Applications: • as final passivation and mechanical protective layers for IC encapsulated in plastic packages

- diffusion barrier against moisture and Na (sodium)
- deposited by PECVD to have a low compressive stress preventing delamination and cracking under environmental stress
- conformal coverage of underlying metal
- low pinhole density
- as a mask for the selective oxidation of silicon (LPCVD)
- as sidewall spacers in MOSFETs
 - to form the LDD structure
 - to serve as sidewall passivation during the salicide process
- as CMP-stop layer in shallow trench isolation (STI)
- as etch-stop layer in damascene structures
- as stressor film(s) over n- and p-MOS transistors

CENTENDES

CHENNEL

LICHANNEL

Tennel

Fraunhofer

Source: S. Wolf, R. N. Tauber, "Silicon Processing for the VLSI Era", Vol. 1, Lattice Press, Sunset Beach, CA., 2000 (extended).

Only for internal use at TU Chemnitz for study purposes Unauthorized copying and distribution is prohibited.

Chapter 3.1 - 11

CVD of silicon nitride: Reactions

SACVD: • 3
$$SiH_4 + 4 NH_3 \longrightarrow Si_3N_4 + 12 H_2$$

 $T \approx 800 - 1050 \,^{\circ}\text{C}$ $p \approx 10 - 40 \,^{\circ}\text{Torr}$

furnace

• 3
$$SiCl_4 + 4 NH_3 \longrightarrow Si_3N_4 + 12 HCl$$

 $T \approx 750 - 900 \,^{\circ}\text{C}$ $p \approx 1 - 5 \,^{\circ}\text{Torr}$

furnace

LPCVD: • 3
$$SiCl_2H_2 + 4NH_3 \longrightarrow Si_3N_4 + 6HC1 + 6H_2$$

 $T\approx 700\text{ - }800\text{ °C} \qquad p\approx 0.3\text{ - }1\text{ Torr}$

furnace

• 3
$$Si_2H_6 + 8 NH_3 \longrightarrow 2 Si_3N_4 + 21 H_2$$

 $T \approx 550 - 600$ °C $p \approx 0.1 - 0.4$ Torr

furnace

PECVD: •
$$x SiH_4 + y NH_3 \longrightarrow Si_xN_vH_z + (4x + 3y - z)/2 H_2$$

 $T \approx 200$ - 400 °C $p \approx 0.4$ - 2 Torr


single wafer

•
$$x \operatorname{SiH}_4 + y/2 \operatorname{N}_2 \longrightarrow \operatorname{Si}_x \operatorname{N}_y \operatorname{H}_z + (4x - z)/2 \operatorname{H}_2$$

 $T \approx 200 - 400 \, ^{\circ}\text{C}$ $p \approx 0.4 - 2 \, \text{Torr}$

single wafer





Benefits

- Low thermal budget
- Low particles
- 550 °C process for 1 minute
- Single wafer control
- No backside deposition
- High productivity
- over 80 wph for 2 Twin, 1000Å hardmask thickness

900 Does not meet thermal budget requirements Temperature (°C) **FURNACE** 800 advanced devices 600 NITRIDE550 550° C 500 60 **Process Time (min)** 1 Minute

Thermal Budget Reduction with NITRIDE550

NITRIDE550 is enabling technology for $< 0.25 \mu m$ devices





DIELECTRIC SYSTEMS & MODULES PRODUCT GROUP




APPLIED MATERIALS®




Only for internal use at TU Chemnitz for study purposes. Unauthorized copying and distribution is prohibited

Chapter 3.1 - 13

NITRIDE550TM **CVD** of silicon nitride: **Applications**



Hardmask for Etch or Oxidation



PMD Etch Stop Layer, Hardmask and Spacer for DRAM and Logic Devices






DIELECTRIC SYSTEMS & MODULES PRODUCT GROUP







litride

	LPCVD Furnace Nitride	PECVD NITRIDE550
Deposition Temperature (°C)	> 700	550
Deposition Rate (Å/min)	20	< 1300
Refractive Index	2.00	1.97
Stress (dynes/cm ²)	tensile Non-Tunable	1E9 Comp. Tunable
Uniformity (% / 1-sigma)	< 2.0%	< 2.0%
Wet Etch Rate (Å/min)(6:1 BOE)	< 40	< 40
Shrinkage (% / 950°C)	< 1	<1
Film Composition (%) (RBS) Si	44	46
N	56	54
Total Hydrogen (%) (NRA)	3	10 - 13
Cracking Resistance (3K film @ 950°C N ₂ Anneal)	Pass	Pass
Etch Selectivity* (Ox. to Nit.) (flat / corner)	> 100/30	100/20
Etch Rate in Poly-silicon Etch	1083Å/min	1170Å/min
Backside Deposition	Yes	No

Considerations in replacing **LPCVD** nitride with PECVD nitride

Nitride must maintain integrity through many process steps

- DT Poly CMP
- Poly Recess Etch
- Oxide Collar Dry Etch
- Oxide Collar Wet Etch
- S.T.I. Oxide CMP

The 550°C PECVD nitride has similar poly recess etch rate and similar oxide wet and dry etch rates compared to LPCVD

Source:




PECVD

DIELECTRIC SYSTEMS & MODULES PRODUCT GROUP



APPLIED MATERIALS*



Only for internal use at TU Chemnitz for study purposes. Unauthorized copying and distribution is prohibited.

Chapter 3.1 - 15

Advanced Integrated Circuit Technology

