

4) Define the term 3-D integration (3) what's the motivation
 use 3-D integration & technology? (3)

→ 3-D integration implies stacking of integrated devices (IC's, mems) and their vertical mechanical and electrical connection. In order to

- i) increase integration density
- ii) increase performance
- iii) more functionality
- iv) Reduced power consumption
- v) minimum volume and ~~weight~~ ^{weight}
- vi) mixed technologies : 3D Soc

5) please name the components of a copper plating bath (14)
 for electro chemical deposition and their meaning / function
 which types of anodes can be used in electro chemical deposition?

Basic components

chemical basis

meaning

Copper sulphate

metal salt

→ provision of cupric acid.

Sulphuric Acid

Acid

→ increase in conductivity

Additives:

chlorine - Halogens - wears in habitation of deposition necessary for operation of other additives

carrier (suppressor) - Polyether - Inhibition of deposits, uniformity of deposits.

Brightener (Accelerator) - organic sulphur compound - Acceleration of deposition bright deposits.

leveler - organic nitrogen compound - strong inhibition of deposition
 smooth surfaces.
 strong grain refiner

Objectives: (2)

- High degree of dopant activation
- Achievement of superior crystal properties

method


process temp

process time

Reduction of power during process time at $T = 1100^{\circ}\text{C}$

Furnace	900-1100°C	min. hour	1 μm (1000s)
Rapid thermal process	1000-1250°C	Seconds	0.1 μm (10s)
Flash lamp	1000-1300°C	milli seconds	0.01 μm (0.01s)
Laser	1100-1400°C	micro seconds	< 0.01 μm (0.01s)

- 10) Draw a schematic cross-section of RF sputtering tool name/mark the different parts. Please draw (10) the electrical versus 2-axis of the reactor.




③

- 1) please define the term step coverage by a schematic and the respective equation for calculation. (10)
- Please name three approaches for advanced sputtering techniques to improve the step coverage of sputtering process and briefly describe, how the improvement is achieved?

Step coverage: The ratio of thickness of film along the walls of a step to the thickness of the film at the bottom of a step.

Advance tech:

- ionized metal deposition
- collimated sputtering
- long throw sputtering



- 12) please name the process steps in the technology flow of a through silicon hole via fabrication and front side metallization. (5)

- shallow trench isolation
- twin well formation
- Gate structure
- lightly doped drain implants
- side wall spacer

- Source / Drain implants
- contact formation
- local interconnect

- Via-1 / metal-1 formation
- Via-2 / metal-2 formation
- Via-3 / metal-3 formation
- Via-4 / metal-4 formation

- bond pad metal + passivation
- parametric testing

13) which two basic metallization process sequence do exist for fabrication of interconnected system? name the conductor materials used in each of them for the pad and line, respectively. (6)

7) compare the deposition processes for potential conductive diffusion barriers in general (not specially for Cu) by naming their processes, their advantages/disadvantages for each processes one example of a material and its application within the respective process module?

Deposition techniques for barrier	Advantages	Disadvantages
<u>PVD</u> physical vapour deposition → industrial standard: Ta and TaN for Cu metallization	→ low deposition T → good control of barrier composition	→ low step coverage
<u>CVD</u> chemical vapour deposition → industrial standard: : TiN (e.g. for W-CVD)	→ good process control → high step coverage	→ pretty high deposition temp → partly use of toxic reactants → risk of particle formation using NH_3
<u>ALD</u> Research focus: different material (TiN, WCN, TaN and others)	→ potential of 100% step coverage → very thin closed layers	→ nucleation strongly depends on surface state
<u>Electroless</u> catalytic plating → use as cap layer: CoWP for better interface Cu/cap electro-migration life time	→ selective → self aligned → no patterning step	→ cleaning step of the Cu and ILD surface → Activation step of Cu surface to improve catalytic nature

(14)

Q) what are requirements for conductive diffusion barriers in Cu interconnects?

- ① 1) adhesion, but nevertheless very stable
- i) high density / no or stuffed diffusion paths
 - ii) low defect level
 - iii) thermodynamically stable

② Good adhesion to under ground and Cu

③ low stress

iv) low resistivity

$< (1000 - 300) \mu\Omega/\text{cm}$

Q13) Which two basic metalization process sequence do exist for the fabrication of the interconnect system? Name the conductor materials used in each of them for via and the line respectively.

	<u>Via</u>	<u>Line</u>
Subtractive	W	Al
Dual Damascene	Cu	Cu

14) Describe the process flow of the process module "shallow trench isolation - STI formation" by naming the basic process steps for its realization! Enhance this by details of the processes and materials used in these basic process steps (4P)

Draw the cross-section of the CMOS structure in three different stages of this process module to visualize the sequence! Please mark the parts and fillings accordingly

Process modules:

- i) STI Trench
- ii) STI oxide Fill
- iii) STI Formation

2. Mode types: (2)

(2)

→ soluble copper anode (provides cupric ions)

→ non soluble inert anode (ions are added from external source)

8) Please name the goals of ion implantation. In which processes/modules ion implantation is applied in the CMOS technology? (3) Describe the channeling effect and give the potential measures to prevent those effect. (4) (10)

Goals: → Doping

→ modification of material properties

→ Stoichiometric implantation

Process modules (3) unifilar: source/drain formation, low doped drain, channel formation, well formation, channel stopper, silicider interconnects, doping of polysi, Bipolar: Base formation, Emitter formation.

channeling effect: ions lose considerably less energy if they travel through the crystal along low index directions

To prevent:

→ Inclination of ion beam against the surface normal of the wafer.

→ Amorphous cover layers.

→ pre-amorphization.

9) What are the objectives of post-annealing after ion implantation? (2) Name the methods/processes of annealing applied in different technology nodes and sort them by the extent of broadening of dopant profiles due to diffusion starting with lowest dopant broadening? (5)


5) What are the benefits of silicon on insulator technology relative to conventional silicon technology?
 What does full depleted SOI (FD-SOI) technology mean?
 Please draw a schematic cross-section of transistor with planar FD-SOI device structure?

benefits:

- lower parasitic capacitance due to isolation from the bulk silicon, which improves power consumption at matched performance.
- Resistance to latchup due to complete isolation of n and p-well structure.

SOI fully depleted Si transistors:

- At ~~20 nm~~ planar FD technology allows several methods for setting threshold voltage V_T , including engineering the gate stack work function, trimming the gate length and other process engineering techniques. 28 FD SOI technology is capable of offering 3 V_T 's (HVT, RVT, LVT), as in traditional bulk CMOS technologies.



8) b) unipolar technologies:

Source / drain formation.

Low doped drain

channel formation

well formation

Channel Stopper

Silicide

interconnects

Doping of Poly Si

Bipolar technologies.

Base formation

Emitter formation

→ At 20nm node, short channel effect and random dopant

(15) fluctuations are major hurdles facing CMOS industry.

→ An extremely alternative solution is planar, ultra-thin body fully-depleted SOI transistor

→ These devices are built on an ultra-thin SOI substrate enabling

→ an undoped channel ~~material~~

→ drastically cutting short channel effects.

→ eliminate RDE issues

→ exhibiting excellent threshold voltage


Planar FD technology allows several methods for setting threshold V_T , including engineering the gate stack work function + trimming the gate length and other process engineering techniques

28FDSOI technology is capable of offering 3V V_T 's as in traditional bulk CMOS technology

(6)


e) Step coverage:

The ratio of thickness of a film along the walls of a step to the thickness of the film at the bottom of a step.




Aspect ratio : H/D

Step coverage : t_w/t_b



regular sputtering deposition





long throw sputter & collimated or ionized metal deposition


Advanced techniques:

- i) ionized metal deposition.
- ii) long throw sputtering.
- iii) collimated sputtering.

The goal is to coat high aspect ratio pattern more uniformly by more directional sputtering with narrow arrival angle distribution.



long throw.



collimated sputtering

→ collimate

Introduction to Microtechnologies

STI \rightarrow shallow trench isolation

\rightarrow silicon substrate is P^+ , in order to create a conductive ground plane which ~~establishes~~ establishes the ground zero reference voltage across the chip.

① \rightarrow A thin P^- layer ① is epitaxially grown on top to reduce capacitance and also prevent cross-talk latch-up.


② \rightarrow A thin SiO_2 layer (pad oxide, 15nm) is thermally grown to protect active areas from excessive damage during ion implantation and to control the depth distribution of dopant

③ \rightarrow upon the SiO_2 , a layer Si_3N_4 is deposited by LPCVD typically ammonia and dichlorosilane are introduced at medium temp ($750^\circ C$) and layer is about 150nm is formed. Si_3N_4 is a highly quality masking material in case of photoresist fails during trench etch. The trench etch step is highly energetic, and Si_3N_4 layer protect the areas where the devices will be formed. Further more Si_3N_4 layer used later as a CMP stop.

④ \rightarrow photo resist is deposited and patterned ④ (1st mask)

⑤ \rightarrow The plasma etching uses high intensity RF to ionize either fluorine or chlorine based gases. The F or Cl ions reacts with the exposed Si_3N_4 . SiO_2 and silicon forming gaseous reaction products.

Tolerance chain:



Bipolar technology:

- 1) insulating frame \rightarrow disables parasitic currents b/w components
- pn-isolation \rightarrow parasitic effects
 - \rightarrow capacitances (voltage-dependent)
 - \rightarrow barrier saturation current = leakage current
 - \rightarrow voltage dependent stretching of RLZ
 - \rightarrow breakdown


capacities at pn transitions:

- \rightarrow diffusion capacity \rightarrow injection of minorities \rightarrow flow direction
- \rightarrow depletion layer capacity \rightarrow solid charge of atomic cores
- \rightarrow plate capacitor model.

collimated sputtering:



\rightarrow insert a plate with high aspect ratio

\rightarrow sputter at low pressure, mean path is long enough that few collisions occurs b/w collimators and wafer.



\rightarrow species with velocities nearly \perp to wafer surface pass through the holes.



\rightarrow reduced deposit rate continuously.



STI oxide fill:

- 1) Formation of about 15nm linear oxide ③ in the trench by dry thermal oxidation at medium temperature (750°C) to improve the interface b/w silicon and trench CVD oxide.
- 2) Next a thick layer of CVD oxide, is deposited, this layer will act primarily as a fill to the isolation trenches and similar to the "field oxide" in former LOCOS processes.



trench fill by chemical vapour deposition oxide



STI formation:

- 1) Trench oxide Polysil Nitride acts as CMP stop layer.
- 2) Densification of STI oxide at 900°C
- 3) Nitride strip in hot (150 to 200°C) phosphoric acid (H3PO4) solution (high selectivity to silicon oxide)

planarization by chemical-mechanical polishing



Method of Geometric Dimensions

⑦

Design rule check (DRC)

→ The depiction of geometric figures of single mask levels can be achieved in different ways.

1) Bit map - depiction

→ all mask levels are stored

→ every grid point stands for one bit.

→ geometric fig → bit is '1'

2) disassembling into rectangles:

→ addressing of corners for every geometric figure

3) depiction of geometric figures as polygons

4) depiction of edges

3 Topological design rules:

→ influential factors:

1) depth resolution (wavelength, smallest structure dimension)

2) mask transitions between transparent & opaque. ⇒ Phase Shift - mask)

3) Photoresist.

→ over and under exposure

→ diffused light.

4) development of Photoresist.

5) image transfer to resist mask

6) Sticking

→ undercutting

→ underdiffusion.

7) selective oxidation masking

with Si₃N₄



①

AICT

1) Please explain term "equivalent scaling"? (4)

A) Equivalent scaling (occurs in conjunction with and also enables, continued geometrical scaling) refers to 3-D device structure ("Design factor") improvement plus other non-geometrical processes technique and new materials that effect the electrical performance of chip. eg HKMG, EBC

2) Please name three equivalent scaling measures applied in interconnect system of IC's? (3)

- A)
- 1) Gate stack
 - 2) Electrostatic control
 - 3) channel material

3) Name three important trends in CMOS technology? (3)

A) i) production of many identical devices/ circuits/ chips by one process \rightarrow cost

ii) characteristic quantities:

- a) wafer diameter \rightarrow Geometrical scaling
- b) die size \rightarrow degree of integration
- c) no of transistor per die \rightarrow performance increase
- d) yield \rightarrow increase of die size

iii) new & improved products \rightarrow cost reduces per function

\rightarrow require continuous increase of degree of integration

\rightarrow scaling down

\rightarrow Increases of die size