- BBPS-Basic Process step-
- og special diffusion step (pre-deposition). implantation step, special cleaning step crinsina
 - Indusvisible.
 - Characterized by specied prosoppreters. physical / chemical parameters.
 - -Technology = & BPS
 - * Process -
 - consists of one or more BPS
 - commed out by specific tools
 - Standardized component of technology.
 - results in achievement of specific property of action
 - ag-doping (pre-deposition) photouthography (deposition of resist,) exposure, developments
- * process technology -)
 - physical & chemical properties of adion.
 - technical realization (equipment)
 - integration issues.
- * Basic technology -
 - sum of processes, (or BPS) to be performed for fobrication of specific product eg. BICMOS, SBC, SGT.

. Basic Mas Transistor types

MMOS-enhancement here.

NMOS - Depletion HPE PMOS - Depletion HPE

20

- 3. Important brends in chos technology-
- Jeometrical scaling

 Integration degree

 performance increase

 movedse of die size.

 Cost decrease peri function.
- 5. Front end > water level fabrication process
 Back end packaging.
- 6. Basic Process steps of chos technology.
 - -> Photolithography water processing
 - 2. oxidation
 - 3- Epitaxy
 - 4. Deposition
 - s Ion implantation
 - 6. Diffusion.
 - 7. fabrication.

Geometrical scaling: (const. field scaling) refers to the continued shrinking of horizontal and vertical feature of sizes of the chip logic and memory storage functions in order to improve density (cost per function reduction) and performance (speed, power) a reliability values to apple 4 end customers.

To Fraunhoter

Equivalent scaling :- coccours in conjuction with, and also enables, continued geometric scaling) refers to 3-dimensional device structure (Design factors) improvements plus other non-geometrical process techniques and new materials that affect electrical performance of the clip.

ex- cu, low-k, HKMG, electrostatic control, new channel materail, strain Engineering Istressors.

AND AND

,

5

1

89

100

7. Gas phase peposition process

· sputtering -

- Interconnects for diffusion barrier, seed layer,

- electro plating

ex-Ti, TiN, ToN, to, metal (Al Alloys)

· CUD - Chemical vapour Deposition

- Dielectric - 5102 Doped sa Low k-dielectric

metal Nitrides. (Tin-production)

· ALD - Atomic layer peposition

High K dielectric,

· Epitaxy >

p'epi layer si Ge, si on top for strain management. liquid phase Deposition process

· Electroch emical Deposition (ECD) - Interconnect cut damas cene (cu)

· Electroless Depositioncap layer on cu domacum improve EM by factor stos. (COWP)

· Spin on Deposition

Spin - coating
Dielectrics
Epin-on glass,
low k dielectrics
Ultra low k dielectrics
photoresists.

8. vatrat is utted motivation- use ultra low k dielectoic as inswater in on this interconnection. systems insted for slog for high performance chos technology?

which low k dielectrics are used? (with k value?)

-> ultra low k dielectric used in high performa--nce system , to reduce parasatic capa citernce' -> cross touk + -> signal delays,

De 100 K dielectorics used ->

SIOF > K= 3.4 ~ 3.6

SICOH K= 2. 6 N3. 0

P-SICOH K < 2.6

K= 20 N 2.6

9. Fabrication method for porous coofsicot Films (Mpes of

Type of process > PECUD precursors -> organosillane + poragen post treatment - paragen UV cure UV thermal assisted processing adapted processing

- Porogen is embedded in sicon matinx and evaporated during thermal or uv assisted anneal

- porogen removal & cross linking/ mechanical stabling (E, H) porosity I density

7007 Fo John sputtering process gas (Ar) Plasma vaceum chamber Sputters sputtering gos bombards A voltage target Target off the moderail & 6 15 applied cathode Created matereu BURZIUDI AG bet " them substrate placed in substrate we'd whee to target & sputtering So that anode.

> 193 nm 1 modes apply used in 32/28 nm immersion limography. technology

Pesolo JIMIN = KI NA

10

色園

M

deposit.

NA - Numerical operhire

aways to simile Imin

1. Reduce 1.

1. Increase NA

3. reduce K1

pasolution Enhancement Techniques OPC- optical Proximity Detection currection

2. OAL - Off Axis Illumination

3. PSM - Phase shift Mask

4. DE/DOL-Double Double Exposure Dipole Lithography

10. Basic Schematic How does Coat SCHO Sputtering NOME Cimprovement contect wodern mechanism patterns cross - section of process chambes. (PF / DC & via holes of film 00 work? sputtering coverage, with aspect painciples conventionay, c put ering) magneton magnetran - courses -Putreston t Vaccum to en ch 10190 4014

00 showld be Parnaple Toraget materall, which water. Consist deposited 00

Cartad 6 torget t ration Plasma Ar-Tarset anode DOD INICH SSOJONA Hearte Carpia chand Sulastrale Chamber Y

OCT PE

P.N. 1. P.O. MARGEL Black MMTTON drw nd 1X5 valve Anod o

rewill connected accelerated of Artions will Bias southering + enessy of cathode uto 3 AIM Growth WOKY WY to subchiate.

magnetion

GUISA e-will be · deposition cycloids magnetic field. rate increases brought on

electrons Held Same results in increase ionization probablik 188 additional magnetic payectories Pressure. BE

ZEM Transholm

ooxe is > 1. Plasma Stripping (in barrel reactors, of sold of 3. Plasma- tree stripping

3. Plasma- free shipping.


13. Advantage of using cluster tools in semi conductor processing

· example - Integrated process flow performed in a cluster tool.

- schematic - cluster tools.

cluster tool - Advantage - Integrated processing in same environment (vaccum) -> saves time, -> throughput defined.

eg. Pre-clean TIN CUD-WOUD. schematic




N.Shal

esology.

Process modules of conventional ante, si but) chos technology

ocs flow in right seque Front end process flow in right sequence 1. Shallow trench isolation (STI) 2. Twin well implants 3. Gale structure and 4. lightly doped drawn implants 1 max 5. Sidewall spacer Struck 6. Source / Drain implants ma 7. contact formation. rall 8. Local interconnect. 9. Via-1 / Metal 1 formation R- 0 10. Via 2/Metal 2 Formation Joet 17. Via3) Metal 3 formation cal 12. VIA 4 [Metal 4 Formation. 110 13. Bond Pad & metal possivation 14. Parametric Testing.

contact formation :process flow. Removal of oxide from SID gate & poly gate. 1. Sputtering metal with Argon (Ar) 2. Anneal to form Tisiz (RTP1) 3 . chemical etching to remove unetched Ti, leaving Tisiz (selective etching) 4. Anneal to form low resistivity tisiz(ATPZ) Details :- why silicides, silicidation, reaction no - silicidation on SIO2, RTP1 (700-750°C)-C49 phase) RTP2 (800-900°C C54 phase), selective wet etch (NO4 OH / H2O2 / H2O) - Metal contects & highly conductive gate lines are formed by fact that many metalls (eg Ti, G, Pt) will no bond to base silican. During modest heat recomment Tilsi interface undergoes solid phone reactions forming Tisiz . This contact is perfect ohme contact with the silicon substrate. The Ti in contact with Siaz doesnot stick, so a slight metal etch will remove this Ti. since Ti is already reacted & formed & Tisiz in the contact greas & on poly lines, This omits eithogsorphy step compound is impervious to Ti etchant Two omits lithography step. - Till a good choice for metal contacts due to - No mask needed, selt aligned (silicide) formation



why silicides -

doped poly si. P= 4500 warm PIH = 300 P2/Square. R= S XW

silicided poly-si P= 1842 cm. eln = 64 spagnare R= EXT

low resistance high conductivity to increase conductivity the of contacts

Motivation to use high k metal gate Enable conventional scaling as well as reduced stund of bransister by power due to reduction in gate reakage At device level, the performance

improvement achieved by introducing HKMG is two fold.

considering eq" in long channel approx" (1)

In = Meff. Cox, inv W (Vgs-Vr)2

COX, ANY = K. E. A.

A. Capaciter Area (WXL) & - permitting in vaccum

Drive current enhanced with HKM4 with higher gate capacitance resulting from higher permitivity of high k dielectric so over SiOz, along with & Beating of Tinv. Thanks to meter gate.

Gate First -> (MIRS - Metal Inserted Poly-si) Infortemp

pro: conventional process flow.
cons: Thermal budget, complex vi tunning, mobility , sociablity at thin EOT.


Gate Last - (RMG - Replacement Metal Gate) with the some of pro-thermal budget higher strough from embedded

cons - complexity, cost, more restricted design rules.

ran ch for mo

Shr

ocal 110



1. standard horsish.

process through

source - Drain JA

tornation, but

including atomic

including atomic

including atomic

including atomic


including atomic

night - delectric

2. Spacer pinos


2. Deposit & pianorize oxide layer

remove, poly si by selective exching



sacrificial soly si gate

4.



Deposit seperate NMOS & PMOS NF metal layers.

NMOS PMOS substrate 4 - Deposit Al Fill metal, planarise surface. Completely fill gate materail. then apply CMP- chemicaly Mechanical polishing.

corroct to a gad metal 1206 Metal 8 Twinweu implants. p- silican cubstrates