1. Please explain the term "equivalent scaling" Equivalent scaling refers to 3-dimensional device structure improvements plus other non-geometrical process techniques and new materials that affect the electrical performance of chip. 2. Please name three equivalent scaling measures applied in the interconnection system of Ics 2. Electro static contro 1 3. Channel material. 3. Name three important trends in c Mos technology.

1) Production of many identical devices circuits chips by one process

Sost 2) Characteristic quantities:
- wafer diameter -) Die Size -) Number of transistors per die 3. New and improved products

-) Require continued increase of degree of Integration -) Scaling down -> Increase of die size

4.	Define the term "3D integration. What is the motivation
	to use (or the potential of using) 30 integration technology?
-)	30-integration implies any stacking of integrated devices
	(ICs, MEMS) and their vertical mechanical and electrical constants.
	Connection. In order to
	> Increased entegration density > Increased performance
	> Increased performance
	 More functionality Reduced power consumption Minimum volume and weight
	> Reduced power consumption
	-> Minimum volume and weight
	-) Mixed technologies; 30 Soc
	Please name the components of a copper plating bath
	for Electrochemical deposition and their meaning function
	tor Electrochemical deposition and modern ECD (electrochemical Which types of anodes can be used in ECD (electrochemical deposition)
	Λ -
	Basic components: chemical Basis Component Component Component Copper Sulfate Metal salt Metal salt increase in conductivity Acid
	1 11 to de deposition
	Additives -> weak inhabitation of operation of the additives -> Necessary for operation of other additives
	Chlorine Halogen
	Carrier (suppressor) Polyether -> Inhibition of deposit Brightener (accelerators) Organic sulfur compand -> Acceleration of deposition Bright deposits
	Bright deposits
	Leveler Osganic Nitrogen -> Strong inhabitation of deposition Compound Smooth surfaces
	Compound Smooth surfaces strong grain refiner
	Strong Jumi

- -> Soluble copper anode (Provides cupric ions)
- -) non soluble inext anode (ions are added from external source)
- 8. Please name the goals of ion implatintation. In which process modules ion implantation is applied in the cmos technology? Describe the chanelling effect and give potential measures to prevent this effect.

- -> Modification of material properties -> Stoichiometric implantation

Mell formation

Channelling effect: Ions here lose considerably less energy if they travel through the crystal along low-index

directions.

Prevention: > Inclination of ion beam against the surface normal of the water

- -> Amorphous cover layers -> Pre-amprophisation


9. What are the objectives of post-annealing after ion implantation? Name the methods/processes of annealing applied in different technology nodes and south them by the extent of booadening of dopant profiles due to diffusion strating with the lowest dopant broadening! Objectives: . High degree of dopant activation · Achievement of superior crystal properties. Broadening of profiles during process time Process time Process temp Method af T= 100°C 1 Llm (1000s) min, h 900 - Ito 0 Furnace 0.1 µm (105) S Rapid thermal 1000-1250 0.0 lum (0.01s) m S

bus 1100 - 1400 10. Draw a schematic cross-section of RF sputtening tool and name/mark the different parts. Please draw the electrical potential versus 2-axis of the reactor

1000 -1300

Flash lamp

< 0.01 Lm (0.015)



11. Please define term step coverage by a schematic and the respective equation for calculation.

Please name three approaches for advanced sputtering techniques to improve the step coverage of sputtering process and briefly describe, how the improvement is acheived

Step coverage: The ratio of thickness of film along the walls of a step to the thickness of the film at the bottom of a step - DEG A

Advanced tech

> ionised metal deposition

> Collimated sputtering

> long throw sputtering

- 12. Please name the process steps in the technology flow of a through silicon/ Hole via fabrication and front side metallization.
- > Shallow trench isolation
- > Twin well Pmplants
- -> Grate Structure
- > lightly doped drain Implants
- -> Sidewall spacer
- -> Source | Drain implants
- -> Contact Formation
- -> local interconnect
- > Via-1/metal-1 formation
-) 11 2 / 11 2
- » " 3 | " 3 *"*
- -> Bond pad metal & passivation
- -> parametric testing
- 13. Which two basic metallization process Sequences do exist for fabrication of the interconnect system? Name the conductor materials used in each of them for the Via and line, respectively