2 Microelectronics Technology

2.1 Definitions

Microelectronics

- The design, manufacture, and use of microchips and microcircuits [Oxford Dictionary].

- The technology for development and fabrication of electronic systems consisting of devices whose operation is based on the movement and storage of electrical charges.

- Comprises not only integrated semiconductor circuits, but also solid state devices having other modes of operation and their application in complex systems.

Microelectronics, Microsystems Technology (µOptics, µMechanics)
→ Microtechnologies

Interaction of materials, processes, equipment, technology

Status: 01.04. 2014

Scope of microelectronic products:

Memories	Processors	ASIC's	Power electronics	Microsystems

Innovations:

Technology driver	Architecture & design evolution	Algorithms	New technologies, Power engineering	Microtechnologies, special developments

Goals: μE ⟶ Scaling down
Decrease of all characteristic dimensions and structures
(e. g. channel length of MOS transistors)
More Moore

μST ⟶ Systems (sensor, actuator) & combination with µE
(see special lecture courses)
More than Moore

This lecture deals with processes and technologies which are applied in Micro and Nanoelectronics or have future application potential.

μE = Microelectronics μST = Microsystems technology

More than Moore: Diversification

Analog/RF | Passives | HV Power | Sensors Actuators | Biochips

More Moore: Miniaturization

Baseline CMOS: CPU, Memory, Logic

130nm
90nm
65nm
45nm
32nm
22nm
...
V

Interacting with people and environment

Non-digital content System-in-package (SiP)

Information Processing

Digital content System-on-chip (SoC)

Combining SoC and SiP: Higher Value Systems

Beyond CMOS

The combined need for digital and non-digital functionalities in an integrated system is translated as a dual trend in the International Technology Roadmap for Semiconductors: miniaturization of the digital functions ("More Moore") and functional diversification ("More-than-Moore").


Terms

Basic process steps (BPS)
- indivisible step in the process flow
- characterized by physical / chemical parameters (temperature, pressure, gas composition...)
- e.g. special diffusion step (pre-deposition), implantation step, special cleaning step (rinsing)

Technology: $\sum$ **BPS**

Parameter: Special parameter determining device properties
example: Dopant concentration → resistance, depth of p-n-junction

N_D [cm^{-3}]

10^{19}

10^{14}

N(x)

N_b

x [µm]   **Doping profile N(x)**

0   x_j

Equipment: Tools for a specific process step
(e.g. implanter, PVD cluster tool, ...)

2.2 Processes / Basic Technologies

Process
- consists of one ore more BPS
- carried out by using of specific tools (equipment)
- standardized component of a technology
- results in achievement of a specific property
- e.g. doping (pre-deposition, drive in),
  photolithography (deposition of resist, exposure, development, ...)

Process technology
- physical, chemical and other mechanism/principle of the process
- technical realization using specific equipment
- process integration issues

Basic technology
Sum of processes (or BPS) to be performed for the fabrication of a specific product, e.g. CMOS, BICMOS, Bipolar, ...

Important:
Technology is characterized by the number of devices per chip and the critical (minimum) dimension of the device structure

Microelectronics:
- Silicon-based: Si wafer as the basic material,
  Trend: wafer diameter increases (200 mm→ 300 mm → 450 mm)
- Other semiconductor materials (e.g. GaAs, SiC) with smaller wafer size (100, 150 mm)

Figure 7-1. Lifecycles of Different Wafer Sizes

Source: VLSI Research, SEMATECH, I300I   22624

Overall Process

Phase 1: *Preparation*   crystal pulling

mechanical treatment (diameter)

wafer fabrication: sawing, lapping, polishing

Phase 2: *Wafer processing* $\sum$ Basic process steps (BPS)

f(product,

basic technology)

        BPS 1

        BPS 2

        ...incl. repetition   (see lecture "Technologies for Micro and Nano Systems" and section 3.1 ... 3.9)

- BPS/processes often summarized in <u>process modules</u> (see chapter 5.1)

e.g. **CMOS:**

        testing

Phase 3: *Packaging*   die separation

mounting

bonding

encapsulation

2.3 Devices

MOS Transistor:

MOSFET: Metal-Oxide-Semiconductor Field Effect Transistor
        Basic device of MOS/CMOS Technology

Depletion mode

→ Channel already exists at zero gate voltage. Control by depletion of majority carriers.

Enhancement mode

→ Self-blocking at zero gate voltage. Channel emerges due to enhancement of minority carriers until inversion.

n-Channel Enhancement:

$V_G = 0 \rightarrow$ no channel, $n^+ p\ n^+$- structure blocked
$ \rightarrow$ only leakage current
$V_G > 0 \rightarrow$ n-conducting channel formed by influence
$ \rightarrow$ current from source to drain possible

Remark: Fabrication is difficult because a channel can be formed already at $V_G = 0$
           due to the positive charges in the oxide and the contact potential.
           $\rightarrow$ Problem can be solved by supplementary corrective doping

(p-Channel enhancement accordingly: Enhancement for $V_G < 0$ and no technological problems because n-Si is used as the substrate and additional negative charges are generated in the channel by influence due to positive oxide charges)

n-Channel Depletion:

$\rightarrow$ P(hosphorous) doping (by ion implantation) in the channel range $\rightarrow$ n channel exists at $V_G = 0$

$V_G = 0 \rightarrow$ current, transistor is "on"
$V_G < 0 \rightarrow$ decrease of current

(p-channel depletion accordingly, depletion for $V_G > 0$)


CMOS Inverter

CMOS:

$V_{IN} < V_{th}$ (threshold voltage):
T1 (n channel) is blocked
(i.e. n channel enhancement mode)
$V_{OUT} = V_{DD}$ because T2 (p channel)
is conducting.
Reason: Negative voltage between gate and
source (as long as $V_{IN} < V_{DD}$) controls T2

$V_{IN} > V_{th}$:
T1 conducting,
V_{OUT} decreases with increasing V_{IN}
T2 operates in the active mode,
$V_G = V_{DD} - V_{OUT} + V_{Th}$

Technology:
• Gate (channel) length L determines switching behavior
• Gate dielectric thickness (100…< 10 nm) determines transconductance of the transistor
• Metallization critical for shallow p-n junctions
• Isolation by SiO_2 (local oxidation of Si = LOCOS <u>or</u> shallow trench isolation = STI)
• Passivation: Phosphorus Silicate Glass =PSG (getters mobile impurities)
• Na (sodium) ions are harmful (mobile ion impurities) - degrading device characteristics
• Metallization: Al, AlSi, AlSiCu, AlCu, **Cu**

CMOS Structure - Technological realization

Cross section of a CMOS structure

Source: B. Hoppe, Mikroelektronik, p. 287

Fabrication see chapter 5.1

Source: TU Vienna

Resistor:

Very high-resistance n-doped epitaxial layer → The low-resistance p doped layer (red) is formed by boron implantation and used as a resistor after contact formation.

$$R = \rho \cdot \frac{L}{x_j \cdot W}$$

Capacitor:

$$C = \varepsilon_0\, \varepsilon_r \cdot \frac{A}{d_{SiO_2}} = \varepsilon_0\, \varepsilon_r \cdot \frac{L \cdot W}{d_{SiO_2}}$$

L, W = length, width of the area where the electrodes do overlap
d_{SiO_2} = thickness of SiO_2

MOS capacitor

2.4 Development Trends

• Production of many identical devices / circuits / chips by one process → cost !

• **Characteristic quantities:**
  - Wafer diameter (now: 300 mm)
  - Die size ca. 100 - 200 mm²
  - Number of transistors per die (degree of integration)
  - Yield

• Main feature: **New and improved products (performance, reliability)**
  - Require the continued increase of degree of integration
→ scaling down (miniaturization of devices, decrease of lateral dimensions and layer thicknesses)
  - Increase of die size

  Goal: equal or higher yield than in previous technology node

• **Trend:**

Year	Era	critical dimension	degree of integration
1968 ... 1972	MSI (Medium Scale Integration)	> 6 µm	~ 10^2
1972 ... 1981	LSI (Large Scale Integration)	2.5 ... 6 µm	~ 10^3
1981 ... 1989	VLSI (Very Large Scale Integration)	2.5 ... 1 µm	~ 10^5
since 1990	**ULSI** (Ultra Large Scale Integration)	< 1 µm	
since 2000		< 100 nm	$\geq 10^8$

Scaling ("More Moore")

- *Geometrical (constant field) Scaling* refers to the continued shrinking of horizontal and vertical physical feature sizes of the on-chip logic and memory storage functions in order to improve density (cost per function reduction) and performance (speed, power) and reliability values to the applications and end customers.

- *Equivalent Scaling* (occurs in conjunction with, and also enables, continued geometrical scaling) refers to 3-dimensional device structure ("Design Factor") improvements plus other non-geometrical process techniques and new materials that affect the electrical performance of the chip.

- *Design Equivalent Scaling* (occurs in conjunction with equivalent scaling and continued geometric scaling) refers to design technologies that enable high performance, low power, high reliability, low cost, and high design productivity.

  o "Examples (not exhaustive) are: Design for variability; low power design (sleep modes, hibernation, clock gating, multi-Vdd, etc.); and homogeneous and heterogeneous multicore SOC architectures."

  o Addresses the need for quantifiable, specific Design Technologies that address the power and performance tradeoffs associated with meeting "More Moore" functionality needs, and may also drive "More Moore" architectural functionality as part of the solution to power and performance needs.

Trends

	Al gate PMOS	Si gate NMOS				Si gate CMOS				SGT	HKMG
	1969	1972	1975	1978	1981	1984	1987	1990	2000	**2006**	**2009**
t_{Ox} [nm]	150	120	110	70	50	40	25	20	4...7	1…2*	< 1*
L_{eff} [µm]	10	6	5	3	2	1,6	1	0,8	0.15	0.06	<0.03
x_j [µm]	2	1	0.8	0.5	0.4	0.35	0.3	0.25	0.10	0.03	<0.02
Masks	5	5	6	7...10	7...10	8...12	10...15	12...18	<18	<25	~28
Diameter of Si wafer [inch]	2	2	3	4	4	5	6	6 ...	200mm	300mm	300mm

L_{eff} = effective channel (gate) length   * EOT: equivalent oxide thickness

Moore's law: **Degree of integration** $I = 10^{0.2 (year - 1970) + 2.75}$

(I is doubled every 1.5 ... 2 years)

Murphy: **Reduction of costs per device**

$$K_{EE} = K_0 \cdot 10^{0.2 (year - 1970) - 1.8}$$

Microprocessor Transistor Counts 1971-2011 & Moore's Law

"The number of transistors incorporated in a chip will approximately double every 24 months."--Gordon Moore, Intel co-founder

---

Definition of Pitches

DRAM ½ Pitch
= DRAM Metal Pitch/2
MPU/ASIC M1 ½ Pitch
= MPU/ASIC M1 Pitch/2

Metal Pitch

Typical DRAM/MPU/ASIC
Stagger-contacted Metal Bit Line

FLASH Poly Silicon ½ Pitch
= Flash Poly Pitch/2

**Poly Pitch**

8-16 Lines

Typical flash
Un-contacted Poly

DRAM and Flash Memory Half Pitch Trends (2009 ITRS)

2009 ITRS - Technology Trends

Legend:
- ■ 2009 ITRS Flash ½ Pitch (nm) (un-contacted Poly) - [2-yr cycle to 2010; then 3-yr cycle]
- △ 2009 ITRS DRAM ½ Pitch (nm) (contacted) [2.5yr cycle '00-'10, then 3-yr cycle]

16nm

Near-Term — Long-Term

Year of Production

2009 ITRS: 2009-2024

Advanced Integrated Circuit Technology

MPU/high-performance ASIC Half Pitch and Gate Length Trends (2009 ITRS)

2009 ITRS - Technology Trends

Legend:
- ✳ 2009 ITRS MPU/ASIC Metal 1 (M1) ½ Pitch (nm) [historical trailing at 2-yr cycle; extended to 2013; then 3-yr cycle]
- ✚ 2009 ITRS MPU Printed Gate Length (GLpr) (nm) [3-yr cycle from 2011/35.3nm]
- ■ 2009 ITRS MPU Physical Gate Length (nm) [begin 3.8-yr cycle from 2009/29.0nm]

16nm

Near-Term — Long-Term

Year of Production

2009 ITRS: 2009-2024

Advanced Integrated Circuit Technology

"Equivalent Scaling" Process Technologies Timing compared to ORTC MPU/high-performance ASIC Half Pitch and Gate Length Trends and Timing (2009 ITRS)

| 2009 ITWG Table Timing: | 2007 | 2010 | 2013 | 2016 | 2019] |

SOI: silicon on insulator (PD: partially depleted; FD: fully depleted)   co: company
ORTC: Overall Roadmap Technology Characteristics   MuG: Multiple gate

---

Trends: ITRS 2005 for DRAM´s

	1995	2001	2005	2006	2008	2010	2013
DRAM ½ pitch	350 nm	180 nm	80 nm	70 nm	57 nm	45 nm	32 nm
Gate length		100 nm	32 nm	28 nm	22 nm	18 nm	13 nm
Memory	64 Mb	1 Gb	2 Gb	2 Gb	4 Gb	4 Gb	8 Gb
Cell size			$0.051\mu m^2$	$0.039\mu m^2$	$0.026\mu m^2$	$0.016\mu m^2$	$0.008\mu m^2$
Effective oxide thickness			4.4 nm	4.3 nm	2.8 nm	2.0 nm	1.4 nm
Trench depth at 35 fF			$6.2\mu m$	$6.8\mu m$	$6.7\mu m$	$6.1\mu m$	$6.0\mu m$
Aspect ratio depth / width			60	75	90	105	145
Capacitor (bottle-shaped trench)	Poly Si / ONO / Si	Poly Si /NO / Si	Poly Si / high-k/Si	Poly Si / high-k/Si	Metal / high-k/Si	Metal / high-k / Si or Metall	Metal / high-k / Metal

DRAM: ½ pitch = Technology Node   ONO & NO: oxynitride   higk-k: metal oxides, e.g. LaO_2 / HfO_2

Microelectronics Development

| | 1971 | 2001 | 2007e |

2003

0.10 Micron
(100nm)
Linewidth

Nanochip / Nanoelectronics Era started

Nanoelectronics road to 2015   More Moore

90nm Node 2003
(Production)
50nm Length (Production)

65nm Node 2005
(Production)
30nm
30nm Length (Development)

45nm Node 2007
40nm
(Production)
20nm Length (Development)

32nm Node 2009
25 nm
15nm
(Development)
15nm Length (Research)

22nm Node 2011
$L_G = 10nm$
10nm Length (Research)

2015-2019 Research

III-V Device Prototype (Research)
Epi III-V

C-nanotube Prototype (Research)

5nm
Nanowire Prototype (Research)

Uniaxial Strain

SiGe S/D PMOS

1.2nm Ultra-thin SiO2

High-K & Metal-Gate Options

Non-planar Tri-Gate Architecture Option

Source: A. Ionescu, European NanoDay 2007

After traditional scaling (CMOS)

No general replacement for CMOS (yet?) !

Classical and non-classical CMOS

- high-k & metal gate
- transport enhanced

Strained Si, Ge, SiGe
buried oxide
isolation
Silicon Substrate

- multi-gate, UTB

front gate
S   D
Back gate
"Ideal" DG MOSFET

- metallic S/D

- ballistic

HYBRID CMOS-NANO

QCA

Input A
Input B
Input C
Output

RTD   RSFQ

Spintronics

SET
Gate
Source   Drain
tunneling   conductive
junctions   island

B
Anti Ferromagnet
Ferromagnet
Ru
Ferromagnet
Tunneling Barrier
Ferromagnet
Substrate
ΔR/R ~20%-50%
saturation field
10-30 Oe

2 0 1 5

Nanowires
(semiconductor)

SiO$_x$

Nanotubes
(CNTs)

SET

Molecular

Source: A. Ionescu, European NanoDay 2007