- > 3-0 integration implies statcking of integrated deux 1 (ICS, morns) and their vortical mechanical and electrical connection. In oxder to
 - i) increase integration density
 - ii) increase performance
 - iii) more functionality
 - iv) Reduced Power consumptaion well
 - V) minimum valume and resort
 - Vi) mixed technologies: 30 soc (14)
 - 5) Please name the components of a copper plating both for election chemical deposition and their measure/function which types of amodes can be used in election chemical deposition

paric components chemical basis meaning

copper sulphate metal stalt -> Provision of auroic


Acid > Increase in conductating supratic Acid

Additives.

chlorine - Halogery - wears inhabitation of Oderaritaion necessary for operation of other additives carrier (supposur) - Polyether - Inhibition of deposito, conformity of deposite.

Brightener (Accelerator) - organic sulpher - Acceleration of deposition bright compound deposits.

revoler - organic nitrogen - strong inhibition of debottion compound smooth swifaces Strong grain definer.



please define the town step caretage by as schematic and the signective equation for calculation Please name three approands for advanced sentering techniques to improve the step coverage of sputioning paces and brusty describe, how the improvment is actived ?


Step coverage: The adult of thickness of filling along the wally of a step to the thickness of the failm at the bottom of a step.

Advance tech.

Tionized metal deposition.

-> collimated sputtering

-> long throw sputering



11 11 11

12) Please name the process steps in the technology flow of a procupry silicon Hale was fabrication and front side metallitation > shallow towner isolotum > viait / metal-1 formation

- - -> Their well formation
- -> Gale Structure . -> lightly do ped docain implants -> bond paid metal + possivation -> parametric testing
- -> side wall spaces.
- -> sounce / Down implants
 - -> contact formation
 - -7 local intervenment

- 13) which two bounce metallitation process sequence do to exit for forbidication of interconnect systems name the of conductor materials used in even of them for the second dine, respectavely.
 - 7) compatie the defisition processes for potential conductate diffusion barriers in general (not specially for cu) by rowning their processes, their adulatingly disadvantages for each processes one example of a material and its application within the respective Process module?

Process module?		
Deposition techniques for barriery	Advantages	disadubidages
proposal variation defortion -> industrial standard: Too and Tour for cu metalization	-> Low deposition T -> spool conduct of bastier composition	-> low step coverage
cremical valent deposition -> inclustratal Standard : TIN (e.g. for W-cv0)	-> broad process control -> tright step covorage	-> Rootly wigh deposition tomp -> pointly use of toxic readounts -> Rusk of particule formation using NH3
ALD Action focus: different material (Tin, wich, Tain) and others)	-> Potential of 1007 Step constage -> very thin classed layer	-> wuclation strongly defends on surface state
cotalytic Plateria - suse as carp layer: cowp for better interfaction culcul electromiquetion life turne	-> selective -> self aligned -> no textured step	cu and ILD surface - Activation Step of Cu surface to improve adulthic rations.

what are requirements for conductive diffusion bassoies in a interconnects?

- (1) attaction, but neverthless very stable
 - 1) thigh density I no or stuffed diffusion Portry
 - ii) low defed level
 - iii) thermo dynamically stoble
 - (2) Grood addition to under ground and cy
 - 3) LOW SHIELD
 - 4) low resistanty 2(1000 -- 300) LL St cm.
 - for the four browing metalization process sequence do exist for the four materials and in each of them for want the line respectivity

Subtractive wia line

Dual Damascone Cu cu

The process flow of the process module snallow trench isolation - STI formation by naming the basic process steps for its realization I enhance this by details of the processes and materials like in these basic process steps (gp) broken of the cross staudure in those different stages of this process module to his hold the security sequence I please materials are fallows accordingly process module!

i) STI TOOMEN

ii) STI oxide Fill

iii) STI Formation.

- soluble copper anode (proudes cuptuc ions).
- non soluble mer ande (ions are added from external
- 8) Please name the goals of ion implantation in which processes modules ion implantation is applied in the omos technology) Describe the chammeling effect and give the Actentical measures to prevent those effect (4)

2

Goods - Doping

- -> modification of material properties
- -> Staticnometric implantation

Process modules (3) unifoliate source drain formation, local dopod drain chemistermotion, well formation, crannel stopper, sileaider into annews, DOPINGO + POLYSI, BIPULOO, BOSK formation Emultantermotion,

channeling effect: ions lose considerably less energy if they towel though the cogstal along low index directions TO prevent:

- -> Inclination of ion beam against the swiface normal of the worfer
 - -> Amos Phous cover layers.
- -> pre-amorphisation
- 9) what are the objectives of post-arrealing after ion implandation (2) Name the methods/ processes of anneling supplied in different technology nodes and sort them by the extent of booodering of dopant profiles due to diffusion starting with lowest dopant broadening ? (5)


be what one the benefits of selicon on insulator termology relative to conventional solican technology) what does full deploted SOI (FD-SOI) tenentalogy mount please draw a scrematic cooks-section of toursextor with Planer FD-SOI device Staudice ?

lower parasitic capacutaine due to isolation from the bulk benefits. silicon, which improves Rower consumption at material

-> Resistance to laterup due to complete isolation of n and p-well structure.

SOI fally defleted Si transitions:

-> At 20 mm Planor FD technology allows several methody for setting threshold voltage VT, including engine eving the gate Stack work function, training the gate length and other process exigneeoing termiques. 28 FD SOI technology is capable of offering 3 UTI3 (HVT, RVT, LVT), as in readminal balk cros teamologies.



8) b) unitedate technologies:

Source I ditam formation.

Law dolled obtain

crowned formation

well formation

crowned Stopper

Sidewide

interiorment

Poping of Pelysi

Birder technologies.

Base formation

Emitter formation


- At 20 mm node, shoot crannel effect and random dopent
 - -> An extremly altourative solution is planer, altow thin body fully-depleted SOI transistor
 - orabling.
 - an undored channel material
 - -> dozatically acting shoot crannel effects.
 - -> climinate ROF issues
 - -> excibiting excellent threshold voltage

planer FD technology allows several methods for setting threshold VT, including engineering the gate struck according function trainming the gate longth and other pracess engineering techniques


28 FOSOI technology is collable of affecting 3 VT13 as in traditional bulk ones technology

step coverage

The vatio of thinkness of a film along the walls of a step to the thinness of the failm at the bottom of a Step



A sepect rodaio : H/D Step rovocas : 62/to




Advanced to changing.

(i) ionized metal deposition

ii) long throw spettering

iii) collimated skuttering




long twoom sputter & calcinate as ionized mobil defluvition

The good is to coat night ase fect tradicio pettown more uniformuly by more directional sputtering with noticed arrival angle distribution

Target substrate Standood. TOUTOUL SUBGREY


Long toough.




Spettering

STI -> shallow trenen isolation.

- -> silicon substrate is pt, in orders to create a conductive ground Plane which enables extrablishes the offend toro reference
- Do A thin P layer (1) is epitanially grown on top to reduce confacitance and also prevent cross-talk laten-up.
- Do A thin Sioz layer (Rad oxide, Isnm) 4 thormally grown to protect outside others from executive durange during ion implantation and to control the depth distribution of doesn't
 - 3> upon the Sioz, a Jayer Siz Nu is de Poskted by 2PCVO typically ammoria and dichibitosilane are introduced at medium temp (750°C) and layer is about 150 mm is formed. Sig Nu is a highly quality mosking material incose of protogerat tails during trench etch. The toerch etch step is highly Step is nightly energetic, and Siz Ny Jayer protect the along whose the devices will be formed. Further more signy larger used laters as a comp stop.
 - (1) photo revisit is defosited and patterined (1) (1st mask)
 - (5) The Plasma etching uses high intensity RF to ionize either flowing or chloring based gases. The Force ions deads with the exployed SigNH. Sioz and silicon footing gaseous reaction products





Biroloo technology.

1) insulating frame - disables parasitic coordants by pn-isolation -> Potastic effects Components

-> corractions (Willarge - dependent)

-> boorier saturation current = seawage current

-> voltage dependent stretoning of RLZ

-> branktwough


corporations at Pn transituons:

- diffusion cooperates -> injection of minorities -> flow
- > depletion layer calwaity > solid marge of atomic arry
- -> place capacitos model.

collimated significants:


-Dinyout as plate alith high affect Catalo

=> sputton at low pressure, mean




path is long enough that few collisions accord bow collimater and wayer.


- > species with velocities nearly 1 to waster surface togs through the rales.
- -> Reduced deposit rate contineously



STI oxide full:

- 1) Footmation of about 15 mm line to oxide in the tornich by dozy thermal oxidation at medium termonature (75%) to improve the interface bus silicon and toonich evo oxide
- 2) New as thick layer of CVD oxide, is deposited, this layer will act primary as a full to the isolation tremones and similar to the "field oxide" in former LOCOS processes







STI formation:

- 1) Trench oxide Pullish to Nithodo alos as comp stop layer.
- 2) Deroxification of STI oxide at 900°C
- 3) Nuttide strip in not (150 to 2008) phas pheroic again (45 Poly) Solution (high scheduling to school oxide)

Planetatation by chemical mechanical Additions





Design Tale chec (DRC)

-> The deplace of geometric figure of single main levels can be arrived in different was

- 1) Bit map depiction
 - -> all masks levels are school
 - every grid point standy for one bit.
 - geometric fig bit 4 "
- 2) disassembling into occangles:
 - -> addressing of corners for every geometric fuguing
- 3) peaintion of geometric figures as polygons
- 4) peraptuon of edges

3 Topological perion rales.

- influencial factors:

- 1) Depth resolution curouslength, smaller structure dimon
- 2) mark transitions between toansparent topaque. => Phase Shift-Mait)
- 3) Photo seriet.
 - -7 over and under exposure
 - -> diffused light.
- H) development of Photo result.
- 5) image transfer to resist mask with sisky 7) selective oxidation masking 6) Suspetting
 - Junder o cultury -> under diffusion

- 1) Please explain toom equivalent sailing" (DD)
- enables, continued geometrical scaling) refers to 3-0 device structure ("Design Boctor") improvement plus other non-geometrical processes technique and new materials that effect the electrical performance of chip. CS HKMG, ESC
- 2) please name three equivalent scaling treasactes applied in intervament system of Icis? (3)
 - A) 1) Grate Speck
 - 2) Electro Statoic control
 - 3) charmel motorial
 - 3) Norme three important frends in cross technology?
 - A) i) production of many identical devices/ accounts/ chips by one process -> cost
 - ii) crossaucteropaic quantitaies:
 - a) wonfor diameter -> Geometrical scaling
 - b) die site >> degree of Integration
 - d) no of transition per die -> purformance incress
 - d) yield increase of die size
 - iii) New & improved products cost reduces for function
 - -> Require contineused increase of degree of interstation
 - -> scaling down
 - -> Intereases of diesize