

① → Define Basic Process steps, Process, process technology & basic technology?

Ans :- Basic Process Steps:-

- Indivisible steps in a process flow
- characterised by physical / chemical parameters  
(temp, pressure, gas composition)
- ex:- Special diffusion step (Pre-deposition, implantation step, special cleaning step (Rinsing))

Process:-

- consists of one or more BPS.
- carried out by using specific tools.
- Standardize component of technology (SCT)
- Results in the achievement of specific property of action.
- ex:- Doping, photolithography etc.

Basic technology:-

- Sum of processes or BPS to be performed for the fabrication of a specific product.
- ex:- Bi-CMOS, SBC, SGT etc.

Process technology:-

- Physical, chemical & other mechanism of the process
- technical realization of using specific equipment
- process integration issues.



② Name four Basic MOS transistor types!

Ans:- → NMOS enhancement → PMOS enhancement  
→ NMOS depletion → PMOS depletion.

③ Name important trends in CMOS technology!

Ans:- → Geometrical scaling  
→ Integration degree  
→ Performance increase  
→ Increase of die size  
→ Cost decrease per function.

} → three imp → wafer size increase  
→ single wafer process instead of batch  
→ cluster tool instead of single chamber tool

④ Explain terms "Geometrical scaling" & "equivalent scaling".

Give two examples for equivalent scaling!

Ans:- Geometrical scaling:- (Constant field scaling)

It refers to the continued shrinking of horizontal & vertical physical feature sizes of the on-chip logic and memory storage functions in order to improve density (cost per function reduction) & performance (speed, power) & reliability values to the applications & end customers.

Equivalent scaling:- (occurs in conjunction with, & also enables continued geometrical scaling)

It refers to 3-D device structure (design factor) improvements plus other non-geometrical process techniques & new materials that affect the electrical performance of the chip.

Ex:- Cu / Low-K, HKMG, electrostatic control (SOI), new channel materials, strain engineering / stressors.



⑤ Explain the terms "front end" & "Back end".

Ans:- Front end - wafer level fabrication process.  
Back end - packaging.

⑥ Explain meaning of Moore's law.

Ans:- Moore's law states that the no. of transistors will be doubled on an IC approximately every two years.

⑦ Name five basic process steps of CMOS technology.

Ans:-

- Oxidation formation of  $\text{SiO}_2$  layer on Si wafer surface
- Diffusion movement of impurity atoms at surface to bulk
- Ion Implantation Accelerating ions within semiconductor
- Deposition Layering films of various materials on wafer.
- Etching. removal of unwanted extra material.

⑧ What is the motivation to use lower-K dielectrics as insulators in on-chip interconnects systems instead of  $\text{SiO}_2$  for high performance CMOS technology? Which low-K dielectrics have been used so far & what are their values?

Ans:- Low-K dielectrics are used as insulators to decrease the parasitic C i.e., crosstalk and signal delay.

- $\text{SiOF}$  ( $K \sim 3.4 - 3.6$ )
- $\text{SiCOH}$  ( $K \sim 2.6 - 3.0$ )
- p-SiCOH ( $K \leq 2.6$  or)  $K = 2.0 - 2.6$ )



# ⑨ Gas Vs ~~pho~~ liquid phase deposition process:

## Gas Phase deposition process

### CVD - chemical vapour deposition:-

<u>Materials</u>	<u>Application</u>	<u>Process Module</u>
• Poly Si	→ Gate	→ Gate Structure
• SiO <sub>2</sub> , low-K dielectric	→ STI, Local Interconnect	→ Vias/Metalx
• High K-dielectric	→ Gate	→ Gate formation
• W	→ local Interconnect	→ Vx(Al)

### Epitaxy :-

- Si → CMOS p-level → STI
- GaAs, GaN → optical devices → STI

### ALD :-

- HfO<sub>x</sub> → HKMG<sub>1</sub> → Gate Structure
- Cu (Seed layer) → CuDD → Vx/Mx
- Al<sub>2</sub>O<sub>3</sub> → Gate electrode → Vx/Mx (Cu)

### Sputtering (PVD):-

- TaN, Ta → Cu Dual Damascene → Vx/Mx
- Cu (Seed layer) → CuDD → Vx/Mx
- Co, Ni, NiPt, Ti → Source/Drain contacts → Contact formation
- Al, (Au, Ag, Pt) → Interconnect → Mx system

## Liquid phase deposition process

### Spin on:-

- Photoresist → lithography → Nearly all Vias/Metalx
- Low-K dielectric → Interconnect system → Local Interconnect
- SiO<sub>2</sub>-like (USG) → Packaging → Passivation

### Electro chemical deposition:-

- Cu → Dual damascene → Vias/Metalx
- Cu → Interconnect → Through Si Vias [TSVs]

### Electroless:-

- Cu → Interconnect → Vias/Metalx system
- NiMoP → Potentially barrier/Seed layer
- CoWP → Diffusion barrier

Circled - future ones  
Rest all - Present in production.



10) Describe the fabrication process for porous  $\text{CDO}/\text{SiCOH}$  films (type of process, precursors, post-treatment). How is the porosity in the film created? What is the role of the post-treatment, which film properties are effected?

Ans:-

→ Fabrication Process for porous  $\text{CDO}/\text{SiCOH}$  films:-

Type of process:- PECVD - Plasma enhanced chemical vapour deposition.

Precursors:- organosilane (ex:- TMS) + porogen.


Post treatment:- UV cure / UV thermal processing.

→ Porogen is embedded in  $\text{SiCOH}$  matrix and evaporated during thermal (or) UV assisted anneal.

→ Post-treatment is used for porogen removal and cross linking. Film properties which are effected are Mechanical stability (E, H) & porosity/density (Optical-R.I)

11) Basic Mechanism of sputtering process - How does the film deposition process work? Schematic cross-section of conventional sputtering chamber (RF (or) DC magnetron) Name the modern sputtering principles to coat contact & via holes with high aspect ratio.


Ans:- Sputtering is a process to deposit thin film on a Substrate where the atoms are ejected from a solid target material due to bombardment of the target by energetic particles.







- Ions are generated & directed at a target
- Ions sputter target atoms
- The ejected atoms are transported to the substrate
- atoms condense & form a thin film.

### RF Sputtering:-



### DC Magnetron Sputtering:-



### Modern Principles:-

- Ionized metal deposition.
- Collimated sputtering.
- Long throw sputtering.



(12) which kind of lithography is used in 32/28 nm technology nodes? using the equation for minimum printable feature size  $I_{min}$ . Discuss how  $I_{min}$  can be reduced and thus even sub-exposure wavelength feature sizes can be achieved. Name three resolution enhancement techniques.

Ans:-

→ 193 nm immersion lithography is used in 32/28 nm technology nodes.

$$\rightarrow I_{min} = \frac{K_1 \times \lambda}{NA}$$

$K_1 = \text{Rayleigh limit}$

where  $\lambda$  - wavelength, NA - Numerical aperture.

$I_{min}$  can be reduced by decreasing wavelength &  $K_1$  and increasing Numerical aperture.

→ Three resolution enhancement techniques:-

optical proximity correction (OPC)

off-axis illumination (OAI)

Phase shift masks (PSM)

Double exposure/Double patterning (DA)

< 28 nm

→ EUV

→ IPL

→ E P

(13) Name at least two processes for dry photo resist removal.

Ans:-

→ Plasma stripping (in barrel reactors)

→ downstream stripping

→ plasma free (ozone & UV) stripping.



(14) what is the advantage of using so called cluster tools in semiconductor process? Give an example for an integrated process flow performed in a cluster tool and draw a schematic of this cluster tool without remote components like pumps, heat exchangers etc.


Ans:-

→ Advantages of cluster tools:-

- Short Cycle times
- Fast process development
- Higher yield efficiency
- Less risk of contamination.

→ Ex:- Pre clean - TiN CVD - W CVD

→ Schematic of cluster tool:-



(5) Name the process modules of conventional (Si gate, Si but CMOS technology front-end process flow in the right sequence

- is:-
- 1) Shallow trench isolation
  - 2) Twin-well implants
  - 3) Gate structure
  - 4) Lightly doped drain implants
  - 5) Sidewall spacer
  - 6) Source / Drain implants



- 7) Contact formation
- 8) Local interconnect
- 9) Interlayer Di-electric to via-1
- 10) first metal layer
- 11) Second ILD to via-2
- 12) Second metal layer to via-3
- 13) Metal-3 to pad etch
- 14) Parametric testing.

⑩ Describe the process flow of the process module "Contact-formation" by naming the basic process steps for its realization. Enhance this by detailing process parameters and additional explanations for these basic process steps, if presented in the lecture? Draw the cross-section of CMOS structure in the different stages of this process module to visualise the sequence.


Remark ①:- You may group two or more basic process steps in one picture as far as they are clearly identified

②:- once you have draw the detail CMOS base structure cross-section in 1<sup>st</sup> figure, you may use a simplified base structures in your drawings for the next steps.

Ans:- Process flow:-

- Removal of oxide from S/D and polygate
- Sputtering metal with argon
- Anneal to form  $\text{TiSi}_2$  (RTP<sub>1</sub>)
- Chemical etching to remove unreacted Ti, leaving  $\text{TiSi}_2$  (selective etching)
- Anneal to form low resistivity  $\text{TiSi}_2$  (RTP<sub>2</sub>)







- 17) what is minimum motivation to use high K / metal gate (HKMG) structures instead of conventional  $\text{SiO}_2$  / polysi gate structures? Name the two technology approaches for HKMG and discuss advantages & drawback of each one!

Ans:-

→ HKMG technology promises to enable conventional scaling of the transistor as well as reduced stand by power due to reduction in gate leakage, at the device level. The performance improvement achieved by introducing HKMG is two fold. The drive current is enhanced with HKMG through higher gate capacitance, resulting from higher permittivity of high-K dielectric over  $\text{SiO}_2$  along with scaling of  $T$ . (Poly depletion suppression)

→ Two technologies for HKMG:-

- 1) Gate First MIPS (Metal inserted Poly silicon)
- 2) Gate last RMG (Replacement metal gate)

Gate first MIPS :- Adv:- Conventional process

Disadv:- High Thermal budget, complex Vt tuning, mobility, reliability at thin EOT.

Gate last RMG :- Adv:- Low Thermal budget, higher strain from embedded SiGe / S/D.


Disadv:- Complexity, cost, more restricted design rules.




- 18) Describe the process flow of the process module "HKMG gate last" by naming & briefly describing the five steps of its ~~real~~ realization. Draw the schematic crosssections of the gate structure in different stages of this process module to visualise the sequence.

Ans:-


- ① Standard Transistor process through source-drain formation but including atomic layer deposition high-K dielectric



- ② Deposit & planarize oxide layer.




- ③ Etch out sacrificial polysilicon gate.






- ④ Deposit separate NMOS & PMOS WF metal layers



- ⑤ Deposit Al fill metal, planarize surface.



- ①⑨ CVD silicon nitride is widely used in CMOS technology.

Name four applications of silicon nitride thin films including the specific function of the Si Nitride. Provide the respective process module in which this application is implemented.

Ans:-

Application	Process module
1) CMP-stop layer in STI	→ STI
2) AS etch stop layer in damascene process	→ viax/Metal x
3) Final Passivation & mechanical protective layer for IC encapsulation	→ Passivation
4) Side wall spacers in MOSFET	→ Side wall spacer
↳ To form LOD structure.	



②① Name three Resolution enhancement technique. Explain one in detail, if necessary use a schematic.

Ans:- → Optical proximity correction

→ off-axis illumination


→ phase shift masks

Phase Shift Masks (PSM)

Purpose :- → enhanced contrast → enhanced resolution  
→ improvement of process window.

Principle:- Introduction of a phase difference of  $180^\circ$  on specific parts of the mask structure.

- Phase shifter reverses the sign of the electric field.
- The light diffracted into the nominally dark region will interfere destructively.
- So PSM can help in resolving the features which may be violating the minimum spacing design rule by assigning opposite phases to the conflicting features.





- Q 21 In ion implantation process the so-called "channeling effect" can be observed under certain conditions. Please name two measures to prevent the appearance of the effect in practical application.

Ans:-

- ① Inclination of the ion-beam against the surface normal of the wafer (minimum channeling at  $7^\circ \dots 10^\circ$ )
- ② Amorphous cover layers (scattering oxide)
- ③ Pre-amorphization (Ex:-  $\text{Si}^+ \text{ in Si}$ )

- Q 22 Which two basic metallization process sequences do exist for fabrication of the interconnect system? Name the conductor materials used in each of them for the via & the line respectively.

Ans:-

→ Subtractive

Via

line

W

Al

→ Dual Damascene

Cu

Cu

- Q 23 What is the motivation to use local stress/strain generator strained silicon in CMOS transistors? Which type of strain do you need to enhance the NMOS & PMOS transistor respectively? Name two approaches for local stress generation in CMOS transistors.

Ans:-

→ Motivation:- To ~~use~~ increase mobility of holes & electrons

→ NMOS:- tensile stress

PMOS:- compressive stress

→ Approaches:- 1) Deposition of stressor films

2) SiGe S/D - PMOS

3) Biaxial strain templates.



(24) Please Name two future transistor options which allow further IC performance improvements (or) going beyond MOSFET?

Ans:-

- Multigate FIN transistor
- Tunnel transistor
- Advance channel materials (Ge transistors)

(25) What is motivation to use short duration annealing process? Please name two of these short annealing processes & provide the approximate process time (order of magnitude) & broadening of dopant concentration profiles at  $1100^{\circ}\text{C}$  due to diffusion for the above-mentioned process times!

Ans:-

Short duration  
→ Annealing process is used to control the diffusion.


<u>Method</u>	<u>Process temp in <math>^{\circ}\text{C}</math></u>	<u>Process time</u> min, h	<u>Broadening of profiles</u> 1 $\mu\text{m}$ (1000s)
→ Furnace ( $\text{N}_2, \text{H}_2$ )	900 - 1100	s	0.1 $\mu\text{m}$ (10s)
→ Rapid thermal processing	1000 - 1250	ms	0.01 $\mu\text{m}$ (0.01s)
→ Flash lamp	1000 - 1300	$\mu\text{s}$	< 0.01 $\mu\text{m}$ (0.01s)
→ Laser	1100 - 1400		



ect 26 Process flow of copper dual damascene process:-


- Ans:-
- 1) It uses two di-electric etch process  $\rightarrow$  one via etch & one trench etch
  - 2) Metal layers are deposited ~~into~~ into via holes & trenches.
  - 3) A CMP process removes copper & tantalum barrier layer.
  - 4) Leaves copper lines & plugs embedded inside the dielectric layer.

$\rightarrow$  via litho




Resist  
 $\text{Si}_3\text{N}_4$ ,  $\text{SiC}$   
 $\text{SiO}_2$  (or) low-K  
 Cu

$\rightarrow$  via etch & strip



$\rightarrow$  Trench litho





→ Trench etch & Strip-

