

## 3D-integration

→ Motivation for 3D-integration?

What is 3D-integration?

3D integration implies any stacking of integrated devices (ICs, MEMS) and their vertical Mechanical and Electrical connection.

• Motivation 3D-integration

- ① To Raise Integration Density
- ② To Increase performance
- ③ To Enhance functionality
- ④ To Reduce power Consumption
- ⑤ Minimize volume and weight
- ⑥ Mixed technologies: 3D SoC

## 3D System integration

① Stacked Packages ② Stacked chips

③ VSI (Vertical System integration)

↳ Stacking of wafers → limits of wafer-wafer stacking technology

↳ chip-to-wafer stacking


- ① Lower yield products
- ② Mixed technologies (different chip size)

Fabrication of "TSV" (Through Silicon (Hole) Via)

## CVD

Chemical vapour deposition

① Continuous process



② Less Reactive (prevent gas Phase Rxns)

③ By time we can control thickness (Thickness control)

④ uniformity control:- Homogeneous temperature (T) + Gas concentration (Partial Pressure)

⑤ Application in CMOS

⑥ Interconnect System

Horizontal lines:- Cu/Al

Vertical lines:- W, Cu

⑦ S/D/G  $\rightarrow$  silicide contact

## ALD

(Atomic layer deposition)

① Cyclic process (4-step process) (Atomic layers)

Precursor-1 Molecule



Layer-1



Precursor-2 / Reaction



$\leq 1$  Monolayer of film

growth per cycle

GPC

thickness

cycles

# cycles



② Can be Highly Reactive

③ No. of cycles controls thickness (Thickness control)

④ uniformity control:- Homogeneous density of adsorption site at the water surface (-OH groups)

⑤ Application in CMOS

⑥ High  $k$ -dielectric ( $HfO_2$ ,  $ZrO_2$ ) (Capacitor application)

(gate oxide, gate dielectric)

$\hookrightarrow$  Capacitor dielectric  $C = \epsilon_0 \epsilon_r \frac{A}{d}$

## CVD


Passivation layer  $\text{Si}_3\text{N}_4$   
 Gate electrode  
 Side wall spacer  
 Shallow trench Isolation

## ALD

Conductive  
 Diffusion-barrier  $\rightarrow$  (TiN Metal)  
 (Copper Dual Damascene)  
 W-Contacts  
 Seed layer - Cu (Copper)  
 (Metals)  
 Capacitor electrodes

## Ion - Implantation


Schematic of Ion implantation equipment?



Process Steps for doping using Ion-implantation

Process Steps


- Scattering oxide (to prevent channeling effect)
- Channeling effect  $\rightarrow$  Ions Hit Lattice planes of single crystalline  
 (can not reach the bottom of surface)





masking layers ( $\text{SiO}_2$  - STL)


(Gate oxide + poly) <sup>photoresist</sup> PR  $\rightarrow$  Masking other transistor



③ Ion Implantation

④ Annealing (dopant activation)

doping profile after Ion implantation? ⑦



dopant Activation Anneals?

- ① furnace Anneal  $\rightarrow$  (30-120) minutes
- ② Rapid Thermal Annealing (RTA)  $\rightarrow$  (10-60) Seconds
- ③ Flash Lamp Annealing (FLA)  $\rightarrow$  (milli-seconds) (ms)
- ④ Laser Annealing ( $\mu$ s)

## Lithography

Resolution limit:-  $\lambda_{\min} = K_1 \cdot \frac{\lambda}{NA}$  resolution =  $\lambda$

depth of focus  $= Z = \pm K_2 \frac{\lambda}{(NA)^2} = (DOF)$

$K_2 = \frac{1}{2}$  for Rayleigh criterion

Discuss the option for Increased Resolution (lowering minimum exposable feature size) by using eqn for  $\lambda_{\min}$ ?

$$\lambda_{\min} = K_1 \cdot \frac{\lambda}{N.A.} \rightarrow N.A. = n \sin \alpha$$

$\downarrow$   
1.4  $\rightarrow$  Immersion Lithography

- ① Reduce  $\lambda$
- ② Increase NA (Immersion Lithography)
- ③ Reduce  $K_1$  (RET-Resolution enhancement technique)


if given for certain  $\lambda = 193 \text{ nm}$ , then Need to dis wss about NA,  $K_1$

### RET (Resolution enhancement technique)

- ① Optical proximity correction (OPC)
- ② Off Axis illumination (OAI)
- ③ Phase Shift Mask (PSM)
- ④ Double exposure


Draw an Ideal Isotropic / Anisotropic etching profile?

Isotropic etching



$$r_v = r_h$$

Vertical etch Rate = Horizontal etch Rate



$$r_v \gg r_h$$


Vertical etch Rate  $\gg$  Horizontal etch Rate

$$r_h \approx 0$$

Surface Atom Density  $\{111\} > \{100\} > \{110\}$

Etching Rate is lower for more densely packed surface than on loosely packed surface.

$$R_{etch}(100) \sim 100 \times R_{etch}(111)$$




Isotropic etching  $\rightarrow$  chemical etching  
but if we have different Lattice Plane then leads to different etching profile.

$$\text{Aspect Ratio (AR)} = \frac{d}{w} = \frac{r_v}{r_h}$$

Anisotropic etching best opt for CMOS application

Isotropic etching Not best for CMOS application (MEMS-best)






Definition for etch selectivity & where it is important?

$$S_{\text{mat}} = \frac{\gamma_{\text{top material (PR mask Hard-mask)}}}{\gamma_{\text{material to be etched}}}$$

Selectivity of material

$$(\gamma_{\text{mat}} \gg \gamma_{\text{mask}})$$



Etch Selectivity is important

Etch Rate of Material > Etch Rate of under layers


$$S_{\text{etch stop}} = \frac{\gamma_{\text{mat. to etched}}}{\gamma_{\text{underlayers}}}$$

$\gamma_{\text{mat}} \gg \gamma_{\text{under}}$   
 $\uparrow$   
 ESL (Etch Stop - layer)

Name one process for (A) Physical etching (B) Chemical etching (C) mixture of Physical & Chemical


Physical etching:  $\Rightarrow$  Ion-Beam etching (IBE)  $\left[ \begin{array}{l} \text{e-beam scan} \\ \text{over surface} \end{array} \right]$   
 Sputter-etching [ Plasma ]

Anisotropic



Chemical etching: Barrel-etching  $\rightarrow$  Isotropic etching


Reactive Radicals:



(To Remove complete film stripping process)

where of physical & chemical etching  
(Reactive Ion etching) - RIE

Rotating Magnetic field  $\rightarrow$  To increase plasma density



**CMP (Chemical Mechanical polishing)**

**Definition ?**

CMP :- chemical enhanced mechanical grinding  
or

Mechanical enhanced chemical grinding  
etching

**Consumables ?**



1) Slurry :- (Liquid + Solid Nano particles)  
(Chemical Suspension Acidic Soln, Alkaline solution)

2) Pads


3) Conditioners (to get equal amount for all wafers)



# Cross section and top view of CMP tool



## (Top-view of CMP tool)



# Gas Phase / Vapor Phase Deposition Processes

## Processes

CVD  
to deposit thin films

## Materials

Metals:- W, Cu, Al

Co, Ti

## Application in CMOS

Interconnect System

Horizontal lines:- Cu, Al

Vertical lines:- W, Cu

Contacts:- W

Ti → in contacts/vias w/w-adhesion  
+ Lower Contact Resistance ( $R_c$ ) ↓

Co → Selective via fill in copper  
dual damascene

TiSi<sub>2</sub> → Silicides source-drain-gate  
metallization

Gate electrode (Local Interconnect  
- C<sub>1</sub>)

Anti Reflective Coating for doing  
lithography

dielectric STI (shallow trench)  
isolation  
gate oxide

## Process modules

formation

Vx/~~net~~

contact

formation

Gate Structure

Amorphous Silicon (a-Si)  
Insulators:-

SiO<sub>2</sub>

Poly Crystalline Silicon

## Process CVD

### Materials

Insulators:  $\text{SiO}_2$

Low  $k$  - dielectric  
 $\text{SiCOH}$

$\text{SiC}$ ,  $\text{SiN}_4$ ,  $\text{SiCN}$

Metal Nitrides

WN

TiN

TaN

### Application in CMOS

PMO - Pre metal dielectric (doped)

Side wall spaces

ILD, IMD - Inter level dielectric

Inter metal dielectric

Isolating diffusion barriers

ESL (etch stop layer)

CMP stop layer

Hard mask -  $\text{Si}_3\text{N}_4$

$\text{Si}_3\text{N}_4$  - Passivation layer

Conductive diffusion barriers

Hard mask (HM)

Linex material

Adhesion ( $\uparrow$ ) <sup>increases</sup>

Electromigration  
Resistance ( $\uparrow$ ) <sup>increases</sup>

### Process modules

Vx/Mx



# Phase / Gas phase deposition process

Process	Materials	Application in CMOS	Process modules
<u>Epitaxy</u> to make single crystalline on top	Si SiGe, GaAs, GaN	CMOS P <sup>-</sup> level Optical devices	STI STI
<u>PVD</u> (Sputtering) (Evaporation)	Metals: Al, W, Cu Ti, Co, Pt, Ni	Al → lines Cu → Seed layer for ECD Local interconnect Silicides of metal on S/D/G Self aligned silicides, Metallization formation Contact formation	Contact formation
<u>ALD</u> 2 Chemical processes sublayers of	High K - dielectric:- Al <sub>2</sub> O <sub>3</sub> , HfO <sub>x</sub> , ZrO <sub>x</sub> Metal Nitrides:- TiN, WCN, TAN Metals:- Cu, Co, Ni	Gate oxide, Capacitor dielectric diffusion barrier, liner Copper Seed layer for ECD	Gate Structure N/A/MX

# Liquid Phase Deposition Process :-

Process	Materials	Applications in CMOS	Process Modules
Spin-on <u>SiO<sub>2</sub></u>	SiO <sub>2</sub> (Spin-on-glass) Low-k-dielectric (MSB → SiCOH)	Isolation → Aluminium interconnect Planarization	Passivation → Local interconnect
	<u>Photoresist</u>	Mask layer for pattern transfer (etching) for selective doping (Ion-implantation)	Via X / Metal X APL modules LDD, S/D, Doping
	<u>Polymers</u> (Carbon)	BE (Back-end) / Packaging Low k-interconnect, but High CTE	
<u>ECI/ECI</u> <u>Electrochemical</u> <u>Plating/Deposition</u>	Cu (Copper) <u>Ni</u> <u>Au</u>	FEOL (Front end of line) Metallization BEOL - Interconnect System Lines, Vias → Cu Dual Damascene → Single Damascene	Via X / Metal X
<u>Electroless</u> <u>(EL) Plating/</u> <u>Deposition</u>	CO (W, P) / <u>NiMoB</u> <u>AgCl</u> Copper (Cu)	Improvement of Electro-migration Resistance of Cu-lines Copper Seed layer for ECI	