



## 2.1.4 Low-k dielectrics

- *Overview and application requirements*
  - *Challenge: Shrinking sizes - RC delay*
  - *Solution: Change dielectric material and metal*
  - *Dense, porous or air gaps: low k materials concepts*
  - *Application requirements*
- *Deposition of porous low-k dielectrics*
  - *PECVD vs. Spin coating*
  - *Porous SiCOH by PECVD and UV assisted curing*
- *Future of low-k dielectrics*
  - *ITRS predictions on ILD k-values*
  - *New developments and emerging materials*

Authors: S.E. Schulz, N. Ahner

## Interconnect Challenges – Shrinking feature sizes



AR = aspect ratio  
IMD = intermetal dielectric  
ILD = interlevel dielectric  
 $\epsilon_r = k$

$$C = \epsilon_0 \epsilon_r \frac{A}{d}$$

### RC-Delay

$$\tau \propto RC_{intot}$$

### Power (consumption)

$$P = \alpha C_{intot} V^2 f \propto C_{intot}$$


### Crosstalk

$$X_{talk} \propto \frac{C_{IMD}}{C_{intot}} = \frac{1}{1 + \left( \frac{\epsilon_{ILD}}{\epsilon_{IMD}} \right) AR^2}$$


To  
minimize/  
decrease

Goal: lower parasitic capacitances in the interconnection system  
by integration of dielectric materials with lower permittivity (k-value)  
compared to standard  $\text{SiO}_2$  ( $k=3.9 \dots 4.3$ )

## Interconnect Challenges – RC delay dominance



Source: Data Derived from ITRS Interconnect Tables




Source: EET Asia

With further downscaling the next IC generations become „interconnect heavy“, more than 50 per cent of their cost is due to the back-end-of-line (BEOL) wiring levels, and designs are dominated by interconnect delay.


Source: [http://www.eetasia.com/ART\\_8800696620\\_590626\\_NT\\_d54bc924.HTM](http://www.eetasia.com/ART_8800696620_590626_NT_d54bc924.HTM), March 28<sup>th</sup> 2014

## Interconnect Challenges – RC delay evolution


Interconnect Delay Trends



## How to fight RC delay – Design, Architecture, Technology




Source : Intel



**FIB cross-section of a 9 metal layer test structure with Cu/low-k (OSG) interconnect stack**  
(Source: Fraunhofer IZFP)


### Hierarchical wiring (reverse scaling)

*Metal layer stack variation across process nodes*






## Multilevel Metallization: Hierarchical Architecture



## Fighting RC delay increase – materials approach



*Substitution of low-k materials for SiO<sub>2</sub>*

*Substitution of Cu for Al*

⇒ reduction of permittivity up to about 60 %  
but:

⇒ reduction of resistivity about 35 %

- huge variety of proposed low-k materials
- many challenges to process compatibility

Dielectric	Permittivity
SiO <sub>2</sub>	3.9 ... 4.1
Low k	1.5 ... 3.5

Metal	Resistivity [μOhm cm]
Al alloy	~ 3.0 ... 3.3
Cu	~ 1.9

## How to achieve a low dielectric constant k?


$k$ : physical measure of the electronic polarizability of a material

- Electronic polarizability: tendency of a material to allow an externally applied electric field to induce electric dipoles (separated positive and negative charges)


$$\frac{\epsilon - 1}{\epsilon + 2} = \frac{1}{3\epsilon_o} \sum N_j \alpha_j$$

$N_j$  = total number of the atoms or molecules

$\alpha_j$  = polarizability of that particular atoms or molecules



High  $K$



Low  $K$

A low- $k$  dielectric is an insulating material that exhibits weak polarization when subjected to an externally applied electric field.

→ low- $k$ :  $k$  is lower than that of  $\text{SiO}_2$  (3.9 to ~4.3)

→ ultra low- $k$ :  $k < 2.5$



## How to build a low dielectric constant material?

### 1. Minimize polarizability

- Choose a nonpolar dielectric system: polarity is weak in materials with few polar chemical groups and with symmetry to cancel the dipoles of chemical bonds between dissimilar atoms
- Introduce elements with smaller electronic polarizability, e.g. C, F

Bond	C–C	C–F	C–O	C–H	O–H	C=O	C=C	C≡C	C≡N
Polarizability (Å )	0.53	0.56	0.58	0.65	0.71	1.02	1.64	2.04	2.24

(Source: K.J. Miller et al., Macromolecules, 23, 3855 (1990))

- Minimize the moisture content of the dielectric / design a dielectric with minimum hydrophilicity ( $k_{\text{water}} \approx 80 \rightarrow$  only small traces of water need to be absorbed before the low-k dielectric loses its permittivity advantage)

## How to build a low dielectric constant $k$ material?

### 2. Increase the free volume $\rightarrow$ reduce $N_j$


#### Microscopic level:

$\rightarrow$  increase bonding length, bonding orientation, e.g. partially substitute Si-O (1.5097 Å) by Si-CH<sub>3</sub> (1.857 Å)


$\rightarrow$  discontinue the network by inserting single bond atoms or groups in the backbone structure: adding F or CH<sub>3</sub> into SiO<sub>2</sub> network

#### Macroscopic level:


$\rightarrow$  Add porosity ( $k_{\text{air}} = 1$ ): incorporation of a thermally degradable material (porogen) within a host matrix




SiO<sub>2</sub>  
 $k \approx 4.0$



C-doped oxide  
 $k \approx 3.0$



Dense SiCOH (Precursor  
TMCTS)  
 $k \text{ min. } 2.6$



Porous SiCOH  
(Precursor TMCTS +  
Porogen)  
 $k \approx 2.1 - 2.5$

## Low-k dielectric materials: Ultra low-k materials concepts



### Dense films

- Minimum bulk  $k > 1.9$  (CF polymer)  
Practicable:  $k > 2.2$  (thermal stability,  
but CTE mismatch  $\rightarrow$  reliability issues)  
 $\rightarrow$  SiCOH materials  $k > 2.7$

### Porous films

### Air gaps

- Potential of  $k_{\text{eff}} < 2.0$
- Design adaptations needed



Source: IBM


Timeline for IBM volume manufacturing of CMOS microprocessors  
from 1997 to 2008

CTE: coefficient of thermal expansion

## Porous ultra low-k materials


*Inherent porosity or porosity introduced by porogens*

- Shape of pores, interconnectivity
- Pore size distribution (micro < 2nm, meso < 50 nm, nano > 50 nm)





- a) Random overlapping spherical solids
- b) Random overlapping spherical pores

**Pores are created by removal of a sacrificial material (porogen)**



Source: Fraunhofer IZFP

## Deposition of porous low-k dielectrics



Spin on

- + Established equipment / process
- + New chemistries have been implemented
- + easier integration of the cure system into a cluster tool

- Limitations expected for materials with  $k < 2.2$


→ Most applied process in front-end IC production

- + Process established for resist deposition (lithography)
- + Potentially less expensive compared to vacuum process
- + Realistic solution for materials with  $k < 2.2$

- Special equipment has to be purchased for advanced dielectric deposition


## Deposition of porous low-k dielectrics by spin coating

### Sol-Gel Process



Aerogels, Xerogels


### Templating Process



HSQ / MSQ with porogenes, surfactant  
templated materials



## Deposition of porous low-k dielectrics by PECVD















### PECVD porogen approach:

*Sacrificial process, currently performed in high-volume manufacturing for 32/28 nm technology nodes and below*

- Deposition from the decomposition of (at least) two precursors in the plasma
  - Molecule consisting of silicon & oxygen atoms and organic radicals (matrix precursor)
  - Pure organic molecule (porogen, sacrificial material)
- 1. Formation of a „hybrid“ film composed of organosilicate-based matrix enclosing sacrificial organic componentss
- 2. Post-deposition treatment (curing), e.g. thermal annealing, removal of the organic component, mostly consisting of porogen molecule fragments
  - Film becomes porous and has ultra low-k properties

Source: Advanced Interconnects for ULSI Technology, 2012 John Wiley & Sons, Ltd

## Matrix precursors and porogenes


Matrix	Diethoxy-methyl-silane (DEMS) 	Tetramethyl-cyclotetrasiloxane (TMCTS) 	Decamethyl-cyclopentasiloxane (DMCPS) 
	Diethoxy-methyl-oxiranyl-silane 	Dimethyl-dioxiranyl-silane 	Trimethyl-trivinyl-cyclotrisiloxane (V3D3) 
	Norbornadiene (NBD) 	Norbornene (NBE) 	$\alpha$ -Terpinene (ATRP) 
Porogen	Cyclopentene oxide (CPO) 	Cyclohexene oxide (CHO) 	Butadiene monoxide (BMO) 

Source: Advanced Interconnects for ULSI Technology, 2012 John Wiley & Sons, Ltd

## Precursor choice and process conditions

- Matrix and porogen precursors should be chemically compatible
- Optimized plasma conditions:
  - Prevent excessive dissociation of the skeleton precursor
  - Ability to produce a SiCOH film with  $k$  close to 3
  - Ensure the dissociation of the porogen precursor
- Precursor choice:
  - highly reactive porogen, e.g. by epoxy ring
  - close dissociation energy threshold between
  - matrix and porogen precursor
- Ensure mechanical properties of the film
  - Matrix must be strong enough to avoid collapse after porogen removal
  - Minimized bonding to the porogen species to avoid the formation of dangling bonds or other defect sites
- Ensure efficient porogen incorporation by optimizing the porogen/matrix precursor flow rates

Different -Si-O- configurations and the difference between shrinkage and collapse



Source: Advanced Interconnects for ULSI Technology, 2012 John Wiley & Sons, Ltd

## Porogen removal by UV assisted curing


Curing methods: thermal annealing, curing assisted by electron beam, UV radiation,  $H_2$  plasma and supercritical  $CO_2$

→ Thermal annealing alone:

- no sufficient enhancement volumic concentration of Si-O-Si bonds → poor mechanical properties
- long duration (up to 12h) and high temperature load (up to  $450^\circ C$ )


→ Thermal annealing assisted by UV radiation:

- processing at  $400^\circ C$  for short durations (a few minutes)
- enhanced mechanical properties of the film due to increased Si-O-Si crosslinking



Source: Advanced Interconnects for ULSI Technology, 2012 John Wiley & Sons, Ltd

## UV curing mechanisms






Indicators of porogen removal and mechanical properties enhancement:

- (1) Decrease of carbon content ( $2900\text{--}3100\text{ cm}^{-1}$  porogen;  $1275\text{ cm}^{-1}$  carbon linked to matrix)
- (2) Occurrence of H-Si-O peak at  $895\text{ cm}^{-1}$  and rearrangement of the Si-O-Si structure




## UV curing mechanisms

Supposed UV curing mechanisms:

- Condensation of Si-OH
- Selective photodissociation of bonds within the low-k material



Mechanisms which lead to Si-O-Si crosslinking, shrinkage and enhanced mechanical properties are not completely understood till now; FTIR and NMR analysis suppose alternative reaction paths:



Source: Advanced Interconnects for ULSI  
Technology, 2012 John Wiley & Sons, Ltd




## Future of low-k materials – ITRS Predictions for 2013/14

*Adaption of the predicted ILD dielectric constant in 2013/14 over the years due to emerging integration challenges*

Year of prediction	$k_{\text{eff.}}$	$k_{\text{bulk}}$
2000	$< 1.5$	1.1
2001 / 2002	1.9	$< 1.7$
2003 / 2004	2.0 – 2.4	$< 1.9$
2005	2.4	$\leq 2.0$
2006	2.1 – 2.4	1.8 – 2.1
2007	2.4 – 2.8	2.1 – 2.5
2008 – 2011	2.4 – 2.8	2.1 – 2.4
2013	2.55 – 3.00	2.30 – 2.61



Long term prediction in 2013 for 2024:  $k_{\text{eff.}}$ : 1.88 – 2.28  
 $k_{\text{bulk}}$ : F.80 – 2.20

## Low-k Roadmap Progression (ITRS 2011)




## Porous ultra low-k materials – Porosity vs. Elastic Modulus

How much porosity is needed? How much porosity can be controlled ?




Reduced mechanical properties of porous low-k dielectrics can lead to critical reliability issues, e.g. crack formation during processes which induce high forces to the stack, e.g. CMP, packaging




Source: J. Gambino, IRPS Short Course 2006; R. Huang, Impact of Chip-Package Interaction on Reliability of Copper/Low k Interconnects and Beyond, iMechanica

## Porous ultra low-k materials – Process induced damage




- a) Adhesion failure;
- b) ILD plasma damage
- c) Sidewall ILD damage from via-etch and PR strip
- d) OPL (organic planarization layer) penetration during via-fill
- e) LBR (line bottom roughness) and pitting from uneven etch front
- f) Sidewall ILD damage from line etch and PR strip
- g) Exacerbated LBR and pitting due to cap-open
- h) Discontinuous barrier layer due to large, interconnected pores
- i) ILD damage from CMP
- j) Cu pre-clean/cap deposition plasma damage



## Low-k and ultra low-k Dielectrics - Material Groups

Material (group)	Deposition process	k-value
SiOF / FSG	CVD	3.4 ... 3.6
Si based (C-doped)		
HSQ, MSQ	spin on	2.8 ... 3.3
C / CH <sub>3</sub> -doped SiO <sub>2</sub> (SiCOH)	CVD	2.6 ... 3.0
C based polymers		
nonfluorinated	spin on	2.5 ... 3.5
fluorinated	spin on	1.9 ... 3.0
a:CF	CVD	2.1 ... 2.6
porous		
SiO <sub>2</sub> (aerogel, xerogel)	spin on	1.3 ... 2.5
HSQ, MSQ	spin on	1.7...2.6
surfactant templated silica	spin on	1.8...2.5
<b>C / CH<sub>3</sub>-doped SiO<sub>2</sub> (SiCOH)</b>	<b>CVD</b>	<b>2.0...2.6</b>
carbon based polymers	spin on	1.8...2.5
air gaps	[CVD/spin on]	1.1 ... 2.8

In production in  
front-end CMOS



## Metrix of low-k materials properties

Electrical	Chemical	Mechanical	Thermal
<i>Isotropic k-value</i>	<i>No material change when exposed to acids and bases</i>	<i>Thickness uniformity on wafer and wafer to wafer</i>	<i><math>T_g &gt; 400\text{ °C}</math></i>
<i>Low dissipation</i>	<i>Etch rate and selectivity better than oxide</i>	<i>Good adhesion to metal and other dielectrics</i>	<i>Low coefficient of thermal expansion</i>
<i>Low leakage current</i>	<i>Low moisture absorption</i>	<i>Low residual stress</i>	<i>Low thermal shrinkage</i>
<i>Low charge trapping</i>	<i>Low solubility in H<sub>2</sub>O</i>	<i>High hardness</i>	<i>Low weight loss</i>
<i>High electric field strength</i>	<i>Low gas permeability</i>	<i>Low shrinkage</i>	<i>High thermal conductivity</i>
<i>High reliability</i>	<i>High purity</i>	<i>Crack resistance</i>	
<i>High dielectric breakdown voltage</i>	<i>No metal corrosion</i>	<i>High tensile modulus</i>	
	<i>Long shelf life</i>	<i>High elongation at break</i>	
	<i>Low cost of ownership</i>	<i>Compatible with CMP</i>	
	<i>Commercially available</i>		
	<i>Environmentally safe</i>		