

EE123 VLSI Design Lab: Experiment 3 (ALU)

Saurav Kumar Pandey
System on chip design
IIT Palakkad
152502019@smail.iitpkd.ac.in
October 2025

Abstract—This experiment explores the design and synthesis of an 8-bit Arithmetic Logic Unit (ALU). We begin by developing two distinct models in Verilog: a high-level behavioral implementation and a more detailed structural implementation built upon a Ripple Carry Adder (RCA). Both designs are then functionally verified against a comprehensive testbench to ensure correctness. Following simulation, we synthesize both ALU versions using Synopsys Design Compiler and a 180nm standard-cell library. The core objective is to analyze and contrast the final synthesis reports, comparing the behavioral and structural approaches in terms of their real-world area, power consumption, and timing performance.

Index Terms—ALU, Verilog, ASIC, Synthesis, Design Compiler, RTL, Gate-Level Netlist, 180nm.

I. INTRODUCTION

The Arithmetic Logic Unit (ALU) is a fundamental building block in nearly every digital processor. It acts as the computational heart of the system, responsible for performing all arithmetic operations, such as addition and subtraction, as well as bitwise logical operations like AND, OR, XOR, and NOT.

Because of this central role, the ALU is a critical component in Central Processing Units (CPUs), Digital Signal Processors (DSPs), and various hardware accelerators. It is the hardware that executes the core calculations required for any instruction-level or algorithmic process.

In this experiment, we explore the design of an ALU from two different perspectives. First, we design a *behavioral* model, which describes the high-level functionality of the ALU. Second, we build a *structural* model, which defines the ALU in terms of its constituent components, specifically using a ripple-carry adder for arithmetic. Both versions will be verified through simulation and then synthesized using the Synopsys Design Compiler and an SCL 180 nm library. This allows us to compare the final implementation results and understand the practical trade-offs in area, power, and timing between the two design styles.

A. Behavioural ALU

Implemented directly using Verilog operators.

B. Structural ALU

Implemented using Ripple carry adder (RCA). And RCA is implemented using Full Adder (FA). RCA is used to perform addition and subtraction operations.

TABLE I
ALU OPERATIONS

Operation Code	Operation	Description
000	ADD	$A + B$
001	SUB	$A - B$
010	AND	$A \& B$
011	OR	$A \mid B$
100	XOR	$A \wedge B$
101	NOT	$\sim A$
110	SHL	$A \ll 1$
111	SHR	$A \gg 1$




Fig. 1. RTL Diagram of ALU Behavioural

II. VERILOG CODE

A. Behavioural ALU

```
1 module alu #(parameter N = 8)(clk, in_1, in_2,
2   op_code, y, cf, zf);
3   input wire clk;
4   input wire [N-1:0] in_1, in_2;
5   input wire [2:0] op_code;
6   output reg [N-1:0] y;
7   output reg cf, zf;
8
9   always @(posedge clk)
10    begin
11        cf = 0;
12        zf = 0;
13
14        if (op_code == 3'b000) begin
15            {cf, y} <= in_1 + in_2;
16        end
17        else if (op_code == 3'b001) begin
18            {cf, y} <= in_1 - in_2;
19        end
20        else if (op_code == 3'b010) begin
```




Fig. 2. RTL Diagram of ALU Structural

```

11 begin : adder
12     full_add fa (
13         .a(A[i]),
14         .b(B[i]),
15         .cin(carry[i]),
16         .cout(carry[i+1]),
17         .sum(Sum[i])
18     );
19 end
20 endgenerate
21 assign Cout = carry[N];
22 endmodule

```

Listing 3. Verilog Code for n-bit Ripple Carry Adder (RCA)

3) ALU using Ripple Carry Adder:

```

1 module alu #(parameter N = 8) (clk, in_1, in_2, cf,
2     zf, op_code, y);
3     input wire clk;
4     input wire [N-1:0] in_1, in_2;
5     input wire [2:0] op_code;
6     output reg [N-1:0] y;
7     output reg cf, zf;
8
9     wire [N-1:0] b_mod;
10    wire carry_in;
11    wire [N-1:0] sum_out;
12    wire carry_out;
13
14    assign b_mod = (op_code == 3'b001) ? ~in_2 : in_2;
15    assign carry_in = (op_code == 3'b001) ? 1'b1 : 1'b0;
16
17    n_bit_adder #(N) nba_instance (
18        .A(in_1),
19        .B(b_mod),
20        .Cin(carry_in),
21        .Sum(sum_out),
22        .Cout(carry_out)
23    );
24
25    always @(posedge clk)
26    begin
27        cf <= 0;
28        zf <= 0;
29
30        if (op_code == 3'b000) begin
31            y <= sum_out;
32            cf <= carry_out;
33        end
34        else if (op_code == 3'b001) begin
35            y <= sum_out;
36            cf <= carry_out;
37        end
38        else if (op_code == 3'b010) begin
39            y <= in_1 & in_2;
40        end
41        else if (op_code == 3'b011) begin
42            y <= in_1 | in_2;
43        end
44        else if (op_code == 3'b100) begin
45            y <= in_1 ^ in_2;
46        end
47        else if (op_code == 3'b101) begin
48            y <= ~in_1;
49        end
50        else if (op_code == 3'b110) begin
51            y <= in_1 << 1;
52        end
53        else if (op_code == 3'b111) begin
54            y <= in_1 >> 1;
55        end
56        else begin
57            y <= {N{1'b0}};
58        end
59    end

```

```

20 y <= in_1 & in_2;
21 end
22 else if (op_code == 3'b011) begin
23     y <= in_1 | in_2;
24 end
25 else if (op_code == 3'b100) begin
26     y <= in_1 ^ in_2;
27 end
28 else if (op_code == 3'b101) begin
29     y <= ~in_1;
30 end
31 else if (op_code == 3'b110) begin
32     y <= in_1 << 1;
33 end
34 else if (op_code == 3'b111) begin
35     y <= in_1 >> 1;
36 end
37 else begin
38     y <= {N{1'b0}};
39 end
40
41 if (y == 0)
42     zf <= 1;
43 else
44     zf <= 0;
45 end
46 endmodule

```

Listing 1. Behavioural Verilog Code for 8-bit ALU

B. Structural ALU Verilog Code

1) Full Adder:

```

1 module full_add (a, b, cin, cout, sum);
2     input wire a, b, cin;
3     output wire cout, sum;
4     assign sum = a ^ b ^ cin;
5     assign cout = (a & b) | (b & cin) | (cin & a);
6 endmodule

```

Listing 2. Verilog Code for Full Adder (FA)

2) Ripple Carry Adder:

```

1 module n_bit_adder #(parameter N = 8) (A, B, Cin,
2     Cout, Sum);
3     input wire [N-1:0] A, B;
4     input wire Cin;
5     output wire [N-1:0] Sum;
6     output wire Cout;
7     wire [N:0] carry;
8     assign carry[0] = Cin;
9     genvar i;
10    generate
11        for (i = 0; i < N; i = i + 1)

```

```

58
59     if (y == 0)
60         zf <= 1;
61     else
62         zf <= 0;
63     end
64 endmodule

```

Listing 4. Structural Verilog Code for 8-bit ALU

C. Testbench

```

1  `timescale 1ns/1ns
2
3  module alu_tb;
4      parameter N = 8;
5      reg clk;
6      reg [N-1:0] in_1;
7      reg [N-1:0] in_2;
8      reg [2:0] op_code;
9      wire [N-1:0] y;
10     wire cf;
11     wire zf;
12
13     alu #(N) uut (
14         .clk(clk),
15         .in_1(in_1),
16         .in_2(in_2),
17         .op_code(op_code),
18         .y(y),
19         .cf(cf),
20         .zf(zf)
21     );
22
23     initial clk = 0;
24     always #5 clk = ~clk;
25
26     initial begin
27         $dumpfile("alu_waveform.vcd");
28         $dumpvars(0, alu_tb);
29
30         in_1 = 8'd10; in_2 = 8'd5;
31
32         op_code = 3'b000; #10;
33         op_code = 3'b001; #10;
34         op_code = 3'b010; #10;
35         op_code = 3'b011; #10;
36         op_code = 3'b100; #10;
37         op_code = 3'b101; #10;
38         op_code = 3'b110; #10;
39         op_code = 3'b111; #10;
40
41         in_1 = 8'd15; in_2 = 8'd15; op_code = 3'b001;
42         #20;
43         $finish;
44     end
45
46     initial begin
47         $monitor("Time=%0t | in_1=%0d | in_2=%0d | op=%b
48         | y=%0d | cf=%b | zf=%b",
49         $time, in_1, in_2, op_code, y, cf, zf);
50     end
51 endmodule

```

Listing 5. Verilog Testbench for ALU

III. WAVEFORM OUTPUT

IV. SYNTHESIS RESULTS

The synthesized netlists were analyzed using Synopsys Design Compiler to compare area, power, and timing metrics.




Fig. 3. Output Waveform

A. Discussion

The behavioral ALU used less area because the synthesis tool optimized arithmetic operations efficiently. However, it consumed more dynamic power due to higher switching activity. The RCA-based ALU required more area but consumed less dynamic power, illustrating the area–power trade-off between high-level and structural designs.

TABLE II
SYNTHESIS COMPARISON BETWEEN BEHAVIORAL AND STRUCTURAL ALU

Parameter	Behavioral	RCA-Based
Total Cell Area (μm^2)	3493.46	6124.65
Dynamic Power (μW)	1106.10	179.61
Leakage Power (nW)	65.37	120.39

V. CONCLUSION

In this experiment, an 8-bit ALU was successfully designed, verified, and implemented using two distinct Verilog methodologies: a high-level behavioral model and a structural model based on a Ripple Carry Adder. Functional verification confirmed that both designs met the operational specifications.

The subsequent synthesis and comparative analysis using a 180nm standard-cell library revealed a clear and significant **area-power trade-off**. The behavioral model, leveraging synthesis tool optimizations, resulted in a more compact **cell area** ($3493.46\mu\text{m}^2$). However, this came at the cost of high **dynamic power** ($1106.10\mu\text{W}$), likely due to the tool inferring a complex, high-switching-activity adder.

Conversely, the structural RCA-based ALU, while consuming significantly more **area** ($6124.65\mu\text{m}^2$), offered substantially lower **dynamic power** ($179.61\mu\text{W}$). This demonstrates that explicit structural design, while more complex, can grant finer control over the final hardware, leading to a more power-efficient implementation. This experiment successfully illustrates the critical impact of RTL design choices on the final physical metrics of an ASIC design.

REFERENCES

- [1] H. Kopka and P. W. Daly, *A Guide to L^AT_EX*, 3rd ed. Harlow, England: Addison-Wesley, 1999.