


3-line to 8-line Decoder




Summary: $Y_i = M'_i * E'$

(if $E = 1$; $Y_i = M'_i$)

if $E = 0$; $Y_i = 1$)

8-line to 1-line MUX:



SUMMARY: $Y = (D_0M_0 + D_1M_1 + D_2M_2 + \dots + D_7M_7)E$


if $E = 0$: $Y = D_0M_0 + D_1M_1 + D_2M_2 + \dots + D_7M_7$

and $xyz = 010$ then $Y = D_2$ **ENABLE**


if $E = 1$: then $Y = 0$ **DISABLE**

$Y = (D_0 * m_0 + D_1 * m_1 + D_2 * m_2 + \dots + D_7 * m_7) * E$


ROM: stores a truth table




$$C \equiv 2^n \times m$$




ROM NMOS Decoder




ROM NMOS Encoder




EPROM Encoder w/ Floating Gates



2 x 8 PLD AND Array Examples




RAM NMOS Encoder




RAM Chip Addressing


Straight Decoding:






2D Decoding:




2D Decoding with Banks:



Clock WaveForm Illustrations




Sequential Logic Circuit Block Diagram




Sequential Logic Circuit Classes


Class A SLC: $Z = f(X, Y)$



Class B SLC: $Z = f(Y)$




Class C SLC: $Z = Y$



State Diagrams and Tables

State Diagram:




State Table:


<i>PS</i>	<i>In</i>	<i>NS</i>	<i>Out</i>	
Y_n	X	Y_{n+1}	Z	
a	X_1	a	Z_1	No Change
a	X_2	b	Z_2	Advance to b

Important Types of SLCs


Data Register:



Shift Register:



Synchronous Counter:



Ripple Counter:

