```
begin -- architecture str
-- This is the core process that manages the interaction
-- between UART and FIR:
-- First we want to use the receiver to receive data:
 uart receiver 1 : uart receiver
   port map (
     clock
                   => CLK100MHZ,
     uart rx => uart txd in,
     valid
                      => data valid,
     data from python => unfiltered data);
-- Then we want to use the Filter:
 fir filter 1 : fir filter 4
   port map (
     clk => CLK100MHZ,
     nxt => data valid,
     rst => i rstb,
     valid out => data_valid_fil,
     data in => unfiltered data,
     -- filtering here
     data out => filtered data);
-- Finally we want to transmit back out filtered data:
 uart_transmitter_1 : uart transmitter
   port map (
     clock
                   => CLK100MHZ,
     data_to_python => filtered_data,
     data valid => data valid fil,
                => busy,
     busy
     uart tx => uart rxd out);
```