

```

begin  -- architecture str
-- This is the core process that manages the interaction
-- between UART and FIR:
-- First we want to use the receiver to receive data:
uart_receiver_1 : uart_receiver
    port map (
        clock            => CLK100MHZ,
        uart_rx          => uart_txd_in,
        valid            => data_valid,
        data_from_python => unfiltered_data);

-- Then we want to use the Filter:
fir_filter_1 : fir_filter_4
    port map (
        clk            => CLK100MHZ,
        nxt            => data_valid,
        rst            => i_rstb,
        valid_out      => data_valid_fil,

        data_in        => unfiltered_data,
        -- filtering here
        data_out        => filtered_data);

-- Finally we want to transmit back out filtered data:
uart_transmitter_1 : uart_transmitter
    port map (
        clock            => CLK100MHZ,
        data_to_python  => filtered_data,
        data_valid      => data_valid_fil,
        busy            => busy,
        uart_tx         => uart_rxd_out);

```