### MIPS Instructions

Note: You can have this handout on both exams.

#### Instruction Formats:

Instruction formats: all 32 bits wide (one word):

		6	5	5	5	5	6
R-type	format	Op-code  	R <sub>s</sub>	R <sub>t</sub> 	R <sub>d</sub>	SA	Funct-code
		6	5	5		16	
I-type	format	Op-code	R <sub>s</sub>	R <sub>t</sub>	2's co	omplement	constant
		6			26		
J-type	format	Op-code			jump_ta	rget	
	- -	^					^
	bit 3	 31					   bit 0

## <u>Instructions</u> and their formats

#### General notes:

- a.  $R_s$ ,  $R_t$ , and  $R_d$  specify general purpose registers
- b. Square brackets ([]) indicate "the contents of"
- c. [PC] specifies the address of the instruction in execution
- d. I specifies part of instruction and its subscripts indicate bit positions of sub-fields
- e. | indicates concatenation of bit fields
- f. Superscripts indicate repetition of a binary value
- g. M{i} is a value (contents) of the word beginning at the memory address i
- h.  $m\{i\}$  is a value (contents) of the byte at the memory address i
- i. all integers are in 2's complement representation if not indicated as unsigned
- 1. addition with overflow: add instruction

R-type format  $| 000000 | R_s | R_t | R_d | 00000 | 100000 | + -----+$ 

Effects of the instruction:  $R_d$  <--  $[R_s]$  +  $[R_t]$ ; PC <-- [PC] + 4 (If overflow then exception processing)

Assembly format: add  $R_a$ ,  $R_s$ ,  $R_t$ 

- 2. add without overflow: addu instruction Identical as add instruction, except:
- funct=33<sub>dec</sub>
- overflow ignored
- 3. subtract with overflow: sub instruction

		+-		+		-+-		-+			+	+
R-type	format		000000		$R_{_{\mathrm{s}}}$		$R_{\scriptscriptstyle t}$		$R_{d}$	00000	100010	
		+ -		+		- + -	. – – – –	- 4			<b></b>	+

Effects of the instruction:  $R_d < -- [R_s] - [R_t]$ ; PC <-- [PC] + 4 (If overflow then exception processing) Assembly format:  $sub R_d, R_s, R_t$ 

- 4. subtract without overflow: subu instruction Identical as **sub** instruction, except:
- funct=35<sub>dec.</sub>
- overflow ignored
- 5. multiply: mul instruction

	+		+				+-		+ -		- +		-+
R-type format		000000		$R_{_{\mathrm{s}}}$	R	't		00000		00000		011000	
	+ -		+ -		<b>-</b>		+ -		+ -		- 4		- +

Effects of the instruction:Hi||Lo <-- [R] \* [R]; PC <-- [PC] + 4 Assembly format: mult R, R,

- 6. unsigned multiply: mulu instruction Identical as mut instruction, except:
- funct =  $25_{\text{dec}}$  contents of  $R_{\text{s}}$  and  $R_{\text{t}}$  are considered as unsigned integers
- 7. divide: div instruction

R-type format 
$$\mid$$
 000000  $\mid$  R<sub>s</sub>  $\mid$  R<sub>t</sub>  $\mid$  000000  $\mid$  011010  $\mid$  +-----+

Effects of the instruction: Lo <--  $[R_s]$  /  $[R_t]$ ; Hi <--  $[R_s] \mod [R_t]$ PC <-- [PC] + 4

Assembly format: div R, R,

- 8. unsigned divide: divu instruction Identical as div instruction, except:
- funct =  $27_{\mbox{\tiny dec}}$  contents of  $R_{\mbox{\tiny s}}$  and  $R_{\mbox{\tiny t}}$  are considered as unsigned integers

9. set less than: slt instruction +----+---+----+ R-type format  $\mid$  000000  $\mid$  R<sub>s</sub>  $\mid$  R<sub>t</sub>  $\mid$  R<sub>d</sub>  $\mid$  00000  $\mid$  101010  $\mid$  +-----+ Effects of the instruction: if  $[R_s]$  <  $[R_t]$  then  $R_d$  <--  $0^{31}$  || 1 else  $R_d$  <--  $0^{32}$ ; PC <-- [PC] + 4 Assembly format: slt R, R, R, 10. set less than unsigned: sltu instruction Identical as **slt** instruction, except: - funct =  $43_{\rm dec}$  - contents of  $R_{\rm s}$  and  $R_{\rm t}$  are considered as unsigned integers. 11. logical and: and instruction +----+ R-type format  $\mid$  000000  $\mid$   $R_{_{\rm S}}$   $\mid$   $R_{_{\rm t}}$   $\mid$   $R_{_{\rm d}}$   $\mid$  000000  $\mid$  100100  $\mid$ Effects of the instruction:  $R_a < -- [R_a]$  AND  $[R_h]$ ; PC < -- [PC] + 4 Assembly format: and  $R_{a}$ ,  $R_{a}$ ,  $R_{a}$ 12 - 14. logical or, nor & exclusive or: or, nor, & xor instructions Identical as and instruction, except: - funct=37<sub>dec</sub> for **or** instruction - funct=39 dec for **nor** instruction funct=40 dec for **xor** instruction - appropriate logical function performed instead of logical and **15.** addition immediate with overflow: **addi** instruction +-----I-type format: | 001000 | R<sub>s</sub> | R<sub>t</sub> | immediate | +-----+ Effects of the instruction:  $R_{t}$  <--  $[R_{s}]$  + ( $[I_{15}]^{16}$  |  $[I_{15...0}]$ ); PC <-- [PC] + 4 (If overflow then exception processing) Assembly format: addi R.,R.,immediate 16. addition immediate without overflow: addiu instruction Identical as addi instruction, except: - op-code=9<sub>dec</sub> - overflow ignored

24. load unsigne	ed byte: 1	<b>bu</b> inst	ruction	++					
I-type format:	100100   	R <sub>s</sub>	+ R <sub>t</sub> +						
Effects of the instruction: $R_t <0^{24} \mid   m\{[R_s] + [I_{15}]^{16} \mid   [I_{150}]\}$ $PC < [PC] + 4$ $(If an illegal memory address then exception processing)$ Assembly format: $\mathbf{lbu} \ R_t, \mathbf{offset}(R_s)$									
<b>25.</b> load byte: <b>1b</b> instruction Identical as <b>1bu</b> instruction, except: - leftmost 24 bits of $R_t$ are loaded by a value of leftmost bit of the byte instead of zeros - op-code =32 $_{\rm dec}$									
26. store byte: sb instruction									
I-type format:	101000	R <sub>s</sub>	R <sub>t</sub>	++   offset   ++					
Effects of the instruction: $m\{[R_s] + [I_{15}]^{16} \mid   [I_{150}]\} < [R_t]_{70}$ PC < [PC] + 4 (If an illegal memory address then exception processing) Assembly format: $\mathbf{sb}\ R_t$ , $\mathbf{offset}(R_s)$									
<b>27.</b> load upper									
I-type format:	001111   ++	00000	R <sub>t</sub> +						
Effects of the instruction: $R_t < [I_{15-0}] \mid \mid 0^{16}$ ; PC < [PC] + 4 Assembly format: <b>lui</b> $R_t$ , <b>immediate</b> 28. branch on equal: beq instruction									
<u>-</u>	_ ++		+	++ 					
1-type format:	000100   ++	K <sub>s</sub>	K <sub>t</sub> +	offset   					
Effects of the instruction: if $[R_s] = [R_t]$ then PC < $[PC] + 4 + ([I_{15}]^{14} \mid   [I_{150}] \mid   0^2)$ (i.e. PC < $[PC] + 4 + 4*offset$ ) else PC < $[PC] + 4$ Assembly format: beq $R_s, R_t, offset$									

29. branch on not equal: bne instruction +---I-type format:  $\mid$  000101  $\mid$  R $_{\rm s}$   $\mid$  R $_{\rm t}$   $\mid$  offset  $\mid$ Effects of the instruction: if  $[R_s] <> [R_t]$  then PC <--  $[PC] + 4 + ([I_{15}]^{14} | [I_{15}] | 0^2)$ else PC <-- [PC] + 4 Assembly format: bne R, R, offset 30. branch on less than or equal zero: blez instruction +----+ I-type format: | 000110 | R<sub>s</sub> | 00000 | offset | Effects of the instruction: if  $[R_s] \le 0$  then PC <--  $[PC] + 4 + ([I_{15}]^{14} | [I_{15..0}] | 0^2)$ else PC <-- [PC] + 4 Assembly format: blez R, offset 31. branch on greater than zero: bgtz instruction +-----I-type format: | 000111 | R<sub>s</sub> | 00000 | offset | Effects of the instruction: if  $[R_s] > 0$  then PC <--  $[PC] + 4 + ([I_{15}]^{14} | [I_{15...0}] | 0^2)$ else PC <-- [PC] + 4 Assembly format: bgtz R, offset 32. branch on less than zero: bltz instruction +-----I-type format: | 000001 | R<sub>s</sub> | 00000 | offset | Effects of the instruction: if  $[R_s]$  < 0 then PC <-- [PC] + 4 + ( $[I_{15}]^{14}$  ||  $[I_{15..0}]$  ||  $0^2$ ) else PC <-- [PC] + 4 Assembly format: bltz R, offset **33.** jump: **j** instruction J-type format | 000010 | jump\_target | +-----+ Effects of the instruction: PC <--  $[PC_{31...28}]$  |  $[I_{25...0}]$  |  $0^2$ Assembly format: j jump target

R-type format | 000000 | R<sub>s</sub> | 00000 | R<sub>d</sub> | 00000 | 001001 | Effects of the instruction:  $R_d < --$  [PC] + 4; PC < --  $[R_s]$ Assembly format:  $jalr R_d, R_s$ **37.** *no operation:* **nop** instruction Effects of the instruction: PC <-- [PC] + 4 Assembly format: nop (=  $sll R_0$ , 0 shift logical left 0) 38. move from Hi: mfhi instruction +----+ R-type format | 000000 | 00000 | 00000 | R<sub>d</sub> | 00000 | 010000 | +-----+ Effects of the instruction:  $R_a < --$  [Hi]; PC < -- [PC] + 4 Assembly format: **mfhi** R<sub>d</sub> 39. move from Lo: mflo instruction R-type format | 000000 | 00000 | 00000 | R<sub>d</sub> | 00000 | 010010 | Effects of the instruction:  $R_d < --$  [Lo]; PC < -- [PC] + 4 Assembly format: **mflo** R<sub>d</sub>

J-type format | 000011 | jump\_target |

R-type format | 000000 | R<sub>s</sub> | 00000 | 00000 | 00000 | 001000 | |

 $\overrightarrow{PC} < -- [PC_{31,..28}] | [I_{25,..0}] | 0^2$ 

+----+

**34.** jump and link: **jal** instruction

Assembly format: jal jump\_target


**35.** jump register: **jr** instruction

Assembly format: jr R

Effects of the instruction: PC <-- [R]

**36.** jump and link register: **jalr** instruction

Effects of the instruction:  $R_{31} < --$  [PC] + 4



When a condition for any exception (overflow, illegal op-code, division by zero, etc.) occurs the following <u>hardware</u> exception processing is performed:

EPC <-- [PC]  $\begin{pmatrix} 0^{28} & | & 1010 & \text{if illegal op-code (10)} \\ 0^{28} & | & 1100 & \text{if overflow (12)} \\ 0^{29} & | & 100 & \text{if illegal memory address (4)} \\ 0^{29} & | & 100 & \text{etc.} \end{pmatrix}$ 

40. move from EPC: mfepc instruction

R-type format | 010000 | 00000 | R<sub>t</sub> | 01110 | 00000 | 000000 | +-----+

Effects of the instruction:  $\rm R_d$  <-- [EPC]; PC <-- [PC] + 4 Assembly format:  $mfepc\ R_t$  (This is mfc0 Rt,CP0reg14)

41. move from Cause\_Reg: mfco instruction

R-type format | 010000 | 00000 | R<sub>d</sub> | 01101 | 00000 | 000000 | +-----+

Effects of the instruction:  $R_d$  <-- [Cause\_Reg]; PC <-- [PC] + 4 Assembly format: **mfco**  $R_L$  (This is mfc0 Rt, CP0reg13)

# Floating Point Instructions

**42.** load word *into co-processor 1:* **lwc1** instruction

Effects of the instruction:  $f_t < -- M\{[R_s] + [I_{15}]^{16} \mid | [I_{15..0}]\}$  PC < -- [PC] + 4

Assembly format:  $lwc1 f_t, offset(R_s)$ 

43. store word from co-processor 1: swc1 instruction

Effects of the instruction: M{ [R $_{\rm s}$ ] + [I $_{\rm 15}$ ]  $^{16}$  || [I $_{\rm 15...0}$ ] } <-- [f $_{\rm t}$ ] PC <-- [PC] + 4

Assembly format: swc1 f, offset(Rs)

44. addition single precision: add.s instruction

R-type format | 010001 | 00000 |  $f_{\rm t}$  |  $f_{\rm s}$  |  $f_{\rm d}$  | 000000 | +-----+

Effects of the instruction:  $f_a < -- [f_s] + [f_t]; PC < -- [PC] + 4$ (If overflow then exception processing)

Assembly format: add.s  $R_{d}$ ,  $R_{s}$ ,  $R_{t}$ 

**45.** addition double precision: add.d instruction

R-type format  $\mid$  010001  $\mid$  00001  $\mid$  f  $\mid$  f  $\mid$  f  $\mid$  0000000  $\mid$  +-----+

Effects of the instruction:  $f_d | | f_{d+1} < -- [f_s] | | [f_{s+1}] + [f_t] | | [f_{t+1}];$  PC <-- [PC] + 4

(If overflow then exception processing)

Assembly format: add.d  $f_d$ ,  $f_s$ ,  $f_t$ 

- **45.** subtract single precision: **sub.s** instruction Similar as add.s but with funct=1
- **46.** subtract double precision: **sub.d** instruction Similar as add.d but with funct=1
- **47.** multiply single precision: mul.s instruction Similar as add.s but with funct=2
- **48.** multiply double precision: mul.d instruction Similar as add.d but with funct=2
- **49.** divide single precision: div.s instruction Similar as add.s but with funct=3
- 50. divide double precision: div.d instruction
   Similar as add.d but with funct=3