Compiler Register Usage

Register	Name	Function
R0	zero	Always contains 0
R1	at	Assembler temporary
R2-R3	v0-v1	Function return value
R4-R7	a0-a3	Function parameters
R8-R15	t0-t7	Function temporary values
R16-R23	s0-s7	Saved registers across function calls
R24-R25	t8-t9	Function temporary values
R26-R27	k0-k1	Reserved for interrupt handler
R28	gp	Global pointer
R29	sp	Stack Pointer
R30	s8	Saved register across function calls
R31	ra	Return address from function call
HI-LO	lo-hi	Multiplication/division results
PC	Program Counter	Points at 8 bytes past current instruction
EPC	ерс	Exception program counter return address

Branch Delay Slot

There is one branch delay slot. This means that the instuction after a branch is always executed before the CPU decides to take the branch or not.

Assembly Example

Also see opcodes.asm which tests all of the opcodes.

```
LUI $4, 0x1234 #i = 0x12345678;

ORI $4, $4, 0x5678

BLEZ $4, NoAdd #if (i > 0) i += 9;

NOP #Branch Delay Slot

ADDIU $4, $4, 9
```

Opcodes

Opcode	Name	Action	Oncodo hitfioldo
Opcode	ivairie	ACTION	Opcode bitfields

Arithmet	ic Logic Uı	nit							
ADD rd,rs,rt	Add	rd=rs+rt	00000	rs	rt	rd	00000	10000 0	
ADDI rt,rs,imm	Add Immediat e	rt=rs+imm	00100 0	rs	rt	imm			
ADDIU rt,rs,imm	Add Immediat e Unsigned	rt=rs+imm	00100	rs	rt	imm			
ADDU rd,rs,rt	Add Unsigned	rd=rs+rt	00000	rs	rt	rd 00000 1000			
AND rd,rs,rt	And	rd=rs&rt	00000	rs	rt	rd	00000	10010 0	
ANDI rt,rs,imm	And Immediat e	rt=rs&imm	00110 0	rs	rt	imm			
LUI rt,imm	Load Upper Immediat e	rt=imm<<16	00111	rs	rt	imm			
NOR rd,rs,rt	Nor	rd=~(rs rt)	00000	rs	rt	rd	00000	10011 1	
OR rd,rs,rt	Or	rd=rs rt	00000	rs	rt	rd	00000	10010 1	
ORI rt,rs,imm	Or Immediat e	rt=rs imm	00110	rs	rt	imm			
SLT rd,rs,rt	Set On Less Than	rd=rs <rt< td=""><td>00000</td><td>rs</td><td>rt</td><td>rd</td><td>00000</td><td>10101 0</td></rt<>	00000	rs	rt	rd	00000	10101 0	
SLTI rt,rs,imm	Set On Less Than Immediat e	rt=rs <imm< td=""><td>00101</td><td>rs</td><td>rt</td><td colspan="3">imm</td></imm<>	00101	rs	rt	imm			
SLTIU rt,rs,imm	Set On < Immediat e Unsigned	rt=rs <imm< td=""><td>00101</td><td>rs</td><td>rt</td><td colspan="4">imm</td></imm<>	00101	rs	rt	imm			
SLTU rd,rs,rt	Set On Less Than Unsigned	rd=rs <rt< td=""><td>00000</td><td>rs</td><td>rt</td><td>rd</td><td>00000</td><td>10101 1</td></rt<>	00000	rs	rt	rd	00000	10101 1	

SUB	Subtract	rd=rs-rt	00000	rs	rt	rd	00000	10001
rd,rs,rt			0					0
SUBU rd,rs,rt	Subtract Unsigned	rd=rs-rt	00000	rs	rt	rd	00000	10001
XOR rd,rs,rt	Exclusive Or	rd=rs^rt	00000	rs	rt	rd	00000	10011 0
XORI rt,rs,imm	Exclusive Or Immediat e	rt=rs^imm	00111 0	rs	rt	imı	m	
Shifter								
SLL rd,rt,sa	Shift Left Logical	rd=rt< <sa< td=""><td>00000 0</td><td>rs</td><td>rt</td><td>rd</td><td>sa</td><td>00000</td></sa<>	00000 0	rs	rt	rd	sa	00000
SLLV rd,rt,rs	Shift Left Logical Variable	rd=rt< <rs< td=""><td>00000</td><td>rs</td><td>rt</td><td>rd</td><td>00000</td><td>00010 0</td></rs<>	00000	rs	rt	rd	00000	00010 0
SRA rd,rt,sa	Shift Right Arithmetic	rd=rt>>sa	00000	0000	rt	rd	sa	00001
SRAV rd,rt,rs	Shift Right Arithmetic Variable	rd=rt>>rs	00000	rs	rt	rd	00000	00011
SRL rd,rt,sa	Shift Right Logical	rd=rt>>sa	00000	rs	rt	rd	sa	00001
SRLV rd,rt,rs	Shift Right Logical Variable	rd=rt>>rs	00000	rs	rt	rd	00000	00011
Multiply					1			
DIV rs,rt	Divide	HI=rs%rt; LO=rs/rt	00000	rs	rt	00	000000	01101 0
DIVU rs,rt	Divide Unsigned	HI=rs%rt; LO=rs/rt	00000	rs	rt	00000000		01101
MFHI rd	Move From HI	rd=HI	00000	00000	00000	rd 00000		01000 0
MFLO rd	Move From LO	rd=LO	00000	00000	00000	rd	00000	01001 0
MTHI rs	Move To HI	HI=rs	00000	rs	00000	000000000		01000 1

MTLO rs	Move To LO	LO=rs	00000	rs	00000	000000000000 0			
MULT rs,rt	Multiply	HI,LO=rs*rt	00000	rs	rt	00	000000	01100 0	
MULTU rs,rt	Multiply Unsigned	HI,LO=rs*rt	00000	rs	rt	00000000 00		01100 1	
Branch									
BEQ rs,rt,offse t	Branch On Equal	if(rs==rt) pc+=offset*4	00010 0	rs	rt	offset			
BGEZ rs,offset	Branch On >= 0	if(rs>=0) pc+=offset*4	00000	rs	0000	offset			
BGEZAL rs,offset	Branch On >= 0 And Link	r31=pc; if(rs>=0) pc+=offset*4	00000	rs	1000	offset			
BGTZ rs,offset	Branch On > 0	if(rs>0) pc+=offset*4	00011	rs	0000	offset			
BLEZ rs,offset	Branch On	if(rs<=0) pc+=offset*4	00011 0	rs	0000	offset			
BLTZ rs,offset	Branch On < 0	if(rs<0) pc+=offset*4	00000	rs	0000	offset			
BLTZAL rs,offset	Branch On < 0 And Link	r31=pc; if(rs<0) pc+=offset*4	00000	rs	1000 0	offset			
BNE rs,rt,offse t	Branch On Not Equal	if(rs!=rt) pc+=offset*4	00010	rs	rt offset				
BREAK	Breakpoin t	epc=pc; pc=0x3c	00000	code 00110					
J target	Jump	pc=pc_upper (target <<2)	00001 0	target					
JAL target	Jump And Link	r31=pc; pc=target<<2	00001	target					
JALR rs	Jump And Link Register	rd=pc; pc=rs	00000	rs	0000	rd	00000	00100	
JR rs	Jump Register	pc=rs	00000	rs				00100 0	
MFC0 rt,rd	Move From	rt=CPR[0,rd]	01000 0	0000	rt	t rd 00000000000			

	Coprocess							
MTC0 rt,rd	Move To Coprocess or	CPR[0,rd]=rt	01000 0	0010 0	rt	rd 00000000000		
SYSCALL	System Call	epc=pc; pc=0x3c	00000 0	000000000000000000000000000000000000000				
Memory A	Access							
LB rt,offset(r s)	Load Byte	rt=*(char*)(offset+rs)	10000 0	rs	rt	offset		
LBU rt,offset(r s)	Load Byte Unsigned	rt=*(Uchar*)(offset+rs)	10010 0	rs	rt	offset		
LH rt,offset(r s)	Load Halfword	rt=*(short*)(offset+r s)	10000 1	rs	rt	offset		
LBU rt,offset(r s)	Load Halfword Unsigned	rt=*(Ushort*)(offset+ rs)	10010 1	rs	rt	offset		
LW rt,offset(r s)	Load Word	rt=*(int*)(offset+rs)	10001 1	rs	rt	offset		
SB rt,offset(r s)	Store Byte	*(char*)(offset+rs)=r t	10100 0	rs	rt	offset		
SH rt,offset(r s)	Store Halfword	*(short*)(offset+rs)= rt	10100 1	rs	rt	offset		
SW rt,offset(r s)	Store Word	*(int*)(offset+rs)=rt	10101 1	rs	rt	offset		