

# Compiler Register Usage

Register	Name	Function
R0	zero	Always contains 0
R1	at	Assembler temporary
R2-R3	v0-v1	Function return value
R4-R7	a0-a3	Function parameters
R8-R15	t0-t7	Function temporary values
R16-R23	s0-s7	Saved registers across function calls
R24-R25	t8-t9	Function temporary values
R26-R27	k0-k1	Reserved for interrupt handler
R28	gp	Global pointer
R29	sp	Stack Pointer
R30	s8	Saved register across function calls
R31	ra	Return address from function call
HI-LO	lo-hi	Multiplication/division results
PC	Program Counter	Points at 8 bytes past current instruction
EPC	epc	Exception program counter return address

## Branch Delay Slot

There is one branch delay slot. This means that the instruction after a branch is always executed before the CPU decides to take the branch or not.

## Assembly Example

Also see opcodes.asm which tests all of the opcodes.

```
LUI    $4, 0x1234      #i = 0x12345678;
ORI    $4, $4, 0x5678
BLEZ   $4, NoAdd       #if (i > 0) i += 9;
NOP                    #Branch Delay Slot
ADDIU  $4, $4, 9
NoAdd:
```

## Opcodes

Opcode	Name	Action	Opcode bitfields
--------	------	--------	------------------

Arithmetic Logic Unit								
ADD rd,rs,rt	Add	rd=rs+rt	00000 0	rs	rt	rd	00000	10000 0
ADDI rt,rs,imm	Add Immediat e	rt=rs+imm	00100 0	rs	rt	imm		
ADDIU rt,rs,imm	Add Immediat e Unsigned	rt=rs+imm	00100 1	rs	rt	imm		
ADDU rd,rs,rt	Add Unsigned	rd=rs+rt	00000 0	rs	rt	rd	00000	10000 1
AND rd,rs,rt	And	rd=rs&rt	00000 0	rs	rt	rd	00000	10010 0
ANDI rt,rs,imm	And Immediat e	rt=rs&imm	00110 0	rs	rt	imm		
LUI rt,imm	Load Upper Immediat e	rt=imm<<16	00111 1	rs	rt	imm		
NOR rd,rs,rt	Nor	rd=~(rs rt)	00000 0	rs	rt	rd	00000	10011 1
OR rd,rs,rt	Or	rd=rs rt	00000 0	rs	rt	rd	00000	10010 1
ORI rt,rs,imm	Or Immediat e	rt=rs imm	00110 1	rs	rt	imm		
SLT rd,rs,rt	Set On Less Than	rd=rs<rt	00000 0	rs	rt	rd	00000	10101 0
SLTI rt,rs,imm	Set On Less Than Immediat e	rt=rs<imm	00101 0	rs	rt	imm		
SLTIU rt,rs,imm	Set On < Immediat e Unsigned	rt=rs<imm	00101 1	rs	rt	imm		
SLTU rd,rs,rt	Set On Less Than Unsigned	rd=rs<rt	00000 0	rs	rt	rd	00000	10101 1

SUB rd,rs,rt	Subtract	rd=rs-rt	00000 0	rs	rt	rd	00000	10001 0
SUBU rd,rs,rt	Subtract Unsigned	rd=rs-rt	00000 0	rs	rt	rd	00000	10001 1
XOR rd,rs,rt	Exclusive Or	rd=rs^rt	00000 0	rs	rt	rd	00000	10011 0
XORI rt,rs,imm	Exclusive Or Immediat e	rt=rs^imm	00111 0	rs	rt	imm		
Shifter								
SLL rd,rt,sa	Shift Left Logical	rd=rt<<sa	00000 0	rs	rt	rd	sa	00000 0
SLLV rd,rt,rs	Shift Left Logical Variable	rd=rt<<rs	00000 0	rs	rt	rd	00000	00010 0
SRA rd,rt,sa	Shift Right Arithmetic	rd=rt>>sa	00000 0	0000 0	rt	rd	sa	00001 1
SRAV rd,rt,rs	Shift Right Arithmetic Variable	rd=rt>>rs	00000 0	rs	rt	rd	00000	00011 1
SRL rd,rt,sa	Shift Right Logical	rd=rt>>sa	00000 0	rs	rt	rd	sa	00001 0
SRLV rd,rt,rs	Shift Right Logical Variable	rd=rt>>rs	00000 0	rs	rt	rd	00000	00011 0
Multiply								
DIV rs,rt	Divide	HI=rs%rt; LO=rs/rt	00000 0	rs	rt	00000000 00		01101 0
DIVU rs,rt	Divide Unsigned	HI=rs%rt; LO=rs/rt	00000 0	rs	rt	00000000 00		01101 1
MFHI rd	Move From HI	rd=HI	00000 0	000000000 0		rd	00000	01000 0
MFLO rd	Move From LO	rd=LO	00000 0	000000000 0		rd	00000	01001 0
MTHI rs	Move To HI	HI=rs	00000 0	rs	00000000000000 00			01000 1

MTLO rs	Move To LO	LO=rs	000000	rs	0000000000000000			010011
MULT rs,rt	Multiply	HI,LO=rs*rt	000000	rs	rt	0000000000	011000	
MULTU rs,rt	Multiply Unsigned	HI,LO=rs*rt	000000	rs	rt	0000000000	011001	
Branch								
BEQ rs,rt,offset	Branch On Equal	if(rs==rt) pc+=offset*4	000100	rs	rt	offset		
BGEZ rs,offset	Branch On >= 0	if(rs>=0) pc+=offset*4	000001	rs	00001	offset		
BGEZAL rs,offset	Branch On >= 0 And Link	r31=pc; if(rs>=0) pc+=offset*4	000001	rs	10001	offset		
BGTZ rs,offset	Branch On > 0	if(rs>0) pc+=offset*4	000111	rs	00000	offset		
BLEZ rs,offset	Branch On	if(rs<=0) pc+=offset*4	000110	rs	00000	offset		
BLTZ rs,offset	Branch On < 0	if(rs<0) pc+=offset*4	000001	rs	00000	offset		
BLTZAL rs,offset	Branch On < 0 And Link	r31=pc; if(rs<0) pc+=offset*4	000001	rs	10000	offset		
BNE rs,rt,offset	Branch On Not Equal	if(rs!=rt) pc+=offset*4	000101	rs	rt	offset		
BREAK	Breakpoint	epc=pc; pc=0x3c	000000	code				001101
J target	Jump	pc=pc_upper (target<<2)	000010	target				
JAL target	Jump And Link	r31=pc; pc=target<<2	000011	target				
JALR rs	Jump And Link Register	rd=pc; pc=rs	000000	rs	00000	rd	000000	001001
JR rs	Jump Register	pc=rs	000000	rs	0000000000000000			001000
MFC0 rt,rd	Move From	rt=CPR[0,rd]	010000	00000	rt	rd	000000000000	

	Coprocessor						
MTC0 rt,rd	Move To Coprocessor	CPR[0,rd]=rt	01000 0	0010 0	rt	rd	000000000000
SYSCALL	System Call	epc=pc; pc=0x3c	00000 0	00000000000000000000 00			00110 0

### Memory Access

LB rt,offset(rs)	Load Byte	rt=*(char*)(offset+rs)	10000 0	rs	rt	offset
LBU rt,offset(rs)	Load Byte Unsigned	rt=*(Uchar*)(offset+rs)	10010 0	rs	rt	offset
LH rt,offset(rs)	Load Halfword	rt=*(short*)(offset+rs)	10000 1	rs	rt	offset
LBU rt,offset(rs)	Load Halfword Unsigned	rt=*(Ushort*)(offset+rs)	10010 1	rs	rt	offset
LW rt,offset(rs)	Load Word	rt=*(int*)(offset+rs)	10001 1	rs	rt	offset
SB rt,offset(rs)	Store Byte	*(char*)(offset+rs)=rt	10100 0	rs	rt	offset
SH rt,offset(rs)	Store Halfword	*(short*)(offset+rs)=rt	10100 1	rs	rt	offset
SW rt,offset(rs)	Store Word	*(int*)(offset+rs)=rt	10101 1	rs	rt	offset