
RESTART TABLE

Nome	Code	Restart Address			
RSTO	C7	000016			
RST 1	CF	000816			
RST 2	07	001016			
RST 3	OF .	001816			
RST 4	€7	002016			
TRAP	"Hardware"	002416			
	Function				
RST 5	EF	002816			
#S7 5 5	Hardware*	002C16			
	Function				
RST 6	F7	003016			
RST 65	Hardware*	003416			
	Function				
RST 7	FF	003816			
RST 75	Hardware*	003C16			
	Function				

*NOTE. The hardware functions refer to the en-chip Interrup



			Ger Bad"		1.53	- 56	- NOUN	LF 26
01	LXI	B.dble.	2C	INR	L L L.byte	57	MOV	DA
02	STAX	В	20	DCR	L	58	MOV	FA
03	: INX	8	2E	MVI	L.byte	59	MOV	E.C
04	INR	8	2F	CMA		5A	MOV	ED
)5	DCR	8	30	SIM"		58	MOV	EE
26	MVI	B.byte	31	LXI	SP.dble	5C	MOV	E.H
07	RLC		. 32	STA	adr	50	MOV	FI
08			33	INX	SP	SE	MOV	FM
09	DAD	8	34	INR	M	5E	MOV	FA
OA.	LDAX	8	35	DCR	M	60	MOV	HR
08	DCX:	8	36	MVI	M.byte	61	MOV	HC
OC.	INR	Ċ	37	STC		62	MOV	HO
O	DCR	C	38			63	MOV	HF
Œ	MVI	C.byte	39	DAD	SP	64	MOY	54 64
F	RAC		3.4	LDA	SP. dole adr SP M M. byte SP adr SP A A Abyte	65	MOV	HI
Ó			38	DCX	SP	66	MOV	14 AA
1	LXI	D.dble	3C	INA	A	67	MOY	M A
12	STAX	D	30	DCR	A	68	MOV	100
3	INX	D	3E	MVI	A hyte	60	MOV	1.0
4	INA	D	3F	CMC	,,,,,,	64	MOV	1.0
3	LAUR	U .	4(1)	MC YV	R R	60	B B6 33.4	10 27
6	MVI	D.byte	41	MOV	B.C	60	MOV	1.14
7	RAL		42	MOV	BD	60	MOV	1.1
8			43	MOV	B.C B.E B.H B.M B.A C.B C.C C.E C.E	SE	MOV	1 84
9	DAD	D	44	MOV	Вн	SE	MOV	L A
A	LDAX	D	45	MOV	BL	70	MON	MP
8	DCX	D	46	MOV	B.M	71	MOV	M.O
C	INA	E	47	MOV	B.A	72	MOV	M.C
0	DCR	Ē	48	MOV	CB	73	MOV	MA E
E	MVI	E byte	49	MOV	CC	74	MON	M L
F	RAR	,	4A	MOV	CD	75	MOV	8.8 1
0	RIM"		4R	MOV	C.F	76	LH T	.E.
1-	LXI	H dhle	4C	MOV	CH	77	NACW.	84 A.
2	SHLD	adr	4D	MOV	CT	79	MOV	A 53
3	INX	H	4F	MOV	CM	70	MON	A.C
4	INR	H	4F	MOV	C.M C.A	78	MOV	A.C
5	DCR	ы	50	MOV	D.B	70	MOA	A.D
		H hute	51	MOV	0.0	70		
7	DAA	H.byte	50	MOV	0.0	-70	MOV	A .
			52	MOA	D.E	70	MOV	A.L
0	DAD	sa .	5.4	MOA	D.H	70	NOV	M,M
۳ : ه	THIC	adr	56	MOV	D.F	/ P	MUV.	A,A
mg.	FULL	agr	. 33	WIO.A	U.L	80	ADD	5

28 DCX H

nemonics copyright #Intel Corporation 1976.

HEX-ASCH TABLE 81 ADD C D7 BST 2 81 ADD C 82 ADD D 83 ADD E 84 ADD H 85 ADD L 86 ADD M 87 ADD A 88 ADC B 89 ADC C 88 ADC B 80 ADC E 8C ADC H 8D ADC L 8E ADC M 8F ADC A 90 SUB B 91 SUB C D8 RC D9 ---01 SOH 02 STX 03 ETX 04 EOT 05 ENO 06 ACK 07 BEL 08 BS 09 HT 0A LF 0B VT F 0C FF 0D CR 0E SO 0F SI 10 DLE 11 DC1 12 DC2 13 DC3 14 DC4 15 NAK 16 SYN 17 ETB AE XRA M D9 ... DA JC DB IN DC CC DD ... DE SBI DF RST 3 E0 RPO E1 POP H 23 AF XRA A BO ORA B B1 ORA C B2 ORA D B3 ORA E B4 ORA H B5 ORA L B6 ORA M B7 ORA A B8 CMP C BA CMP D B8 CMP L B8 CMP L 45 47 68 6C 6D 6E 6F 70 71 72 73 74 75 76 77 78 79 7A 78 48 4C POP H E2 JPO E3 XTHL E4 CPO E5 PUSH H 4D 4E N 4F O 50 ES PUSA IN E6 ANI E7 RST 4 E8 RPE E9 PCHL EA JPE BB CMP E BC CMP L BE CMP N BF CMP A CO RNZ C1 POP B C2 JNZ G3 JMP BF C4 CNZ C5 PUSH B C6 ADI bide C7 RST 0 S C8 RZ 30 31 32 33 34 35 36 37 SUB SUB 53 54 55 SUB SUB (X-OFF) EA JPE EB XCHG EC CPE ED ... EE XRI EF RST : 5 SUB L 16 SUB M 17 SUB A 96 SBB B 99 SBB C 9A SBB D 9B SBB E 9C SBB I 9D SBB I 9E SBB 9F SBB AO ANA A1 ANA A2 ANA 38 39 3A 3B 3C 3D 3E 3F 59 5A 5B 5C 5D 5E 5F 17 E18 18 CAN 19 EM 1A SUB 1B ESC 1C FS 1D GS 1E RS 1F US 20 SP 70 F2 F3 F4 JP DI CP C8 RZ C9 RET CA JZ CB --CC CZ CD CALL 7E 7F DEL F5 F6 PUSH PSW 60 (RUB OUT) ORI RST adr adr A1 ANA A2 ANA A3 ANA A4 ANA A5 ANA A6 ANA A7 ANA A8 XRA A9 XRA AA XRA AB XRA 62 F8 RM F9 SPHL FA JM CD CALL S CE ACI S CF RST S DO RNC D1 POP D D2 JNC S D3 OUT S D4 CNC S D5 PUSH D D6 SUI S byte

INTEL CORPORATION 3065 Bowers Avenue Santa Clara, California 95051 Tel: (408) 907-8080*

INTEL INTERNATIONAL Rue du Moulin a Papier 51-Boite 1 B-1160 Brussels, Belgium Tel. (02) 560 30 10

لمint 8085/8080 **Assembly Language** Reference Card

March 1979



©Intel Corporation, 1979

Nov: RG. 11	JOIR DATA T	ransfer (GROUP				AH	III TIME III	, Are	o roc	ICAL GRO	UF	
Nove	· reg = reg	-	Move Immed	IMMED, ADDR.		Ad	d· ×		ncrem	eni"		Lo	gical°
A.A. 71 A.B. 76 A.C. 76 A.D. 77 A.E. 78 A.H. 70 A.L. 71 A.M. 71	B A MOV- B C	E.A 5F E.B 58 E.C 59 E.D 5A E.E 5B E.H 5C E.L 5D E.M 5E	A, byte B, byte C, byte D, byte E, byte H, byte L, byte M, byte	3E 06 0E 16 1E 26 2E 36	ADD-	A B C D E H L M		INR -	ABCDEHLM	3C 04 0C 14 1C 24 2C 34	ANA	ABCDEHLM	A7 A0 A1 A2 A3 A4 A5
B.A 47 B.B 44 B.C 4 B.D 45 B.E 45 B.H 44 B.L 45 B.M 44) ! 2 MOV- 3 ! 5	H,A 67 H,B 60 H,C 61 H,D 62 H,E 63 H,H 64 H,L 65 H,M 66	Load. Immed B, dble LXI – D, dble H, dble SP, dble	01 11 21	ADC-	A B C D E H L M	8F 88 89 8A 8B 8C 8D 8E	INX - INX - NO FCAGS	B D H SP		XRA	ABCOEHLM	AF AB A9 AA AB AC AD AE
C,A 41 C,B 44 C,C 44 C,E 41 C,H 44 C,L 41 C,M 41	B MOV- B C	LA 6F LB 68 LC 69 LD 6A LE 6B LH 6C LL 6D LM 6E	Load/St LDAX B LDAX D LHLD ad LDA adr	0A 1A Ir 2A 3A 02	SU8 -	Subtr A B C D E	97 90 91 92 93	DCR-	ABCDEHLM	3D 05 0D 15 1D 25 2D 35	ORA	A B C D E H L M	87 80 81 82 83 84 85 86
D.A 5 D.B 5 D.C 5 D.D 5 D.E 5 D.H 5 D.L 5 D.M 5	0 1 MOV- 2 3 4 5	M.A 77 M.B 70 M.C 71 M.D 72 M.E 73 M.H 74 M.L 75	STAX D SHID ac V STA adr reg under	12 12 22 32 dur. adds	S88 -	HLMABCDE	94 95 96 9F 98 99 9A 9B	DCX- NO FLAGS.	B D H SP	08 18 28 38 ials	CMF	ABCOEHLM	BF BB BA BB BC BD BE
8- dble = c 16 in	bit data quantity onstant or logical l-bit data quantit structions)	arithmetic expr (Second byte Larithmetic expl ty (Second an	ession that evaluates to a of 2-byte instruction ression that evaluates to d. Third bytes of 3-bytes of 3-byte instruction	is) o-a yte	D	-	9C 9D 9E Add †	ST	AA C† AC† Rota		IMM A ADDR S	nmed DI by CI by Jl by	te C6 te CE te D6
· · · · · · · · · · · · · · · · · · ·	I flags (C. Z.S.P	AC) affected ARRY affected.	(exception INX and D		DAD-	B D H SP	09 19 29 39	RI RI R/	RC .	07 0F 17 1F	XI O	31 by VI by RI by RI by	te E6 te EE te F6

RANCH CONTR GROUP	IOL I/O AND MACHINE CONTROL	ASSEMBLER REFERENCE (Cont.)		
Jump	Stack Ops	Pseudo Instruction		
JMP adr C3	Гв с	General:		
JNZ adr C2	PUSH D D5	ORG		
JZ adr CA	H E5	END		
JNC adr D2	PSW F5	EQU		
JC adr DA	경기는 사람들은 그리고 하면 하는데 나를 다.	SET		
JPO adr E2	B C1	DS.		
JPE adr EA	PCP D D1	DB:		
JP adr F2	H E1	DW		
JM adr. FA	L PSW F1			
PCHL E9	XTHL E3	Moores		
, one	SPHL F9	MACRO		
Call	경험하다 하다 하다 하다 되었다.	ENDM		
CALL adr CD	[18] [18] [18] [18] [18] [18] [18]	LOCAL		
CNZ adr .C4	Input/Output	REPT		
CZ adr CC		IRP		
CNC adr D4	OUT byte D3	IRPC		
CC adr DC	IN byte DB	EXITM		
CPO adr E4		CAT I W		
CPE adr EC	Control			
CP adr F4		Relocation:		
CM adr FC	DI F3	ASEG NAME		
	EI FB	DSEG STKLN		
Return		CSEG STACK		
	NOP 00 HLT 76	PUBLIC MEMORY		
RET C9	HLT 76	EXTRN		
RNZ CO				
RZ C8	New Instructions	Conditional		
RNC DO	(8085 Only)	Assembly:		
RC D8		IF		
RPO E0	RIM 20	ELSE		
RPE E8	SIM 30	ENDIF		
RP FO				
RM F8	ASSEMBLER	Constant Definition		
	REFERENCE	08DH]		
Restart		1AH Hex		
Γο c7	Operators	이 이 시대를 가는데 집에 마이어 있었다.		
1 CF	[10] [11] [12] [13] [14] [15] [15] [15] [15] [15] [15] [15] [15	105D Decimal		
2 07	2006년 2018년 2010年 2018년	105]		
AST 3 DE		720 L Octal		
4 E7		720 J Octa		
5 EF		110118 Bigary		
6 F7	NOT	001108 J Binary		
7 FF		TEST 7		
	60 200	A ASCII		

FB EI FC CM

FE CPI FF RST 7

ASSEMBLED

TEST | ASCII

FD

adr byte adr

D

INTEL® 8080/8085 INSTRUCTION SET REFERENCE TABLES

Printed in U.S.A./A348/0481/100K BI


INTERNAL REGISTER ORGANIZATION

INTEL JAPAN CORPORATION

Flower Hill-Shinmachi East Bldg

1-23-9, Shinmachi, Setagaya-ku

Tokyo 154, Japan Tel. (03) 426-9261



DECICTED DAIR ORCANIZATION

	neu P	3/11414/			
-		""	В	(8/C) (16)	
	A (8)	FLAGS (8)	D	(D/E) (16)	
MOTE	E. Leftmost	н	(H/L) (16)		
byte	for arithme	Pro	. Prog. Ctr. (16)		
	ssing, Left first, Right	Str	Stack Ptr. (16)		

Flag Condition	Jus	mp	Ca		Return		
Zero=True Zero=False	JZ JNZ	CA C2	CZ	CC C4	RZ RNZ	CS	
Carry=True Carry=False	JC JNC	DA D2	CC	DC D4	RC RNC	D8 D0	
Sign=Positive Sign=Negative	JP JM	F2 FA	CP CM	F4 FC	RP RM	F0 F8	
Parity=Even Parity=Odd	JPE JPO	EA E2	CPE	EC E4	RPE	E8	
Unconditional	JMP	C3	CALL	CD	RET	C9	

BRANCH CONTROL INSTRUCTIONS

ACCUMULATOR OPERATIONS

	Code	Function
XRA A	AF	Clear A and Clear Carry
ORA A	87	Clear Carry
CMC	3F	Complement Carry
CMA	2F	Complement Accumulator
STC	37	Set Carry
RLC	07	Rotate Left
RRC .	OF	Rotate Right
RAL 1	17	Rotate Left Thru Carry
RAR	15	Rotate Right Thru Carry
DAA	27	Decimal Adjust Accum

REGISTER PAIR AND STACK OPERATIONS

	Re	Register Pair					
	PSW (A/F)	B (B/C)	D (D/E)	H/L)	SP	PC	Function
INX		03	13	-23	33		Increment Register Pair
DCX		08	18	28	38	1 1	Decrement Register Pair
LDAX		OA.	1A	7E(1)			Load A Indirect (Reg. Pair holds Adrs)
STAX		02	12	77(2)			Store A Indirect (Reg. Pair holds Adrs)
LHLD		1		2A			Load H / L Direct (Bytes 2 and 3 hold Adrs)
SHLD	- Laborita			22			Store H. L. Direct (Bytes 2 and 3 hold Adrs)
LXI		01	11	21	31	C3(3)	Load Reg. Pair Immediate (Bytes 2 and 3 hold immediate dat
PCHL			1			E9	Load PC with H/L (Branch to Adrs in H/L)
XCHG	**************************************		E	8			Exchange Reg. Pairs D. E. and H. L.
DAD		09	19	29	39		Add Reg. Pair to H/L
PUSH	F5	C5	D5	£5		, 1	Push Reg. Pair on Stack
POP	F1	C1	D1	E1		1	Pop Reg. Pair off Stack
XTHL		1.5		E3			Exchange H. L. with Top of Stack
SPHL					F9	1	Load SP with H/L