


1. Simulation Using Clock Signals

The full subtractor was simulated using clock signals with a 50% duty cycle.

- A – 80 ns
- B – 40 ns
- Bin – 20 ns



2. Simulation Using Force Commands

The full subtractor was tested using force commands for all input combinations.

