

I/O 1


I/O 2

2 Mode

- ① Minimum mode
- ② Maximum mode

Active high {  
 $y = 1 \rightarrow ON$   
 $y = 0 \rightarrow OFF$

Min mode  $\rightarrow$  Pin 33  $\rightarrow 1$




ADO—ADS & /  
 ↓  
 Multiplexed

9


Read data:

Step 1: Clk generator



## Read data:

Step 1: Clk generator



T<sub>1</sub>:

- ① MP 20 bits address generate
- $\overline{A23}$
- ② ALE=1  
(AD-A13)

T<sub>2</sub>:

- Prepares all the control signals
- MEM/IO
- $\overline{DEN}$ ,  $\overline{RD}$
- $\overline{WR}$ , Ready
- DT/R

T<sub>3</sub>:

- Actually reads or writes the data to MEM or I/O
- (DO-D15)

T<sub>4</sub>:

- All signals go back to default state

Step 2: Generate 20 bits address from segment offset.

(S<sub>4</sub>, S<sub>3</sub> → segment Identifier)

Step 3: Now, the address will be placed on the address line (ADD-A13) (20 bits)

Step 4: ALE=1; activates the latch & stores the 20 bit Address

Step 5: The address/location will be triggered & data communication process will start

Step 6:  $\overline{DEN}=0$ ; This will activate the Transceiver & activate the data lines (DO-D15)

Segment Identifier		
MSB	LSB	Segment
S <sub>4</sub>	S <sub>3</sub>	segment
0	0	ES
0	1	SS
1	0	CS
1	1	DS



$\overline{AD-AD19}$

DEN, RD  
 $\overline{WR}$ , Ready  
 $\overline{DT/R}$

$\overline{I/O}$  (DO-D15)

Step 2: Generate 20 bits address from segment offset.  
 $(S_4, S_3 \rightarrow \text{segment Identifier})$


Step 3: Now, the address will be placed on the address line (ADD-AD19) (20 bits)

Step 4: ALE=1; activates the latch & stores the 20 bit Address

Step 5: The address/Location will be triggered & data communication process will start

Step 6:  $\overline{DEN} = 0$ ; This will activate the Transreceivers & activate the data lines (DO-D15)

Segment Identifier		↓
MSB	LSB	
S <sub>4</sub>	S <sub>3</sub>	segment
0	0	ES
0	1	SS
1	0	CS
1	1	DS



10

Step 7: All the control signals will be prepared for reading from memory

$\overline{DEN} = 0$

$\overline{RD} = 0$

$\overline{MEM}/\overline{I/O} = 1$

$\overline{WR} = 1$

$DT/\overline{R} = 0$

Ready=0 (for slow I/O or memory, the value will be 1)

Step 8: Now the actual data ( $62\text{h}$ ) will be read by the CPU through (DO-D15)