Documentation of CPU project

Mahdi Haghverdi Seyed Husseini Husseini

June 12, 2023

Contents

1	Assem	ably	1
2	ISA		2
	2.1 IS	SA Table	2
		SA Instruction Formats	
		SA Encoding	4
3	Regist	ers	5
	3.1 N	umber Of Registers	5
		aming Conventions of Registers	6
		2.1 Register Specifications	6
		3.2.1.1 \$zero register	6
		3.2.1.2 \$at register	6
		3.2.1.3 a# registers	7
		3.2.1.4 1# registers	7
		3.2.1.5 t# registers	7
	3.3 C	apacity Of Registers	7
		egister file design	8
4	Contro	ol Unit	9
	4.1 C	ontrol Unit Signals Table	9
			11

Assembly

In this simple and short chapter, we will briefly explain the assembly language of our $\ensuremath{\mathsf{CPU}}$

The assembly language of our CPU looks like this:

```
add $a1, $zero, $a2
```

But how are is this language is formatted for us? look at this table:

Instruction format	command	register	register	register	don't care	funct
R-type	add	\$a1	\$a2	\$a3	000000	001

Table 1.1: R-type instruction assembly

Which means: add \$a1 to \$a2 and store the value in \$a3 registers.

Instruction format	command	register	register	immediate value	
V-type	andi	\$11	\$t8	0010101002	

Table 1.2: V-type instruction assembly

Which means: and \$11 with the imm value and store the result in \$t8.

ISA

In this chapter we will introduce the ISA of our CPU. Many different and important aspects of the ISA will be covered. Covered topics are:

- ISA Table
- ISA Instruction Formats
- ISA Encoding

2.1 ISA Table

The given ISA to our group consists of 12 commands, spread into arithmetic, logical, branching and memory categories.

Table 2.1: ISA table

Type	Assembly Instruction						
Arithmetic	add, sub, mul						
Logical	and, or, nor, nand, andi, ori						
Branching	bnq						
Memory	lw, sw						

CHAPTER 2. ISA 3

Do note that in our CPU all ISA instructions mentioned in table 2.1, deal with registers to get and store data; no operation can be dealt with direct access to memory.

2.2 ISA Instruction Formats

In this CPU we have two types of instruction formats: 1. R-type¹ 2. V-type²; and in this section we will go through details of this formats.

These are the the divided assembly instructions of the CPU:

Table 2.2: r-type and v-type instructions

Type	Assembly Instruction	Count
R-type	add, sub, mul, and, or, nor, nand	7
V-type	bnq, lw, sw, andi, ori	5

Our CPU instructions are 32-bit long; the instruction format for **recognizing the instruction**³, looks like this:

Table 2.3: Instruction format of r-type and v-type instructions

Type	Opcode	Rs	Rt	Rd Don't Care		Funct	
R	000	nnnn	nnnn	nnnn 14-bit		nnn	
Type	Opcode	Rs	Rt	immediate value			
V	nnn	nnnn	nnnn	21-bit			

¹Register format instruction

²Value format instruction

³encoding the assembly instruction in binary

CHAPTER 2. ISA 4

2.3 ISA Encoding

All CPUs only understand zeros and ones, in order to tell the CPU to do this and to do that, we have to encode the instructions.

The instruction code table is below:

Table 2.4: ISA encoding

Instruction (r-type)	Opcode	Funct	
add	000	001	
sub	000	010	
mul	000	011	
and	000	100	
or	000	101	
nor	000	110	
nand	000	111	
Instruction (v-type)	Opcode		
bnq	111		
lw 001			
sw 010			
andi 100			
ori	10	1	

Registers

In this chapter we will look at the register file of the CPU and the design decisions of this important part. Covered topics are:

- Number Of Registers
- Naming Conventions of Registers
- Capacity Of Registers
- Register file design

All the operations which take place in the CPU get their operands and store their results in the register file. For example the instruction:

```
add $r1, $r2, $r3
```

Which means r3 = r1 + r2, the data are fetched from the registers r1, r2 and r3.

There are some decisions for the design of the register file of the CPU which will be discussed below.

3.1 Number Of Registers

After discussions between the team members we decided to put 16 registers in the register file of the CPU.

With this number of registers, we can access them by a four-bit number, because $16=2^4$

3.2 Naming Conventions of Registers

The registers are names as follows:

- 1. \$zero
- 2. \$at
- 3. \$a#
 - \$a1
 - \$a2
 - \$a3
- 4. \$1#
 - \$11
 - \$12
 - \$13
- 5. \$t#
 - \$t1
 - \$t2
 - \$t3
 - \$t4
 - \$t5
 - \$t6
 - \$t7
 - \$t8

3.2.1 Register Specifications

These register specifications are done just for convenience and safety of the compiled programs. For example, a logical operation operands are better to be placed in \$1# registers. This convention will guarantee the data safety during the program execution.

3.2.1.1 \$zero register

Because the value 0 is used a lot, we put it here. This register will not be overwritten.

3.2.1.2 \$at register

This is the register provided for the assembler to use on its own.

3.2.1.3 a# registers

a# registers are named after the word arithmetic. These registers are specific for arithmetic operations.

3.2.1.4 l# registers

1# registers are named after the word logical. These registers are specific for arithmetic operations.


3.2.1.5 t# registers

t# registers are named after the word temporary. These registers can be used freely by the compiler or assembly programmer.

3.3 Capacity Of Registers

This CPU's registers are 32-bit registers with the capability of parallel load and read.

3.4 Register file design



Control Unit

Control Unit and Data Path are the two hearts of all CPUs. In this chapter we will show the design of our CPU's control unit.

Control unit, produces some signals to power on or power off some parts of the data path to control the data flow between the gates, registers, the alu and multiplexers of the data path. The table below shows all the control unit signals we need for our ISA (discussed in ISA chapter) Here is the table of all

4.1 Control Unit Signals Table

The meaning of zeros and ones in the table, are explained in the footnote of the table.

Table 4.1: Control Unit Signals

ori	0	1	0	1	0	0	or
andi ori	0	1	0	1	0	0	and
SW	×	1	×	×	1^{h}	0	add
	q0	1^d	1^f	1	0	0	add
bud	×	0	×	X	0	1^i	sub add add
nand	1	0	0	1	0	0	and or nor nand
nor	1	0	0	1	0	0	nor
or	₽	0	0	1	0	0	or
and	1	0	0	1	0	0	and
mul	+	0	0	1	0	0	add sub mul
sub	+	0	0	1	0	0	ans
add	1^a	00	0 6	19	0	0	add
Control Signal add sub mul and or nor nand bnq lw	RegDst	ALUSrc	MemToReg	RegWrite	MemWrite	Branch	ALUctrl

 a Rd b Rt c a register d immediate value e from ALU result to a register

from memory to a register g write to register from ALU h write to memory from ALU iput one in the branch's and gate.

4.2 Control Unit Design




Figure 4.1: Main Control Unit Design