```
MODULE decoder
//ma U4F.abl
//Tom Stoll, 4/11/00
//Intended for IOC555 Rev. X.X.X (F)
//Target Reference Designator: U4
//Revisions:
//Rev. A: Original Version
                                                                                    4/11/00
//Rev. B: Change name for new conventions
                                                                                    6/20/00
//Rev. C: New memory Map
                                                                                    10/19/00
//Rev. D: Changes for Rev. E: no NVRAM, new DAC's,
                                                                                    10/19/00
//Rev. B: Changes for Rev. E: No NVRAM, New DAC'S,
//Rev. E: Changes for Rev. F I/O card: new 7396 DAC's
//Rev. F: Changes for Rev. F I/O card: use 7247 DAC's
//Rev. G: Changes for Rev. G I/O card: remove AO signals
                                                                                   03/12/01
                                                                                    03/21/01
                                                                                   11/30/01
Declarations
//INPUTS
          A12, A13, A14, A22, A23, A28, A29, A30
                                                               pin 40,41,42,43,44,1,2,3;
          CS0, CS2, CS3
                                                               pin 27,8,9;
                                                               pin 5:
//OUTPUTS
          DPRAM A, SEM A, DPRAM B, SEM B
                                                              pin 10,11,12,13
                                                                                              istype 'com';
//C
                                                               pin 14
                                                                                              istype 'com';
         NVRAM
AI START, AI READ, AI OE, AI FLAGCLR
AOO, AO1, AO2, AO3, AO4, AO5
WRO1, WR23, WR45
DAC1, DAC2, DAC3, DAC AO
nDAC1, nDAC3, nDAC5
nDAC1, nDAC2, nDAC3
nDAC4, nDAC5, nDAC6
DAC12, DAC34, DAC56
DAC12, DAC34, DAC56
                                                                                              istype 'com';
                                                               pin 15,18,19,20
                                                              pin 21,23,24,30,31,33
pin 22,25,32
//C
                                                                                              istype 'com';
//c
                                                                                              istype 'com';
//D
//E
                                                               pin 22,24,30,32
                                                                                              istype 'com';
                                                              pin 21,24,31
pin 21,22,24
                                                                                              istype 'com';
                                                                                              istype 'com';
                                                               pin 25,31,32
                                                                                             istype 'com';
                                                               pin 23,30,33
                                                                                              istype 'com';
          READRESET
                                                               pin 14
                                                                                             istype 'com';
                                                                                              istype 'com';
          LATCH, LATCH2, RTCLK
                                                               pin 34,37,36
                                                               pin 35
                                                                                              istype 'com';
//INTERNAL NODES
          first, second, third, forth, thirdfourth
                                                               node;
          fifth, sixth, seventh, eighth
                                                              node;
          io cs3, an in, an out, misc1, misc2
                                                              node;
//F
          ao1, ao2, ao3, ao4, ao5, ao6
                                                              node;
                              = 1,0,.X.;
= [A12,A13,A14];
          H,L,X
          MEM ADDR
          IO ADDR
                               = [A22, A23];
          NUMBER
                               = [A28, A29, A30];
Equations
//NODE EQUATIONS
                               = NUMBER == [L,L,L];
          first
          second
                               = NUMBER == [L, L, H];
          third
                               = NUMBER == [L, H, L];
                               = NUMBER == [L, H, H];
          forth
                               = NUMBER == [H,L,L];
          fifth
                               = NUMBER == [H,L,H];
          sixth
          seventh
                               = NUMBER == [H,H,L];
          thirdfourth
                               = NUMBER == [L,H,X];
          io cs3
                               = (MEM ADDR == [L, L, L]) \& !CS3;
          an in
                               = (IO ADDR == [L,L]) & io cs3;
                               = (IO ADDR == [L,H]) & io cs3 & !RW;
= (IO ADDR == [H,L]) & io cs3;
          an out
          misc1
                               = (IO ADDR == [H,H]) & io cs3;
          misc2
//E
                               = an out & first;
          ao1
//E
                               = an out & second;
          ao2
//E
          ao3
                               = an out & third;
//E
          ao4
                               = an out & forth;
//E
          ao5
                               = an out & fifth;
                               = an out & sixth;
//E
          a06
//B
                              = (MEM ADDR == [L,L,L]) & (IO ADDR == [L,L]) & !CS3;

= (MEM ADDR == [L,L,L]) & (IO ADDR == [L,H]) & !CS3 & !RW;

= (MEM_ADDR == [L,L,L]) & (IO_ADDR == [H,L]) & !CS3;
          an in
//B
          an out
//B
          misc1
//OUTPUT EQUATIONS
          !DPRAM A
                               = (MEM ADDR == [L, L, L]) & !CS2;
```

```
!SEM A
                           = (MEM ADDR == [L,L,H]) & !CS2;
         !DPRAM B
                           = (MEM ADDR == [L,H,L]) & !CS2;
                           = (MEM_ADDR == [L,H,H]) & !CS2;
         !SEM_B
//B
//B
         !RTCLK
                           = (MEM ADDR == [H,L,H]) & !CS3;
                           = (MEM_ADDR == [H,L,L]) & !CS3;
         !NVRAM
                          = (MEM ADDR == [L,L,H]) & !CS3;
= (MEM_ADDR == [L,H,L]) & !CS3;
         !RTCLK
//C
         !NVRAM
         AI START
                           = an in & first;
         AI READ
                           = !AI OE;
                           = an in & third;
         !AI OE
         AI_FLAGCLR
                          = an_in & forth;
//c
//c
//c
//c
//c
         !A00
                           = an out & first;
         !A01
                           = an out & second;
         ! AO2
                           = an out & third;
         !A03
                           = an out & forth;
         !A04
                           = an out & fifth;
         !A05
                           = an out & sixth;
//C
//C
         WR01
                           = AOO !$ AO1;
                          = AO2 !$ AO3;
         WR23
                          = AO4 !$ AO5;
         WR45
//D
//D
//D
         DAC1
                          = ao1 !$ ao2;
         DAC2
                          = ao3 !$ ao4;
                          = ao5 !$ ao6;
= (IO_ADDR == [L,H]) & io_cs3 & A30;
         DAC3
//D
         DAC_A0
//E
         nDAC1
                           = ao1 !$ ao2;
//E
//E
         nDAC3
                           = ao3 !$ ao4;
                           = ao5 !$ ao6;
         nDAC5
//E
         DAC12
                           = an out & !A30;
//E
         DAC34
                           = an out & !A30;
//E
         DAC56
                           = an_out & !A30;
//F
//F
//F
//F
         !nDAC1
                          = an out & first;
         !nDAC2
                          = an out & second;
         !nDAC3
                          = an out & third;
         !nDAC4
                          = an out & forth;
         !nDAC5
                          = an out & fifth;
//F
         !nDAC6
                          = an_out & sixth;
//F
//F
//F
                          = nDAC1 !$ nDAC2;
= nDAC3 !$ nDAC4;
         DAC12
         DAC34
         DAC56
                           = nDAC5 !$ nDAC6;
         !LATCH
                           = misc1 & first;
                          = misc2 & first;
         !LATCH2
         !READRESET
                           = misc2 & thirdfourth;
//B
         !LATCH2
                          = misc & seventh;
                          = CS0 & !an out & !misc1 & !misc2 & RTCLK & AI OE;
= CS0 & !an out & !misc1 & RTCLK & AI OE;
         XOE
//B
//B
         XOE
                           = CSO & AOO & AO1 & AO2 & AO3 & AO4 & AO5 & LATCH2 & RTCLK & AI_OE;
```

END