Data Sheet: Technical Data

Document Number: P1021EC

Rev. O, 04/2011

P1021

TePBGA-689 31 mm x 31 mm

P1021 QorlQ Integrated Processor Hardware Specifications

The following list provides an overview of the feature set:

- Dual high-performance 32-bit cores, built on Power Architecture® technology:
 - 36-bit physical addressing
 - Double-precision floating-point support
 - 32 Kbyte L1 instruction cache and 32 Kbyte L1 data cache for each core
 - 533 MHz to 800 MHz clock frequency
- 256 Kbyte L2 cache with ECC. Also configurable as SRAM and stashing memory.
- Three 10/100/1000 Mbps enhanced three-speed Ethernet controllers (eTSECs)
 - TCP/IP acceleration, quality of service, and classification capabilities
 - IEEE® 1588 support
 - Lossless flow control
 - MII, RMII, RGMII, SGMII
- High-speed interfaces supporting various multiplexing options:
 - Four SerDes upto 2.5 GHz/lane multiplexed across controllers
 - Two PCI Express interfaces
 - Two SGMII interfaces
- High-Speed USB controller (USB 2.0)
 - Host and device support
 - Enhanced host controller interface (EHCI)
 - ULPI interface to PHY
- Enhanced secure digital host controller (SD/MMC)
- Enhanced Serial peripheral interface(eSPI)
- Integrated security engine
 - Protocol support includes ARC4, 3DES, AES, RSA/ECC, RNG, single-pass SSL/TLS
 - XOR acceleration
- 32-bit DDR2/DDR3 SDRAM memory controller with ECC support
- Programmable interrupt controller (PIC) compliant with OpenPIC standard

- · One four-channel DMA controller
- Two I²C controllers, DUART, timers
- Enhanced local bus controller (eLBC)
- QUICC Engine block
- Operating junction temperature (T_j) range: 0–125°C and -40°C–125°C (industrial specification)
- 31 × 31 mm 689-pin WB-TePBGA II (wire bond temperature-enhanced plastic BGA)



Table of Contents

11	Pin A	ssignments and Reset States 4		3.1	Ethernet Interface	95
	1.1	Ball Layout Diagrams 4		3.2	HDLC, BISYNC, Transparent, and Synchronous	UART
	1.2	Pinout Assignments			Interfaces	99
2	Electr	rical Characteristics		3.3	TDM/SI	101
	2.1	Overall DC Electrical Characteristics		3.4	UTOPIA Interface	103
	2.2	Power Sequencing		3.5	SPI Interface	105
	2.3	Power Down Requirements		3.6	GPIO	107
	2.4	RESET Initialization	4	Hardw	vare Design Considerations	.108
	2.5	Power-on Ramp Rate		4.1	Clocking	. 108
	2.6	Power Characteristics		4.2	Supply Power Default Setting	113
	2.7	Input Clocks		4.3	Power Supply Design and Sequencing	. 113
	2.8	DDR2 and DDR3 SDRAM43		4.4	Decoupling Recommendations	. 114
	2.9	eSPI 51		4.5	SerDes Block Power Supply Decoupling Recommen	ndations
	2.10	DUART			115	
	2.11	Ethernet: Enhanced Three-Speed Ethernet (eTSEC)		4.6	Connection Recommendations	115
		(10/100/1000 Mbps)—MII/RMII/RGMII/SGMII Electrical		4.7	Pull-Up and Pull-Down Resistor Requirements	. 115
		Characteristics		4.8	Output Buffer DC Impedance	116
	2.12	USB70		4.9	Configuration Pin Muxing	. 116
	2.13	Enhanced Local Bus		4.10	JTAG Configuration Signals	117
	2.14	Enhanced Secure Digital Host Controller (eSDHC) 77		4.11	Guidelines for High-Speed Interface Termination	. 119
	2.15	Programmable Interrupt Controller (PIC) Specifications79		4.12	Thermal	119
		JTAG	5	Packa	age Information	123
	2.17	l ² C 82		5.1	Package Parameters for the P1021 WB-TePBGA II.	123
	2.18	High-Speed Serial Interfaces (HSSI)		5.2	Ordering Information	. 125
	2.19	PCI Express	6	Produ	ct Documentation	. 125
3	QUIC	C Engine Block Specifications	7	Revisi	ion History	126

P1021 **Power Architecture Power Architecture** DDR2/DDR3 Security Acceleration e500 Core e500 Core **SDRAM Controller** 256 Kbyte L2 Cache 32 Kbyte 32 Kbyte 32 Kbyte 32 Kbyte **XOR** DUART, 2 × I²C, Timers, Interrupt Control, SD/MMC, SPI, USB 2.0/ULPI I-Cache D-Cache I-Cache D-Cache Power Management **Coherency Module** Enhanced Local Bus Controller (eLBC) System Bus On-Chip Network **QUICC Engine Block** 3 x Gigabit Ethernet 2 x PCI Express 4-ch DMA Accelerators 32-bit RISCs Serial DMA 64 K IRAM **Baud Rate** 24 K Interrupt 4-lane SERDES Generators MURAM Controller UCC5 UCC3 UCC7 Eth Mgmt SPI UCC1 Time Slot Assigner Communications Interfaces

Figure 1 shows the major functional units within the P1021.

Figure 1. P1021 Block Diagram

RMII

Up To 4 T1/E1

Core

UTOPIA

Acceleration

MII

Interface

1.1 Ball Layout Diagrams

The following figures show the top view of the 689-pin BGA ball map diagram and detailed quadrant views.




Figure 2. P1021 Top View Ballmap




Figure 3. P1021 Detail A Ballmap




Figure 4. P1021 Detail B Ballmap




Figure 5. P1021 Detail C Ballmap




Figure 6. P1021 Detail D Ballmap

1.2 Pinout Assignments

Table 1 provides the pinout listing.

Table 1. P1021 Pinout Listing

Signal	Package Pin Number	Pin Type	Power Supply	Notes
	DDR SDRAM Memo	ry Interface		
MDQ00	AJ8	I/O	GV _{DD}	_
MDQ01	AH8	I/O	GV _{DD}	_
MDQ02	AH5	I/O	GV _{DD}	_
MDQ03	AJ4	I/O	GV _{DD}	_
MDQ04	AJ9	I/O	GV _{DD}	_
MDQ05	AH9	I/O	GV _{DD}	_
MDQ06	AH6	I/O	GV _{DD}	_
MDQ07	AJ5	I/O	GV _{DD}	_
MDQ08	AF8	I/O	GV _{DD}	_
MDQ09	AE8	I/O	GV _{DD}	_
MDQ10	AF5	I/O	GV _{DD}	_
MDQ11	AG4	I/O	GV _{DD}	_
MDQ12	AG9	I/O	GV _{DD}	_
MDQ13	AF9	I/O	GV _{DD}	_
MDQ14	AE6	I/O	GV _{DD}	_
MDQ15	AE5	I/O	GV _{DD}	_
MDQ16	AH3	I/O	GV _{DD}	_
MDQ17	AH2	I/O	GV _{DD}	_
MDQ18	AE1	I/O	GV _{DD}	_
MDQ19	AE2	I/O	GV _{DD}	_
MDQ20	AH4	I/O	GV _{DD}	_
MDQ21	AJ3	I/O	GV _{DD}	_
MDQ22	AF2	I/O	GV _{DD}	_
MDQ23	AF1	I/O	GV _{DD}	_
MDQ24	AD4	I/O	GV _{DD}	_
MDQ25	AC4	I/O	GV _{DD}	_
MDQ26	Y5	I/O	GV _{DD}	_
MDQ27	W5	I/O	GV _{DD}	_
MDQ28	AF3	I/O	GV _{DD}	_

Table 1. P1021 Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
MDQ29	AE4	I/O	GV _{DD}	_
MDQ30	AB5	I/O	GV _{DD}	_
MDQ31	Y4	I/O	GV _{DD}	_
NC22	G4	NC	_	_
NC23	G3	NC	_	_
NC24	E2	NC	_	_
NC25	E4	NC	_	_
NC26	H5	NC	_	_
NC27	H4	NC	_	_
NC28	F2	NC	_	_
NC29	E1	NC	_	_
NC30	C1	NC	_	_
NC31	C3	NC	_	_
NC32	B4	NC	_	_
NC33	A4	NC	_	_
NC34	D1	NC	_	_
NC35	D2	NC	_	_
NC36	B3	NC	_	_
NC37	A3	NC	_	_
NC38	C5	NC	_	_
NC39	E6	NC	_	_
NC40	D9	NC	_	_
NC41	E9	NC	_	_
NC42	C4	NC	_	_
NC43	E5	NC	_	_
NC44	E8	NC	_	_
NC45	D8	NC	_	_
NC46	A6	NC	_	_
NC47	B7	NC	_	_
NC48	B10	NC	_	_
NC49	A11	NC	_	_
NC50	A5	NC	_	_
NC51	B6	NC	_	_

Table 1. P1021 Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
NC52	B9	NC	_	_
NC53	A10	NC	_	_
MECC00	AD2	I/O	GV _{DD}	_
MECC01	AC2	I/O	GV _{DD}	_
MECC02	W1	I/O	GV _{DD}	_
MECC03	V3	I/O	GV _{DD}	_
MECC04	AB2	I/O	GV _{DD}	_
MECC05	AD1	I/O	GV _{DD}	_
MECC06	Y1	I/O	GV _{DD}	_
MECC07	V6	I/O	GV _{DD}	_
MAPAR_ERR_B	N5	I	GV _{DD}	_
MAPAR_OUT	R5	0	GV _{DD}	_
MDM00	AH7	0	GV _{DD}	_
MDM01	AE7	0	GV _{DD}	_
MDM02	AH1	0	GV _{DD}	_
MDM03	AC1	0	GV _{DD}	_
NC57	G1	NC	_	_
NC58	C2	NC	_	_
NC59	F8	NC	_	_
NC60	A7	NC	_	_
MDM08	AA4	0	GV _{DD}	_
MDQS00	AJ6	I/O	GV _{DD}	_
MDQS01	AF6	I/O	GV _{DD}	_
MDQS02	AG2	I/O	GV _{DD}	_
MDQS03	AB3	I/O	GV _{DD}	_
NC61	F3	NC	_	_
NC62	B2	NC	_	_
NC63	D7	NC	_	_
NC64	A9	NC	_	_
MDQS08	AA1	I/O	GV _{DD}	_
MDQS_B00	AJ7	I/O	GV _{DD}	_
MDQS_B01	AF7	I/O	GV _{DD}	_
MDQS_B02	AG1	I/O	GV _{DD}	_

Table 1. P1021 Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
MDQS_B03	AB4	I/O	GV _{DD}	_
NC65	F4	NC	_	_
NC66	B1	NC	_	_
NC67	D6	NC	_	_
NC68	A8	NC	_	_
MDQS_B08	AB1	I/O	GV _{DD}	_
MBA00	K5	0	GV _{DD}	_
MBA01	L5	0	GV _{DD}	_
MBA02	T4	0	GV _{DD}	_
MA00	L6	0	GV _{DD}	_
MA01	M2	0	GV _{DD}	_
MA02	M1	0	GV _{DD}	_
MA03	M5	0	GV _{DD}	_
MA04	N1	0	GV _{DD}	_
MA05	P1	0	GV _{DD}	_
MA06	N4	0	GV _{DD}	_
MA07	P3	0	GV _{DD}	_
MA08	P2	0	GV _{DD}	_
MA09	R1	0	GV _{DD}	_
MA10	K6	0	GV _{DD}	_
MA11	R4	0	GV _{DD}	_
MA12	T5	0	GV _{DD}	_
MA13	J5	0	GV _{DD}	_
MA14	T3	0	GV _{DD}	_
MA15	U4	0	GV _{DD}	_
MWE_B	K2	0	GV _{DD}	_
MRAS_B	K1	0	GV _{DD}	_
MCAS_B	J3	0	GV _{DD}	_
MCS_B00	J2	0	GV _{DD}	_
MCS_B01	J6	0	GV _{DD}	_
NC69	J1	NC	_	_
NC70	G2	NC	_	_
MCKE00	U5	0	GV _{DD}	11

Table 1. P1021 Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
MCKE01	V1	0	GV _{DD}	11
NC71	U6	NC	_	_
NC72	V2	NC	_	_
MCK00	U2	0	GV _{DD}	_
MCK01	AD8	0	GV _{DD}	_
MCK02	D4	0	GV _{DD}	_
MCK03	T2	0	GV _{DD}	_
NC73	AC6	NC	_	_
NC74	F5	NC	_	_
MCK_B00	U1	0	GV _{DD}	_
MCK_B01	AD7	0	GV _{DD}	_
MCK_B02	D5	0	GV _{DD}	_
MCK_B03	T1	0	GV _{DD}	_
NC75	AC5	NC	_	_
NC76	F6	NC	_	_
MODT00	H1	0	GV _{DD}	_
MODT01	H6	0	GV _{DD}	_
NC77	J4	NC	_	_
NC78	F1	NC	_	_
MDIC00	C10	I/O	GV _{DD}	23
MDIC01	F10	I/O	GV _{DD}	23
	SerDes	•		
SD_TX_3	AD18	0	XV _{DD} _SRDS	_
SD_TX_2	AE17	0	XV _{DD} _SRDS	_
SD_TX_1	AE13	0	XV _{DD} _SRDS	_
SD_TX_0	AD12	0	XV _{DD} _SRDS	_
SD_TX_B3	AE18	0	XV _{DD} _SRDS	_
SD_TX_B2	AF17	0	XV _{DD} _SRDS	_
SD_TX_B1	AF13	0	XV _{DD} SRDS	_
SD_TX_B0	AE12	0	XV _{DD} _SRDS	_
SD_RX_3	AH18	I	XV _{DD} _SRDS	_
SD_RX_2	AH16	I	XV _{DD} _SRDS	_

Table 1. P1021 Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
SD_RX_1	AH14	I	XV _{DD} _SRDS	_
SD_RX_0	AH12	I	XV _{DD} _SRDS	_
SD_RX_B3	AJ18	I	XV _{DD} _SRDS	_
SD_RX_B2	AJ16	I	XV _{DD} _SRDS	_
SD_RX_B1	AJ14	I	XV _{DD} _SRDS	_
SD_RX_B0	AJ12	I	XV _{DD} _SRDS	_
SD_REF_CLK	AG15	I	XV _{DD} _SRDS	_
SD_REF_CLK_B	AF15	I	XV _{DD} _SRDS	_
SD_PLL_TPD	AE15	0	XV _{DD} _SRDS	15
SD_IMP_CAL_RX	AG11	I	XV _{DD} _SRDS	34
SD_IMP_CAL_TX	AF19	I	XV _{DD} _SRDS	34
SD_PLL_TPA	AD16	0	XV _{DD} _SRDS	15
	Enhanced Local Bus Co	ntroller Interface	•	
LAD00	B18	I/O	BV _{DD}	5,29
LAD01	E20	I/O	BV _{DD}	5,29
LAD02	A19	I/O	BV _{DD}	5,29
LAD03	B20	I/O	BV _{DD}	5,29
LAD04	D19	I/O	BV _{DD}	5,29
LAD05	A18	I/O	BV _{DD}	5,29
LAD06	B17	I/O	BV _{DD}	5,29
LAD07	C20	I/O	BV _{DD}	5,29
LAD08/CE_PA0	F19	I/O	BV _{DD}	5,29
LAD09	E10	I/O	BV _{DD}	5,29
LAD10	B16	I/O	BV _{DD}	5,29
LAD11	D14	I/O	BV _{DD}	5,29
LAD12	D17	I/O	BV _{DD}	5,29
LAD13	E11	I/O	BV _{DD}	5,29
LAD14	A16	I/O	BV _{DD}	5,29
LAD15	C15	I/O	BV _{DD}	5,29
LDP00/CE_PA11	E18	I/O	BV _{DD}	10
LDP01/CE_PA12	B19	I/O	BV _{DD}	10
LA16/CE_PA4	B21	I/O	BV _{DD}	,31

Table 1. P1021 Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
LA17/CE_PA5	A22	I/O	BV _{DD}	19
LA18/CE_PA6	C21	I/O	BV _{DD}	5
LA19/CE_PA7	F21	I/O	BV _{DD}	5
LA20/CE_PA8	E12	I/O	BV _{DD}	5,27
LA21/CE_PA9	A21	I/O	BV _{DD}	5,27
LA22/CE_PA10	D11	I/O	BV _{DD}	5,27
LA23/CE_PA17	E22	I/O	BV _{DD}	5
LA24/CE_PA18	F20	I/O	BV _{DD}	5
LA25/CE_PA19	E21	I/O	BV _{DD}	5
LA26/CE_PA20	B22	I/O	BV _{DD}	5
LA27/CE_PA21	F18	I/O	BV _{DD}	31
LA28/CE_PA13	A23	I/O	BV _{DD}	19
LA29/CE_PA25	B23	I/O	BV _{DD}	_
LA30/CE_PA26	C23	I/O	BV _{DD}	_
LA31/CE_PA30	D23	I/O	BV _{DD}	_
LCS_B00	D20	0	BV _{DD}	10
LCS_B01	A12	0	BV _{DD}	10
LCS_B02	E19	0	BV _{DD}	10
LCS_B03	D21	0	BV _{DD}	10
LCS_B04/CE_PA22	F11	I/O	BV _{DD}	10
LCS_B05/CE_PA23	D15	I/O	BV _{DD}	10
LCS_B06/CE_PA24	D13	0	BV _{DD}	10
LCS_B07/CE_PA27	A17	0	BV _{DD}	10
LWE_B00	F12	0	BV _{DD}	8,9
LWE_B01/CE_PB9	D12	I/O	BV _{DD}	
LBCTL/CE_PB20	E17	I/O	BV _{DD}	8
LALE	C17	0	BV _{DD}	8
LGPL0/CE_PA1	B12	I/O	BV _{DD}	
LGPL1/CE_PA2	C13	I/O	BV _{DD}	
LGPL2	A20	0	BV _{DD}	8
LGPL3/CE_PA3	D10	I/O	BV _{DD}	5
LGPL4	B13	I/O	BV _{DD}	36
LGPL5/CE_PA14	C19	I/O	BV _{DD}	5

Table 1. P1021 Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
LCLK00/CE_PA28	B15	I/O	BV _{DD}	_
LCLK01/CE_PA16	A15	I/O	BV _{DD}	_
CE_PB2	A13	I/O	BV _{DD}	_
CE_PB3	A14	I/O	BV _{DD}	_
	DMA		1	
DMA1_DREQ_B00	Y28	I	OV _{DD}	_
CE_PB18	W28	I/O	OV _{DD}	_
DMA1_DACK_B00	T28	0	OV _{DD}	37
CFG_MEM_DEBUG /CE_PB19	T29	I/O	OV _{DD}	_
DMA1_DDONE_B00	T26	0	OV _{DD}	_
CFG_DDR_DEBUG /CE_PA29	Y29	I/O	OV _{DD}	_
	Programmable Interru	upt Controller	1	
UDE0_B	J27	I	OV _{DD}	2
UDE1_B	K28	I	OV _{DD}	2
MCP0_B	AA27	I	OV _{DD}	2
MCP1_B	M25	I	OV _{DD}	2
IRQ00	L24	I	OV _{DD}	_
IRQ01	K26	I	OV _{DD}	_
IRQ02	K29	I	OV _{DD}	_
IRQ03	N25	I	OV _{DD}	_
IRQ04	L26	I	OV _{DD}	_
IRQ05	L29	I	OV _{DD}	_
CE_PB10	K27	I	OV _{DD}	_
IRQ_OUT_B	N29	0	OV _{DD}	2,4
	Voltage Sel	ect		
LVDD_VSEL	M28	I	OV _{DD}	28
BVDD_VSEL0	M29	I	OV _{DD}	28
BVDD_VSEL1	M27	I	OV _{DD}	28
CVDD_VSEL0	L28	I	OV _{DD}	28
CVDD_VSEL1	L27	I	OV _{DD}	28
	1588	1		
TSEC_1588_CLK_IN	AG21	I	LV _{DD}	_

Table 1. P1021 Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
TSEC_1588_TRIG_IN1	AH20	I	LV _{DD}	_
TSEC_1588_TRIG_IN2	AG20	I	LV _{DD}	_
TSEC_1588_ALARM_OUT1	AE20	0	LV _{DD}	5,9
TSEC_1588_ALARM_OUT2	AJ20	0	LV _{DD}	5,9
TSEC_1588_CLK_OUT	AG22	0	LV _{DD}	5,9
TSEC_1588_PULSE_OUT1	AH21	0	LV _{DD}	5,9
TSEC_1588_PULSE_OUT2	AJ22	0	LV _{DD}	5,9
	Ethernet Manageme	ent Interface		
EC_MDC	AD20	0	LV _{DD}	5,9
EC_MDIO	AJ21	I/O	LV _{DD}	_
	Gigabit Ethernet Ref	erence Clock	,	
EC_GTX_CLK125	AF24	I	LV _{DD}	26
	Enhanced Three Speed Et	hernet Controlle	r 1	
TSEC1_TXD07/TSEC3_TXD03	AF22	0	LV _{DD}	5,9
TSEC1_TXD06/TSEC3_TXD02	AD22	0	LV _{DD}	5,9
TSEC1_TXD05/TSEC3_TXD01	AD23	0	LV _{DD}	5,9
TSEC1_TXD04/TSEC3_TXD00	AE21	0	LV _{DD}	5,9
TSEC1_TXD03	AJ25	0	LV _{DD}	5,9
TSEC1_TXD02	AH28	0	LV _{DD}	5,9
TSEC1_TXD01	AE25	0	LV _{DD}	5,9
TSEC1_TXD00	AD24	0	LV _{DD}	5,9
TSEC1_TX_EN	AH24	0	LV _{DD}	33
TSEC1_TX_ER	AF23	0	LV _{DD}	5,9
TSEC1_TX_CLK/ TSEC1_GTX_CLK125	AJ24	I	LV _{DD}	_
TSEC1_GTX_CLK	AG25	0	LV _{DD}	_
TSEC1_CRS/TSEC3_RX_DV	AJ27	I/O	LV _{DD}	_
TSEC1_COL/TSEC3_RX_CLK	AH26	ı	LV _{DD}	_
TSEC1_RXD07/TSEC3_RXD03	AG23	I	LV _{DD}	_
TSEC1_RXD06/TSEC3_RXD02	AH22	I	LV _{DD}	_
TSEC1_RXD05/TSEC3_RXD01	AJ23	I	LV _{DD}	_
TSEC1_RXD04/TSEC3_RXD00	AE24	I	LV _{DD}	_

Table 1. P1021 Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
TSEC1_RXD03	AJ28	I	LV _{DD}	_
TSEC1_RXD02	AE22	I	LV _{DD}	_
TSEC1_RXD01	AD21	I	LV _{DD}	_
TSEC1_RXD00	AH25	I	LV _{DD}	_
TSEC1_RX_DV	AJ26	I	LV _{DD}	_
TSEC1_RX_ER	AH23	I	LV _{DD}	_
TSEC1_RX_CLK	AG26	I	LV _{DD}	_
	Three Speed Etherne	et Controller 3		
NC82	AE26	NC		_
NC83	AF26	NC	_	_
TSEC3_TX_EN	AB24	0	LV _{DD}	33
TSEC3_GTX_CLK	AB25	0	LV _{DD}	_
NC84	AG29	NC	_	_
NC85	AA25	NC	_	_
CFG_DRAM_TYPE	AF27	I	LV _{DD}	_
NC86	Y24	NC	_	_
NC87	AA26	NC	_	_
CFG_IO_PORTS3	AE29	I	LV _{DD}	_
NC88	AA24	NC		_
NC89	AG28	NC		_
TSEC3_RX_ER	AD25	I/O	LV _{DD}	_
TSEC3_TX_CLK	AE27	I	LV _{DD}	_
NC90	AD27	NC		_
NC91	AB26	NC		_
NC92	AC26	NC	_	_
NC93	AD26	NC		_
NC94	AB27	NC	_	_
NC95	AD28	NC	_	_
NC96	AF29	NC	_	_
NC97	AF28	NC	_	_
NC98	AD29	NC	_	_
NC99	AE28	NC	_	_

Table 1. P1021 Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
NC100	AC29	NC	_	_
	DUART		,	
UART_SOUT00	J26	0	OV _{DD}	27
UART_SOUT01/CE_PB17	J25	I/O	OV _{DD}	8
UART_SIN00	H29	I	OV _{DD}	_
UART_SIN01/CE_PB16	G24	I/O	OV _{DD}	_
UART_CTS_B00	J28	I	OV _{DD}	_
UART_CTS_B01/CE_PB14	H24	I/O	OV _{DD}	_
UART_RTS_B00	J29	0	OV _{DD}	5
UART_RTS_B01/CE_PB15	J24	0	OV _{DD}	5
	I2C			
IIC1	H28	I/O	OV _{DD}	4,18
IIC1_SCL	G27	I/O	OV _{DD}	4,18
IIC2_SDA/CE_PB21	H26	I/O	OV _{DD}	18
IIC2_SCL/CE_PB22	H25	I/O	OV _{DD}	18
	eSDHC			
SDHC_DATA00	G28	I/O	CV _{DD}	_
SDHC_DATA01	F27	I/O	CV _{DD}	_
SDHC_DATA02	G25	I/O	CV _{DD}	_
SDHC_DATA03	G26	I/O	CV _{DD}	_
SDHC_CMD	F26	I/O	CV _{DD}	_
SDHC_CLK	G29	0	CV _{DD}	_
	SPI			
SPI_MISO	F28	I	CV _{DD}	_
SPI_MOSI	F25	I/O	CV _{DD}	_
SPI_CS0_B/SDHC_DATA04	D28	I/O	CV _{DD}	_
SPI_CS1_B/SDHC_DATA05	E26	I/O	CV _{DD}	_
SPI_CS2_B/SDHC_DATA06	F29	I/O	CV _{DD}	_
SPI_CS3_B/SDHC_DATA07	E29	I/O	CV _{DD}	_
SPI_CLK	D29	0	CV _{DD}	_
	USB			
USB_NXT	B26	I	CV _{DD}	_

Table 1. P1021 Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
USB_DIR	A28	I	CV _{DD}	_
USB_STP	B29	0	CV _{DD}	37
USB_PWRFAULT	C29	I	CV _{DD}	_
USB_CLK	D27	I	CV _{DD}	_
USB_D07	C28	I/O	CV _{DD}	_
USB_D06	C25	I/O	CV _{DD}	_
USB_D05	B28	I/O	CV _{DD}	_
USB_D04	B25	I/O	CV _{DD}	_
USB_D03	D26	I/O	CV _{DD}	_
USB_D02	A27	I/O	CV _{DD}	_
USB_D01	A26	I/O	CV _{DD}	_
USB_D00	C26	I/O	CV _{DD}	_
	General-Purpose Ir	nput/Output	1	
CE_PB4	R28	I/O	OV_{DD}	_
CE_PB6	R26	I/O	OV_{DD}	_
CE_PB11	P29	I/O	OV_{DD}	_
CE_PB7	N24	I/O	OV_DD	_
CE_PB5	U29	I/O	OV_DD	_
CE_PB0	R24	I/O	OV_DD	_
CE_PA31	R29	I/O	OV_DD	_
CE_PB1	R25	I/O	OV_DD	_
SDHC_CD/CE_PB12	F22	I/O	BV _{DD}	_
SDHC_WP/CE_PB13	A24	I/O	BV _{DD}	_
USB_PCTL0/CE_PB8	A25	I/O	BV _{DD}	_
USB_PCTL1/CE_PA15	D24	I/O	BV _{DD}	_
CE_PB29	F23	I/O	BV _{DD}	_
CE_PB30	E23	I/O	BV _{DD}	_
CE_PB31	F24	I/O	BV _{DD}	_
CE_PC0	E24	I/O	BV _{DD}	_
	System Cor	ntrol	l L	
HRESET_B	W25	1	OV _{DD}	_
HRESET_REQ_B	U24	0	OV _{DD}	19

Table 1. P1021 Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
SRESET_B	W24	I	OV _{DD}	_
CKSTP_IN0_B	AA29	I	OV _{DD}	2
CKSTP_IN1_B	AB29	I	OV _{DD}	2
CKSTP_OUT0_B	V25	0	OV _{DD}	2,4
CKSTP_OUT1_B	Y27	0	OV _{DD}	2,4
	Debug	I		
TRIG_IN	AB28	I	OV _{DD}	
TRIG_OUT	U28	0	OV _{DD}	8,9
READY_P1	W26	0	OV _{DD}	8
MSRCID00/LB_MSRCID00/ PLL_PER_OUT00/CE_PB23	P28	I/O	OV _{DD}	_
MSRCID01/LB_MSRCID01/ PLL_PER_OUT01/CE_PB24	R27	I/O	OV _{DD}	19
MSRCID02/LB_MSRCID02/ PLL_PER_OUT02/CE_PB25	P27	I/O	OV _{DD}	19
MSRCID03/LB_MSRCID03/ PLL_PER_OUT03/CE_PB26	P26	I/O	OV _{DD}	19
MSRCID04/LB_MSRCID04/ PLL_UP_DN/CE_PB27	N26	I/O	OV _{DD}	27
MDVAL/LB_MDVAL/ PLL_PER_VALID/CE_PB28	M24	I/O	OV _{DD}	19
	Clocks			
CLK_OUT	T24	0	OV _{DD}	11
RTC	K24	1	OV _{DD}	_
DDRCLK	AC9	1	OV _{DD}	25
SYSCLK	W29	1	OV _{DD}	_
	DFT	•	· '	
SCAN_MODE_B	W27	I	OV _{DD}	37
TEST_SEL_B	AA28	I	OV _{DD}	37
	JTAG	1		
TCK	V29	I	OV _{DD}	_
TDI	T25	I	OV _{DD}	12
TDO	V28	0	OV _{DD}	11
TMS	U26	1	OV _{DD}	12

Table 1. P1021 Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
TRST_B	V26	I	OV _{DD}	12
	Power Manage	ement	,	
ASLEEP	U25	0	OV _{DD}	19
NC1	G6	NC	_	_
NC2	Y14	NC	_	_
NC3	Y15	NC	_	_
NC4	Y16	NC	_	_
NC5	AE10	NC	_	_
NC6	AF10	NC	_	_
NC9	E14	NC	_	_
NC10	E13	NC	_	_
NC15	W6	NC	_	_
	Power and Groun	d Signals		
GND	AH10	_		_
GND	AJ10	_	_	_
GND	AD10	_	_	_
NC20	E16	NC	_	_
NC21	E15	NC	_	_
AGND_SRDS	AD15	_	_	_
AV _{DD} _CORE0	F16	_	_	17,32
AV _{DD} _CORE1	F15		_	17,32
AV _{DD} _DDR	Y10	_	_	17
NC102	F14	NC	_	_
AV _{DD} PLAT	V24	_	_	17
AV _{DD} _SRDS	AD14	_	_	17
BV_DD	B24	_	_	_
BV _{DD}	C12	_	_	_
BV_DD	C14	_	_	_
BV _{DD}	C16	_	_	_
BV_DD	C22	_	_	_
BV_DD	D18	_	_	_
BV _{DD}	G20	_	_	_

Table 1. P1021 Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
CV _{DD}	C27	_	_	_
CV _{DD}	E25	_	_	_
CV _{DD}	E27	_	_	_
GV _{DD}	A2	_	_	_
GV _{DD}	B8	_	_	_
GV _{DD}	B11	_	_	_
GV _{DD}	C7	_	_	_
GV _{DD}	C9	_	_	_
GV _{DD}	D3	_	_	_
GV _{DD}	E7	_	_	_
GV _{DD}	F9	_	_	_
GV _{DD}	G10	_	_	_
GV _{DD}	H2	_	_	_
GV _{DD}	K3	_	_	_
GV _{DD}	K7	_	_	_
GV _{DD}	L2	_	_	_
GV _{DD}	L3	_	_	_
GV _{DD}	L4	_	_	_
GV _{DD}	N3	_	_	_
GV _{DD}	N6	_	_	_
GV _{DD}	P4	_	_	_
GV _{DD}	R2	_	_	_
GV _{DD}	U3	_	_	_
GV _{DD}	V5	_	_	_
GV _{DD}	W3	_	_	_
GV _{DD}	Y2	_	_	_
GV _{DD}	AA2	_	_	_
GV _{DD}	AA3	_	_	_
GV _{DD}	AA5	_	_	_
GV _{DD}	AA7	_	_	_
GV _{DD}	AB6	_	_	_
GV _{DD}	AD5	_	_	_
GV _{DD}	AD9	_	_	_

Table 1. P1021 Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
GV _{DD}	AE3	_	_	_
GV _{DD}	AF4	_	_	_
GV _{DD}	AG6	_	_	_
GV _{DD}	AG8	_	_	_
GV _{DD}	AJ2	_	_	_
LV _{DD}	Y23	_	_	_
LV _{DD}	AC21	_	_	_
LV _{DD}	AC25	_	_	_
LV _{DD}	AC27	_	_	_
LV _{DD}	AE23	_	_	_
LV _{DD}	AF21	_	_	_
LV _{DD}	AF25	_	_	_
LV _{DD}	AH27	_	_	_
LV _{DD}	AH29	_	_	_
SV _{DD} _SRDS	AG16	_	_	_
SV _{DD} _SRDS	AH13	_	_	_
SV _{DD} _SRDS	AH17	_	_	_
SV _{DD} _SRDS	AJ11	_	_	_
SV _{DD} _SRDS	AJ15	_	_	_
SV _{DD} _SRDS	AJ19	_	_	_
SGND_SRDS	AG12	_	_	_
SGND_SRDS	AG13	_	_	_
SGND_SRDS	AG14	_	_	_
SGND_SRDS	AG17	_	_	_
SGND_SRDS	AG18	_	_	_
SGND_SRDS	AG19	_	_	_
SGND_SRDS	AH11	_	_	_
SGND_SRDS	AH15	_	_	_
SGND_SRDS	AH19	_	_	_
SGND_SRDS	AJ13	_	_	_
SGND_SRDS	AJ17	_	_	_
XV _{DD} _SRDS	AD13	_	_	_
XV _{DD} _SRDS	AD17	_	_	_

Table 1. P1021 Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
XV _{DD} _SRDS	AE11	_	_	_
XV _{DD} _SRDS	AE19	_	_	_
XV _{DD} _SRDS	AF14	_	_	_
XV _{DD} _SRDS	AF16	_	_	_
XGND_SRDS	AD11	_	_	_
XGND_SRDS	AD19	_	_	_
XGND_SRDS	AE14	_	_	_
XGND_SRDS	AE16	_	_	_
XGND_SRDS	AF11	_	_	_
XGND_SRDS	AF12	_	_	_
XGND_SRDS	AF18	_	_	_
XGND_SRDS	AG10	_	_	_
MVREF	R6	_	_	_
OV _{DD}	K23	_	_	_
OV _{DD}	L25	_	_	_
OV _{DD}	N27	_	_	_
OV _{DD}	P25	_	_	_
OV _{DD}	U27	_	_	_
OV _{DD}	Y26	_	_	_
NC103	F13	NC	_	_
NC104	P6	NC	_	_
V _{DD}	K10		_	_
V _{DD}	K11		_	_
V _{DD}	K12		_	_
V _{DD}	K13		_	_
V _{DD}	K14		_	_
V _{DD}	L10		_	_
V _{DD}	M10		_	_
V _{DDC}	K15	_	_	_
V _{DDC}	K17	_	_	_
V _{DDC}	K19	_	_	_
V _{DDC}	K16	_	_	_
V _{DDC}	L20	_	_	_

Table 1. P1021 Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
V_{DDC}	K18	_	_	_
V _{DDC}	K20	_	_	_
V _{DDC}	N10	_	_	_
V _{DDC}	N20	_	_	_
V _{DDC}	M20	_	_	_
V _{DDC}	R10	_	_	_
V _{DDC}	R20	_	_	_
V _{DDC}	P10	_	_	_
V _{DDC}	P20	_	_	_
V _{DDC}	U10	_	_	_
V _{DDC}	U20	_	_	_
V_{DDC}	T10	_	_	_
V_{DDC}	T20	_	_	_
V_{DDC}	W10	_	_	_
V_{DDC}	V10	_	_	_
V_{DDC}	V20	_	_	_
V_{DDC}	W20	_	_	_
V _{DDC}	Y11	_	_	_
V _{DDC}	Y19	_	_	_
GND	A1	_	_	_
GND	A29	_	_	_
GND	B5	_	_	_
GND	B14	_	_	_
GND	B27	_	_	_
GND	C6	_	_	_
GND	C8	_	_	_
GND	C11	_	_	_
GND	C18	_	_	_
GND	C24	_	_	_
GND	D16	_	_	_
GND	D22	_	_	_
GND	D25	_	_	_
GND	E3	_	_	_

Table 1. P1021 Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
GND	E28	_	_	_
GND	F7	_	_	_
GND	G5	_	_	_
GND	G9	_	_	_
GND	G21	_	_	_
GND	H3	_	_	_
GND	H27	_	_	_
GND	J7	_	_	_
GND	J23	_	_	_
GND	K4	_	_	_
GND	F17	_	_	_
GND	L12	_	_	_
GND	L14	_	_	_
GND	L16	_	_	_
GND	L18	_	_	_
GND	M11	_	_	_
GND	K25	_	_	_
GND	L1	_	_	_
GND	L11	_	_	_
GND	L13	_	_	_
GND	L15	_	_	_
GND	L17	_	_	_
GND	L19	_	_	_
GND	M3	_	_	_
GND	M4	_	_	_
GND	M6	_	_	_
GND	M19	_	_	_
GND	M12	_	_	_
GND	M13	_	_	_
GND	M14	_	_	_
GND	M15	_	_	_
GND	M16	_	_	_
GND	M17	_	_	_

Table 1. P1021 Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
GND	M18	_	_	_
GND	P11	_	_	_
GND	M26	_	_	_
GND	N2	_	_	_
GND	N11	_	_	_
GND	N12	_	_	_
GND	N13	_	_	_
GND	N14	_	_	_
GND	N15	_	_	_
GND	N16	_	_	_
GND	N17	_	_	_
GND	N18	_	_	_
GND	N19	_	_	_
GND	N28	_	_	_
GND	P5	_	_	_
GND	P19	_	_	_
GND	P12	_	_	_
GND	P13	_	_	_
GND	P14	_	_	_
GND	P15	_	_	_
GND	P16	_	_	_
GND	P17	_	_	_
GND	P18	_	_	_
GND	T11	_	_	_
GND	P24	_	_	_
GND	R3	_	_	_
GND	R11	_	_	_
GND	R12	_	_	_
GND	R13	_	_	_
GND	R14	_	_	_
GND	R15	_	_	_
GND	R16	_	_	_
GND	R17	_	_	_

Table 1. P1021 Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
GND	R18	_	_	_
GND	R19	_	_	_
GND	T6	_	_	_
GND	T19	_	_	_
GND	T12	_	_	_
GND	T13	_	_	_
GND	T14	_	_	_
GND	T15	_	_	_
GND	T16	_	_	_
GND	T17	_	_	_
GND	T18	_	_	_
GND	V11	_	_	_
GND	T27	_	_	_
GND	U11	_	_	_
GND	U12	_	_	_
GND	U13	_	_	_
GND	U14	_	_	_
GND	U15	_	_	_
GND	U16	_	_	_
GND	U17	_	_	_
GND	U18	_	_	_
GND	U19	_	_	_
GND	V4	_	_	_
GND	V19	_	_	_
GND	V12	_	_	_
GND	V13	_	_	_
GND	V14	_	_	_
GND	V15	_	_	_
GND	V16	_	_	_
GND	V17	_	_	_
GND	V18	_	_	_
GND	W12	_	_	_
GND	V27	_	_	_

Table 1. P1021 Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
GND	W2	_	_	_
GND	W4	_	_	_
GND	W11	_	_	_
GND	W13	_	_	_
GND	W14	_	_	_
GND	W15	_	_	_
GND	W16	_	_	_
GND	W17	_	_	_
GND	W19	_	_	_
GND	Y3	_	_	_
GND	Y6	_	_	_
GND	Y7	_	_	_
GND	W18	_	_	_
V _{DDC}	Y12	_	_	_
GND	Y13	_	_	_
GND	Y17	_	_	_
V _{DDC}	Y18	_	_	_
V _{DDC}	Y20	_	_	_
GND	Y25	_	_	_
GND	AA6	_	_	_
GND	AA23	_	_	_
GND	AC3	_	_	_
GND	AC10	_	_	_
GND	AC20	_	_	_
GND	AC24	_	_	_
GND	AC28	_	_	_
GND	AD3	_	_	_
GND	AD6	_	_	_
GND	AE9	_	_	_
GND	AF20	_	_	_
GND	AG3	_	_	_
GND	AG5	_	_	_
GND	AG7	_	_	

Table 1. P1021 Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
GND	AG24	_	_	_
GND	AG27	_	_	_
GND	AJ1	_	_	_
GND	AJ29	_	_	_

Note:

- 1. All multiplexed signals are listed only once and do not re-occur.
- 2. Recommend that a weak pull-up resistor (2–10 K Ω) be placed on this pin to OVDD.
- 4. This pin is an open drain signal.
- 5. This pin is a reset configuration pin. It has a weak internal pull-up, P-FET, which is enabled only when the processor is in the reset state. This pull-up is designed such that it can be overpowered by an external 4.7-kΩ pull-down resistor. However, if the signal is intended to be high after reset, and if there is any device on the net which might pull down the value of the net at reset, a pullup or active driver is needed.
- 8. The value of LALE, LGPL2, LBCTL, LWE_B00, UART_SOUT1, and READY_P1 at reset sets the e500 core clock to CCB Clock PLL ratio. These pins require 4.7-kΩ pull-up or pull-down resistors. See Section 4.1.4, "e500 Core PLL Ratio."
- 9. Functionally, this pin is an output, but structurally it is an I/O because it either samples configuration input during reset or because it has other manufacturing test functions. This pin is described as an I/O for boundary scan.
- 10. If this pin is configured for local bus controller usage, it is recommended that a weak pull-up resistor (2–10 $K\Omega$) be placed on this pin to BVDD, ensuring that there is no random chip select assertion due to possible noise or other factors.
- 11. This output is actively driven during reset rather than being three-stated during reset.
- 12. These JTAG pins have weak internal pull-up P-FETs that are always enabled.
- 15. Do not connect.
- 17. Independent supplies derived from board VDD.
- 18. Recommend that a pull-up resistor (\sim 1 k Ω) be placed on this pin to OVDD.
- The following pins must NOT be pulled down during power-on reset: LA28, LA17, HRESET_REQ, MSRCID[1:3], MDVAL, ASLEEP.
- 23. For DDR2 MDIC[0] is grounded through an $18.2-\Omega$ (full-strength mode) or $36.4-\Omega$ (half-strength mode) precision 1% resistor and Dn_MDIC[1] is connected to GVDD through an $18.2-\Omega$ (full-strength mode) or $36.4-\Omega$ (half-strength mode) precision 1% resistor. These pins are used for automatic calibration of the DDR IOs. The calibration resistor value for DDR3 should be $20-\Omega$ (full-strength mode) or $40-\Omega$ (half-strength mode).

Table 1. P1021 Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes	
--------	--------------------	----------	--------------	-------	--

- 25. DDRCLK input is only required when the P1021 DDR controller is running in asynchronous mode. When the DDR controller is configured to run in synchronous mode via POR setting cfg_ddr_pll[0:2] = 111, the DDRCLK input is not required. It is recommended that users tie it off to GND when DDR controller is running in synchronous mode. See the P1021 QorlQ™ Integrated Host Processor Family Reference Manual, the "Clock Signals" section and the "DDR Complex Clock PLL Ratio" table in the "DDR PLL Ratio" section, for a more detailed description of DDR controller operation in asynchronous and synchronous modes
- 26. EC_GTX_CLK125 is a 125-MHz input clock shared among all eTSEC ports in the following modes: RGMII. If none of the eTSEC ports is operating in these modes, the EC_GTX_CLK125 input can be tied off to GND.
- 27. These POR configuration inputs may be used in the future to control functionality. It is advised that boards are built with the ability to pulldown these pins .LA[20:22], UART_SOUT[0], and MSRCID[4] are reserved for future reset configuration.
- 28. Incorrect settings can lead to irreversible device damage.
- 29. The value of LAD[0:15] during reset sets the upper 16 bits of the GPPORCR.
- 31. The value of LA27 and LA16 during reset is used to determine CPU boot configuration. See the "CPU Boot POR Configuration," section in the applicable device reference manual.
- 32. It must be the same as V_{DD}_Core.
- 33. When eTSEC1 and eTSEC3 are used as parallel interfaces, pins TSEC1_TX_EN and TSEC3_TX_EN requires an external 4.7-k_ pull-down resistor to prevent PHY from seeing a valid Transmit Enable before it is actively driven. However, because of the pull-down resistor on TSEC3_TX_EN cause the eSDHC card-detect (cfg_sdhc_cd_pol_sel) to be inverted, the inversion should be overridden from the SDHCDCR [CD_INV] debug control register.
- 34. SD_IMP_CAL_RX should be grounded through an $200-\Omega$ precision 1% resistor and SD_IMP_CAL_TX is grounded through an $100-\Omega$ precision 1% resistor.
- 36. For systems which boot from Local Bus (GPCM)-controlled NOR flash or (FCM)-controlled NAND flash, a pull-up on LGPL4 is required.
- 37. Refer to Section 4.7, "Pull-Up and Pull-Down Resistor Requirements," for the correct settings.

2 Electrical Characteristics

This section provides the AC and DC electrical specifications. The processor is currently targeted to these specifications. Some of these specifications are independent of the I/O cell, but are included for a more complete reference. These are not purely I/O buffer design specifications.

2.1 Overall DC Electrical Characteristics

This section covers the ratings, conditions, and other characteristics.

2.1.1 Absolute Maximum Ratings

Table 2 provides the absolute maximum ratings.

Table 2. Absolute Maximum Ratings¹

Characteristic	Symbol	Max Value	Unit	Notes
Core 0 and platform supply voltage	V_{DDC}	-0.3 to 1.05	V	_
Core 1 supply voltage	V_{DD}	-0.3 to 1.05	V	_

Table 2. Absolute Maximum Ratings¹ (continued)

Characteristic		Symbol	Max Value	Unit	Notes
PLL supply voltage		AV _{DD} _CORE0 AV _{DD} _CORE1 AV _{DD} _DDR AV _{DD} _PLAT AV _{DD} _SRDS	-0.3 to 1.05	V	8
Core power supp	ly for SerDes transceivers	SV _{DD} SRDS	-0.3 to 1.05	V	_
Pad power supply	for SerDes transceivers	XV _{DD} SRDS	-0.3 to 1.05	V	_
DDR2/3 DRAM I/	O voltage	GV _{DD}	-0.3 to 1.98	V	_
Three-speed Ethernet I/O, MII management voltage (eTSEC)		LV _{DD}	-0.3 to 3.63 -0.3 to 2.75	V	1,4
DUART, system control and power management, I ² C, and JTAG I/O voltage		OV _{DD}	-0.3 to 3.63	V	_
USB, eSPI, eSDHC		CV _{DD}	-0.3 to 3.63 -0.3 to 2.75 -0.3 to 1.98	V	_
Enhanced local bus I/O voltage		BV _{DD}	-0.3 to 3.63 -0.3 to 2.75 -0.3 to 1.98	V	_
Input voltage	DDR2/DDR3 DRAM signals	MV _{IN}	-0.3 to (GV _{DD} + 0.3)	V	2, 7
	DDR2/DDR3 DRAM reference	MV _{REF}	-0.3 to (GV _{DD} /2 + 0.3)	V	_
	Three-speed Ethernet signals	LV _{IN}	-0.3 to (LV _{DD} + 0.3)	V	3, 7
	Enhanced local bus signals	BV _{IN}	-0.3 to (BV _{DD} + 0.3)	_	5
	DUART, SYSCLK, system control and power management, I ² C, clocking, I/O voltage select, and JTAG I/O voltage	OV _{IN}	-0.3 to (OV _{DD} + 0.3)	V	6, 7
	USB, eSPI, eSDHC	CV _{IN}	-0.3 to (CV _{DD} + 0.3)	٧	4
	SerDes signals	XV _{IN}	-0.3 to (XV _{DD} + 0.3)	V	_

Electrical Characteristics

Table 2. Absolute Maximum Ratings¹ (continued)

Characteristic	Symbol	Max Value	Unit	Notes
Storage temperature range	T _{STG}	-55 to 150	°C	-

- 1. Functional operating conditions are given in Table 3. Absolute maximum ratings are stress ratings only, and functional operation at the maximums is not guaranteed. Stresses beyond those listed may affect device reliability or cause permanent damage to the device.
- 2. Caution: MVIN must not exceed GVDD by more than 0.3 V. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- 3. Caution: LVIN must not exceed LVDD by more than 0.3 V. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- 4. Caution: CVIN must not exceed CVDD by more than 0.3 V. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- 5. Caution: BVIN must not exceed BVDD by more than 0.3 V. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- 6. Caution: OVIN must not exceed OVDD by more than 0.3 V. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- 7. (C,X,B,G,L,O)VIN and MV_{REF} may overshoot/undershoot to a voltage and for a maximum duration as shown in Figure 7.
- AV_{DD} is measured at the input to the filter (as shown in Section 4.3.1, "PLL Power Supply Filtering") and not at the pin of the device.

2.1.2 Recommended Operating Conditions

Table 3 provides the recommended operating conditions for this device. Note that the values in Table 3 are the recommended and tested operating conditions. Proper device operation outside these conditions is not guaranteed.

Table 3. Recommended Operating Conditions


Characteristic	Symbol	Recommended Value	Unit	Notes
Core 0 and platform supply voltage	V _{DDC}	1.0 ± 50 mV	V	1
Core 1 supply voltage	V _{DD}	1.0 ± 50 mV	V	1
PLL supply voltage	$\begin{array}{c} {\rm AV_{DD_CORE0}} \\ {\rm AV_{DD_CORE1}} \\ {\rm AV_{DD_DDR}} \\ {\rm AV_{DD_PLAT}} \\ {\rm AV_{DD_SRDS}} \end{array}$	1.0 ± 50 mV	V	_
Core power supply for SerDes transceivers	SV _{DD} _SRDS	1.0 ± 50 mV	V	_
Pad power supply for SerDes transceivers and PCI Express	XV _{DD} _SRDS	1.0 ± 50 mV	V	_
DDR2 DRAM I/O voltage	GV _{DD}	1.8 V ± 90 mV	V	_
DDR3 DRAM I/O voltage	GV _{DD}	1.5 V ± 75 mV	_	_
Three-speed Ethernet I/O voltage (eTSEC)	LV _{DD}	3.3 V ± 165 mV 2.5 V ± 125 mV	V	_
DUART, system control and power management, I ² C, QUICC Engine block, and JTAG I/O voltage	OV _{DD}	3.3 V ± 165 mV	V	_
Enhanced local bus I/O and QUICC Engine block voltage	BV _{DD}	3.3 V ± 165 mV	V	_
USB, eSPI, eSDHC	CV _{DD}	3.3 V ± 165 mV 2.5 V ± 125 mV 1.8 V ± 90 mV	V	

	Characteristic	Symbol	Recommended Value	Unit	Notes
Input voltage	DDR2/3 DRAM signals	MV _{IN}	GND to GV _{DD}	V	_
	DDR2/3 DRAM reference	MV _{REF}	GND to GV _{DD} /2	V	_
	Three-speed Ethernet signals	LV _{IN}	GND to LV _{DD}	V	_
	Enhanced local bus signals	BV _{IN}	GND to BV _{DD}	V	_
	DUART, SYSCLK, system control and power management, I ² C, and JTAG signals	OV _{IN}	GND to OV _{DD}	V	_
	USB, eSPI, eSDHC	CVIN	GND to CV _{DD}	V	_
Junction tempe	rature range	Ta/T _J	0 to 125 Commercial -40 to 125 Industrial	°C	3

Notes:

- 1. Caution: Until V_{DD} reaches its recommended operating voltage, V_{DD} may exceed L/C/B/G/OV_{DD} by up to 0.7 V. If 0.7 V is exceeded, extra current will be drawn by the device.
- 2. Caution: Until V_{DD} reaches its recommended operating voltage, if L/C/B/G/OV_{DD} exceeds V_{DD}, extra current may be drawn by the device.
- 3. Min temp is specified with TA; Max temp is specified with TJ.

Figure 7 shows the undershoot and overshoot voltages at the interfaces of the device.



Note:

- 1. t_{CLOCK} refers to the clock period associated with the respective interface:

 - For I 2 C and JTAG, t_{CLOCK} references SYSCLK. For DDR, t_{CLOCK} references MCK. For eTSEC, t_{CLOCK} references EC_GTX_CLK125.
 - For eLBC, t_{CLOCK} references LCLK.

Figure 7. Overshoot/Undershoot Voltage for BV_{DD}/CV_{DD}/GV_{DD}/LV_{DD}/OV_{DD}

The core voltage must always be provided at nominal 1.0 V (see Table 3 for actual recommended core voltage). Voltage to the processor interface I/Os are provided through separate sets of supply pins and must be provided at the voltages shown in Table 3. The input voltage threshold scales with respect to the associated I/O supply voltage. OV_{DD} and LV_{DD} based receivers are simple CMOS I/O circuits and satisfy appropriate LVCMOS type specifications. The SDRAM interface uses a differential receiver

Electrical Characteristics

referenced the externally supplied MV_{REF} signal (nominally set to $GV_{DD}/2$). The DDR DQS receivers cannot be operated in single-ended fashion. The complement signal must be properly driven and cannot be grounded.

2.1.3 Output Driver Characteristics

Table 4 provides information on the characteristics of the output driver strengths. The values are preliminary estimates.

Table 4. Output Drive Capability

Driver Type	Output Impedance (Ω)	Supply Voltage	Notes
Enhanced local bus interface	45	BV _{DD} = 3.3 V	_
DDR2/3 signal (Programmable)	16 32 (half strength mode)	GV _{DD} = 1.8 V DDR2 GV _{DD} = 1.5 V DDR3	1
TSEC signals	45	LV _{DD} = 2.5/3.3 V	_
DUART, system control, JTAG	45	OV _{DD} = 3.3 V	_
I ² C	45	OV _{DD} = 3.3 V	_
USB, SPI, eSDHC	45	CV _{DD} = 3.3 V CV _{DD} = 2.5 V CV _{DD} = 1.8 V	

Notes:

2.2 Power Sequencing

The processor requires that its power rails be applied in a specific sequence in order to ensure proper device operation. These requirements are as follows for power up:

- $1. \quad V_{DD}, \, V_{DDC}, \, AV_{DD}, \, BV_{DD}, \, LV_{DD}, \, CV_{DD,} \, OV_{DD}, \, SV_{DD_SRDS} \, and, \, XV_{DD_SRDS}$
- 2. GV_{DD}

All supplies must be at their stable values within 50 ms.

Items on the same line have no ordering requirement with respect to one another. Items on separate lines must be ordered sequentially such that voltage rails on a previous step must reach 90% of their value before the voltage rails on the current step reach 10% of theirs.

To guarantee MCKE low during power-up, the above sequencing for GV_{DD} is required. If there is no concern about any of the DDR signals being in an indeterminate state during power-up, the sequencing for GV_{DD} is not required.

NOTE

From a system standpoint, if any of the I/O power supplies ramp prior to the V_{DD} core supply, the I/Os associated with that I/O supply may drive a logic one or zero during power-up, and extra current may be drawn by the device.

^{1.} The drive strength of the DDR2/3 interface in half-strength mode is at T_i = 105°C and at GV_{DD} (min)

2.3 Power Down Requirements

The power-down cycle must complete such that power supply values are below 0.4 V before a new power-up cycle can be started.

2.4 RESET Initialization

This section describes the AC electrical specifications for the RESET initialization timing requirements. Table 5 provides the RESET initialization AC timing specifications for the DDR SDRAM component(s).

Table 5. RESET Initialization Timing Specifications

Parameter/Condition	Min	Max	Unit	Notes
Required assertion time of HRESET	25	_	μS	1, 2
Minimum assertion time of TRESET simultaneous to HRESET assertion	25	_	ns	3
Maximum rise/fall time of HRESET	_	1	SYSCLK	_
Minimum assertion time for SRESET	3	_	SYSCLKs	4
Input setup time for POR configs (other than PLL config) with respect to negation of HRESET	4	_	SYSCLKs	4
Input hold time for all POR configs (including PLL config) with respect to negation of HRESET	2	_	SYSCLKs	4
Maximum valid-to-high impedance time for actively driven POR configs with respect to negation of HRESET	_	5	SYSCLKs	4

Notes:

- 1. There may be some extra current leakage when driving signals high during this time.
- 2. Reset assertion timing requirements for DDR3 DRAMs may differ.
- 3. TRST is an asynchronous level sensitive signal. For guidance on how this requirement can be met, refer to the JTAG signal termination guidelines in Section 4.10, "JTAG Configuration Signals."
- 4. SYSCLK is the primary clock input for the processor.

Table 6 provides the PLL lock times.

Table 6. PLL Lock Times

Parameter/Condition	Min	Max	Unit	Notes
PLL lock times	_	100	μS	

2.5 Power-on Ramp Rate

This section describes the AC electrical specifications for the power-on ramp rate requirements. Controlling the maximum power-on ramp rate is required to avoid falsely triggering the ESD circuitry. Table 7 provides the power supply ramp rate specifications.

Table 7. Power Supply Ramp Rate

Parameter	Min	Max	Unit	Notes
Required ramp rate for all voltage supplies (including OVDD/CVDD/GVDD/BVDD/SVDD/LVDD, All VDD suplies, MVREF and all AVDD supplies.)	_	36000	V/s	1, 2

Note:

- 1. Ramp rate is specified as a linear ramp from 10 to 90%. If non-linear (e.g. exponential), the maximum rate of change from 200 to 500 mV is the most critical as this range might falsely trigger the ESD circuitry.
- 2. Over full recommended operating temperature range (see Table 3).

2.6 Power Characteristics

The estimated typical core power dissipation for the core complex bus (CCB) versus the core frequency for this family of QorIQ devices is shown in Table 8.

Core Frequency Platform Junction $V_{DD}(V)$ **Power Mode** Power (W) **Notes** Frequency (MHz) Temperature (°C) (MHz) 533 266 1.0 Typical 65 **TBD** 2, 3 Maximum 105 2, 4 2.4 125 2.9 2, 4 667 333 1.0 Typical 65 **TBD** 2, 3 Maximum 105 2.6 2, 4 125 3.0 2, 4 800 400 **TBD** 2, 3 1.0 Typical 65 Maximum 105 3.0 2, 4 125 3.6 2, 4

Table 8. Core Power Dissipation

- 1. This table includes power numbers for the VDD and AVDD_n rails.
- 2. These values specify the power consumption at nominal voltage and apply to all valid processor bus frequencies and configurations. The values do not include power dissipation for I/O supplies.
- 3. Typical power is an average value measured while running the Dhrystone benchmark, using the *nominal* process and *recommended* core and platform voltages (V_{DD}) at 65 °C junction temperature
- 4 Maximum power is the maximum power measured at nominal core voltage (V_{DD}) and maximum operating junction temperature (see Table 3) while running a test which includes an entirely L1-cache-resident, contrived sequence of instructions which keep all the execution units busy with the cores running at 75% utilization and a typical workload on platform blocks.

2.6.1 I/O DC Power Supply Recommendation

Table 9 provides estimated I/O power numbers for each block: DDR, PCIe, eLBC, eTSEC, SGMII, eSDHC, USB, eSPI, DUART, I²C, and GPIO.

Table 9. I/O Power Supply Estimated Values

Interface	Parameter	Symbol	Typical	Unit	Notes
DDR3 75% utilization	600 MHz data rate	GV _{DD} (1.5 V)	0.76	W	1, 2
	667 MHz data rate	GV _{DD} (1.5 V)	0.82	W	1, 2
DDR3 40% utilization	600 MHz data rate	GV _{DD} (1.5 V)	0.57	W	1, 2
	667 MHz data rate	GV _{DD} (1.5 V)	0.63	W	1, 2
PCI Express	×1, 2.5 G-baud	X/SV _{DD} (1.0 V)	0.11	W	1
	×2, 2.5 G-baud	X/SV _{DD} (1.0 V)	0.15	W	1
	×4, 2.5 G-baud	X/SV _{DD} (1.0 V)	0.229	W	1
SGMII	×1, 1.25G-baud	X/SV _{DD} (1.0 V)	0.096	W	1
eLBC	16-bit, 83MHz	BV _{DD} (1.8 V)	0.017	W	1, 3
		BV _{DD} (2.5 V)	0.03	W	1, 3
		BV _{DD} (3.3 V)	0.047	W	1, 3
eTSEC	RGMII	LV _{DD} (2.5 V)	0.075	W	1, 3, 4
		LV _{DD} (3.3 V)	0.124	W	1, 3, 4
eSDHC	_	CV _{DD} (1.8 V)	0.005	W	1, 3
		CV _{DD} (2.5 V)	0.009	W	1, 3
		CV _{DD} (3.3 V)	0.014	W	1, 3
USB	_	CV _{DD} (1.8 V)	0.004	W	1, 3
		CV _{DD} (2.5 V)	0.008	W	1, 3
		CV _{DD} (3.3 V)	0.012	W	1, 3
eSPI	_	CV _{DD} (1.8 V)	0.004	W	1, 3
		CV _{DD} (2.5 V)	0.006	W	1, 3
		CV _{DD} (3.3 V)	0.01	W	1, 3
I ² C	_	OV _{DD} (3.3 V)	0.002	W	1, 3
DUART	_	OV _{DD} (3.3 V)	0.006	W	1, 3
IEEE1588	_	LV _{DD} (2.5 V)	0.004	W	1, 3
		LV _{DD} (3.3 V)	0.007	W	1, 3
QUICC Engine block (UTOPIA) L2	_	BV _{DD} (3.3 V)	0.08	W	1, 3

- 1. The typical values are estimates based on simulations 65 C junction temperature.
- 2. DDR power numbers are based on 2 rank DIMM.
- 3. Assuming 15 pF total capaciatnce load per pin.
- 4. The current values are per each eTSEC used.
- 5. GPIO x8 support on OVDD and x8 on BVDD rail supply.

2.7 Input Clocks

This section discusses the system clock timing, SYSCLK and spread spectrum sources, real time clock timing, eTSEC Gigabit reference clock timing, DDR clock timing, and other input clocks.

NOTE:

The rise / fall time on QE input pins should not exceed 5ns. This should be enforced especially on clock signals. Rise time refers to signal transitions from 10% to 90% of Vcc; fall time refers to transitions from 90% to 10% of Vcc.

2.7.1 System Clock Timing

Table 10 provides the system clock (SYSCLK) DC specifications.

Table 10. SYSCLK DC Electrical Characteristics

At recommended operating conditions with $OV_{DD} = 3.3 \text{ V} \pm 165 \text{ mV}$

Parameter	Symbol	Min	Typical	Max	Unit	Notes
Input high voltag	V _{IH}	2.0	_		V	1
Input low voltage	V_{IL}	_	_	0.8	V	1
Input capacitance	C _{IN}	_	7	15	pf	_
Input current (V _{IN} = 0 V or V _{IN} = V _{DD)}	I _{IN}	_	_	±50	μΑ	2

Note:

- 1. The max V_{IH} , and min V_{IL} values can be found in Table 3.
- 2. The symbol V_{IN} , in this case, represents the OV_{IN} symbol referenced in Table 3.

Table 11 provides the system clock (SYSCLK) AC timing specifications.

Table 11. SYSCLK AC Timing Specifications

At recommended operating conditions (see Table 3) with $OV_{DD} = 3.3 \text{ V} \pm 165 \text{ mV}$

Parameter/Condition	Symbol	Min	Typical	Max	Unit	Notes
SYSCLK frequency	f _{SYSCLK}	64	_	100	MHz	1
SYSCLK cycle time	tsysclk	10	_	15	ns	_
SYSCLK duty cycle	t _{KHK} /t _{SYSCLK}	40	_	60	%	2
SYSCLK slew rate	_	1	_	4	V/ns	3
SYSCLK peak period jitter	_	_	_	± 150	ps	_
SYSCLK jitter phase noise at – 56dBc	_	_	_	500	KHz	4

Table 11. SYSCLK AC Timing Specifications (continued)

At recommended operating conditions (see Table 3) with $OV_{DD} = 3.3 \text{ V} \pm 165 \text{ mV}$

Parameter/Condition	Symbol	Min	Typical	Max	Unit	Notes
AC Input Swing Limits at 3.3 V OV _{DD}	ΔV_{AC}	1.9	_		V	

Notes:

- 1. Caution: The CCB_clk to SYSCLK ratio and e500 core to CCB_clk ratio settings must be chosen such that the resulting SYSCLK frequency, e500 core frequency, and CCB_clk frequency do not exceed their respective maximum or minimum operating frequencies. Refer to Section 4.1.3, "CCB/SYSCLK PLL Ratio," and Section 4.1.4, "e500 Core PLL Ratio" for ratio settings. Refer to Section 4.1.3, "CCB/SYSCLK PLL Ratio," and Section 4.1.4, "e500 Core PLL Ratio" for ratio settings.
- 2. Measured at the rising edge and/or the falling edge at OV_{DD}/2.
- 3. Slew rate as measured from \pm 0.3 ΔV_{AC} at center of peak to peak voltage at clock input.
- 4. Phase noise is calculated as FFT of TIE jitter.

2.7.2 SYSCLK and Spread Spectrum Sources

Spread spectrum clock sources are an increasingly popular way to control electromagnetic interference emissions (EMI) by spreading the emitted noise to a wider spectrum and reducing the peak noise magnitude in order to meet industry and government requirements. These clock sources intentionally add long-term jitter in order to diffuse the EMI spectral content. The jitter specification given in Table 12 considers short-term (cycle-to-cycle) jitter only and the clock generator's cycle-to-cycle output jitter should meet the processor's input cycle-to-cycle jitter requirement. Frequency modulation and spread are separate concerns, and the P1021 is compatible with spread spectrum sources if the recommendations listed in Table 12 are observed.

Table 12. Spread Spectrum Clock Source Recommendations

At recommended operating conditions. See Table 3.

Parameter	Min	Max	Unit	Notes
Frequency modulation	_	60	kHz	_
Frequency spread	1	1.0	%	1, 2

Note:

- 1. SYSCLK frequencies resulting from frequency spreading, and the resulting core and VCO frequencies, must meet the minimum and maximum specifications given in Table 11.
- 2. Maximum spread spectrum frequency may not result in exceeding any maximum operating frequency of the device.

CAUTION

The processor's minimum and maximum SYSCLK, DDRCLK, core, and VCO frequencies must not be exceeded regardless of the type of clock source. Therefore, systems in which the processor is operated at its maximum rated e500 core/DDR memory frequency should avoid violating the stated limits by using down-spreading only.

2.7.3 Real Time Clock Timing

The real time clock timing (RTC) input is sampled by the platform clock (CCB clock). The output of the sampling latch is then used as an input to the counters of the PIC and the TimeBase unit of the e500. There is no jitter specification. The minimum pulse width of the RTC signal should be greater than $2\times$ the period of the CCB clock. That is, minimum clock high time is $2\times t_{CCB}$, and minimum clock low time is $2\times t_{CCB}$. There is no minimum RTC frequency; RTC may be grounded if not needed.

2.7.4 eTSEC Gigabit Reference Clock Timing

Table 13 lists the eTSEC gigabit reference clock DC electrical characteristics.

Table 13. eTSEC Gigabit Reference Clock DC Electrical Characteristics

Parameter	Symbol	Min	Max	Unit	Notes
High-level input voltage	V _{IH}	2	_	V	1
Low-level input voltage	V _{IL}	_	0.8	V	1
Input current (V _{IN} = 0 V or V _{IN} = V _{DD)}	I _{IN}	_	±40	μΑ	2

Note:

- 1. The max $V_{\mbox{\scriptsize IH}},$ and min $V_{\mbox{\scriptsize IL}}$ values can be found in Table 3.
- 2. The symbol V_{IN} , in this case, represents the OV_{IN} symbol referenced in Table 3.

Table 14 provides the eTSEC gigabit reference clocks (EC_GTX_CLK125) AC timing specifications.

Table 14. EC_GTX_CLK125 AC Timing Specifications

At recommended operating conditions with LV_{DD} = 2.5 ± 0.125 mV/ 3.3 V ± 165 mV

Parameter/Condition	Symbol	Min	Typical	Max	Unit	Notes
EC_GTX_CLK125 frequency	t _{G125}	_	125	_	MHz	_
EC_GTX_CLK125 cycle time	t _{G125}	_	8	_	ns	_
EC_GTX_CLK rise and fall time	t _{G125R} /t _{G125F}	_	_	0.75 1.0	ns	1
EC_GTX_CLK125 duty cycle 1000Base-T for RGMII	t _{G125H} /t _{G125}	47	_	53	%	2
EC_GTX_CLK125 jitter	_	_	_	±150	ps	2

- 1. Rise and fall times for EC_GTX_CLK125 are measured from 0.5 and 2.0 V for LV_{DD} = 2.5 V and from 0.6 and 2.7 V for LV_{DD} = 3.3 V.
- 2..EC_GTX_CLK125 is used to generate the GTX clock for the eTSEC transmitter with 2% degradation. EC_GTX_CLK125 duty cycle can be loosened from 47/53% as long as the PHY device can tolerate the duty cycle generated by the eTSEC GTX_CLK. See Section 2.11.3.2, "RGMII AC Timing Specifications," for duty cycle for 10Base-T and 100Base-T reference clock.

2.7.5 DDR Clock Timing

Table 15 provides the system clock (DDRCLK) DC specifications.

Table 15. DDRCLK DC Electrical Characteristics

At recommended operating conditions with $OV_{DD} = 3.3 \text{ V} \pm 165 \text{ mV}$

Parameter	Symbol	Min	Typical	Max	Unit	Notes
Input high voltage	V _{IH}	2.0	_	OV _{DD} + 0.3	V	1
Input low voltage	V _{IL}	-0.3	_	0.8	V	1
Input capacitance	C _{IN}	_	7	15	pf	_
Input current (V _{IN} = 0 V or V _{IN} = V _{DD)}	I _{IN}	_	_	±50	μΑ	2

Note:

Table 16 provides the DDR clock (DDRCLK) AC timing specification.

Table 16. DDRCLK AC Timing Specifications

At recommended operating conditions with OV_{DD} of 3.3 V \pm 5%.

Parameter/Condition	Symbol	Min	Typical	Max	Unit	Notes
DDRCLK frequency	f _{DDRCLK}	66.7	_	166.7	MHz	1, 2
DDRCLK cycle time	t _{DDRCLK}	6	_	15	ns	1, 2
DDRCLK duty cycle	t _{KHK} /t _{DDRCLK}	40	_	60	%	2
DDRCLK slew rate	_	1	_	4	V/ns	3
DDRCLK peak period jitter	_	_	_	±150	ps	_
DDRCLK jitter phase noise at – 56dBc	_	_	_	500	KHz	4
AC Input Swing Limits at 3.3 V OV _{DD}	ΔV _{AC}	1.9	_	_	V	_

Notes:

- Caution: The DDR complex clock to DDRCLK ratio settings must be chosen such that the resulting DDR complex clock frequency does not exceed the maximum or minimum operating frequencies. Refer to Section 4.1.5, "DDR/DDRCLK PLL Ratio," for ratio settings.
- 2. Measured at the rising edge and/or the falling edge at OV_{DD}/2.
- 3. Slew rate as measured from \pm 0.3 ΔV_{AC} at center of peak to peak voltage at clock input.
- 4. Phase noise is calculated as FFT of TIE jitter.

2.7.6 Other Input Clocks

A description of the overall clocking of this device is available in the *QorIQ P102 1Integrated Host Processor Family Reference Manual* in the form of a clock subsystem block diagram. For information on the input clocks of other functional blocks of the platform, such as SerDes and eTSEC, see the specific section of this document.

2.8 DDR2 and DDR3 SDRAM

This section describes the DC and AC electrical specifications for the DDR SDRAM interface. Note that the required $GV_{DD}(typ)$ voltage is 1.8 V or 1.5 V when interfacing to DDR2 or DDR3 SDRAM respectively.

P1021 QorlQ Integrated Processor Hardware Specifications, Rev. O

^{1.} The symbol V_{IN}, in this case, represents the OV_{IN} symbol referenced in Table 2 and Table 3.

2.8.1 DDR SDRAM DC Electrical Characteristics

Table 17 provides the recommended operating conditions for the DDR SDRAM component(s) when interfacing to DDR2 SDRAM.

Table 17. DDR2 SDRAM Interface DC Electrical Characteristics

At recommended operating condition with $GV_{DD} = 1.8 \text{ V1}$

Parameter	Symbol	Min	Max	Unit	Notes
I/O reference voltage	MV _{REF}	$0.49 \times \text{GV}_{\text{DD}}$	0.51 × GV _{DD}	V	2, 3, 4
Input high voltage	V _{IH}	MV _{REF} + 0.125	_	V	5
Input low voltage	V _{IL}	_	MV _{REF} - 0.125	V	5
Output high current (V _{OUT} = 1.37 V)	I _{OH}	-13.4	_	mA	6
Output low current (V _{OUT} = 0.330 V)	I _{OL}	13.4	_	mA	6
I/O leakage current	I _{OZ}	-50	50	μΑ	7

- 1. GV_{DD} is expected to be within 50 mV of the DRAM's voltage supply at all times. The DRAM's and memory controller's voltage supply may or may not be from the same source.
- 2. MV_{REF} is expected to be equal to 0.5 × GV_{DD} and to track GV_{DD} DC variations as measured at the receiver. Peak-to-peak noise on MV_{RFF} may not exceed ±2% of the DC value.
- 3. V_{TT} is not applied directly to the device. It is the supply to which far end signal termination is made, and it is expected to be equal to MV_{REF} with a min value of $MV_{REF} 0.04$ and a max value of $MV_{REF} + 0.04$. V_{TT} should track variations in the DC level of MV_{REF} .
- 4. The voltage regulator for MV $_{\mbox{\scriptsize REF}}$ must be able to supply up to 1500 $\mu\mbox{A}.$
- 5. Input capacitance load for DQ, DQS, and \overline{DQS} are available in the IBIS models.
- 6. Refer to the IBIS model for the complete output IV curve characteristics.
- 7. Output leakage is measured with all outputs disabled, 0 V \leq V_{OUT} \leq GV_{DD}.

Table 18 provides the DDR controller interface capacitance for DDR2 and DDR3.

Table 18. DDR2 DDR3 SDRAM Capacitance

At recommended operating conditions with GV $_{DD}$ of 1.8 V $\pm\,5\%$ for DDR2 or 1.5 V $\pm\,5\%$ for DDR3

Parameter	Symbol	Min	Max	Unit	Notes
Input/output capacitance: DQ, DQS, DQS	C _{IO}	6	8	pF	1, 2
Delta input/output capacitance: DQ, DQS, DQS	C _{DIO}	_	0.5	pF	1, 2

Note:

- 1. This parameter is sampled. GVDD = 1.8 V \pm 0.1 V (for DDR2), f = 1 MHz, $T_A = 25$ °C, $V_{OUT} = GVDD/2$, $V_{OUT} = GVDD/2$
- 2. This parameter is sampled. GVDD = 1.5 V \pm 0.075 V (for DDR3), f = 1 MHz, T_A = 25°C, V_{OUT} = GVDD/2, V_{OUT} (peak-to-peak) = 0.175 V.

Table 19 provides the current draw characteristics for MV_{REF}.

Table 19. Current Draw Characteristics for MV_{REF}

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Max	Unit	Notes
Current draw for DDR2 SDRAM for MV _{REF}	MV _{REF}	_	1500	μА	_
Current draw for DDR3 SDRAM for MV _{REF}	MV _{REF}	_	1250	μА	_

2.8.2 DDR2 and DDR3 SDRAM Interface AC Timing Specifications

This section provides the AC timing specifications for the DDR SDRAM controller interface. The DDR controller supports both DDR2 and DDR3 memories. Note that the required $GV_{DD}(typ)$ voltage is 1.8 V or 1.5 V when interfacing to DDR2 or DDR3 SDRAM respectively.

2.8.2.1 DDR2 and DDR3 SDRAM Interface Input AC Timing Specifications

Table 20 provides the input AC timing specifications for the DDR controller when interfacing to DDR2 SDRAM.

Table 20. DDR2 SDRAM Interface Input AC Timing Specifications

At recommended operating conditions with GV_{DD} of 1.8 V ± 5%

Parameter		Symbol	Min	Max	Unit	Notes
AC input low voltage	≥ 667 MHz data rate	V_{ILAC}	_	MV _{REF} - 0.20	V	_
	≤ 533 MHz data rate		_	MV _{REF} – 0.25		
AC input high voltage	≥ 667 MHz data rate	V _{IHAC}	MV _{REF} + 0.20	_	V	_
	≤ 533 MHz data rate		MV _{REF} + 0.25	_		

Table 21 provides the input AC timing specifications for the DDR controller when interfacing to DDR3 SDRAM.

Table 21. DDR3 SDRAM Interface Input AC Timing Specifications

At recommended operating conditions with GV_{DD} of 1.5 V \pm 5%

Parameter	Symbol	Min	Min Max		Notes
AC input low voltage	V _{ILAC}	_	MV _{REF} – 0.175	V	_
AC input high voltage	V _{IHAC}	MV _{REF} + 0.175	_	V	_

Table 22 provides the input AC timing specifications for the DDR controller when interfacing to DDR2 and DDR3 SDRAM.

Table 22. DDR2 and DDR3 SDRAM Interface Input AC Timing Specifications

At recommended operating conditions with GV_{DD} of 1.8 V \pm 5% for DDR2 or 1.5 V \pm 5% for DDR3

Parameter	Symbol	Min	Max	Unit	Notes
Controller Skew for MDQS—MDQ/MECC	t _{CISKEW}	_	_	ps	1
667 MHz data rate		-390	390		1
533 MHz data rate		-450	450		1
400 MHz data rate		– 515	515		1
Tolerated Skew for MDQS—MDQ/MECC	t _{DISKEW}	_	_	ps	3
667 MHz data rate		-360	360		3
533 MHz data rate		-488	488		3
400 MHz data rate		-733	733		3

^{1.} t_{CISKEW} represents the total amount of skew consumed by the controller between MDQS[n] and any corresponding bit that will be captured with MDQS[n]. This should be subtracted from the total timing budget.

^{2.} DDR3 only

^{3.} The amount of skew that can be tolerated from MDQS to a corresponding MDQ signal is called t_{DISKEW}. This can be determined by the following equation: t_{DISKEW} = ±(T ÷ 4 – abs(t_{CISKEW})) where T is the clock period and abs(t_{CISKEW}) is the absolute value of t_{CISKEW}.

Figure 8 shows the DDR2 and DDR3 SDRAM interface input timing diagram.




Figure 8. DDR2 and DDR3 SDRAM Interface Input Timing Diagram

2.8.2.2 DDR2 and DDR3 SDRAM Interface Output AC Timing Specifications

Table 23 contains the output AC timing targets for the DDR2 and DDR3 SDRAM interface.

Table 23. DDR2 and DDR3 SDRAM Interface Output AC Timing Specifications

At recommended operating conditions with GV $_{DD}$ of 1.8 V $\pm\,5\%$ for DDR2 or 1.5 V $\pm\,5\%$ for DDR3

Parameter	Symbol ¹	Min	Max	Unit	Notes
MCK[n] cycle time	t _{MCK}	3	5	ns	2
ADDR/CMD output setup with respect to MCK	t _{DDKHAS}	_	_	ns	3
667 MHz data rate		1.10	_		3
533 MHz data rate		1.48	_		3
400 MHz data rate		1.95	_		3
ADDR/CMD output hold with respect to MCK	t _{DDKHAX}	_	_	ns	3
667 MHz data rate		1.10	_		3
533 MHz data rate		1.48	_		3
400 MHz data rate		1.95	_		3
MCS[n] output setup with respect to MCK	t _{DDKHCS}	_	_	ns	3
667 MHz data rate		1.10	_		3
533 MHz data rate		1.48	_		3
400 MHz data rate		1.95	_		3

Table 23. DDR2 and DDR3 SDRAM Interface Output AC Timing Specifications (continued)

At recommended operating conditions with GV_{DD} of 1.8 V ± 5% for DDR2 or 1.5 V ± 5% for DDR3

Parameter	Symbol ¹	Min	Max	Unit	Notes
MCS[n] output hold with respect to MCK	t _{DDKHCX}	_	_	ns	3
667 MHz data rate		1.10	_		3
533 MHz data rate		1.48	_		3
400 MHz data rate		1.95	_		3
MCK to MDQS Skew	t _{DDKHMH}	_	_	ns	4
≤ 667 MHz data rate		-0.6	0.6		4
MDQ/MECC/MDM output setup with respect to MDQS	t _{DDKHDS} , t _{DDKLDS}	_	_	ps	5
667 MHz data rate		300	_		5
533 MHz data rate		388	_		5
400 MHz data rate		550	_		5
MDQ/MECC/MDM output hold with respect to MDQS	t _{DDKHDX} , t _{DDKLDX}	_	_	ps	5
667 MHz data rate		300	_		5
533 MHz data rate		388	_		5
400 MHz data rate		550	_		5
MDQS preamble	t _{DDKHMP}	$0.9 \times t_{MCK}$	_	ns	_
MDQS postamble	t _{DDKHME}	$0.4 \times t_{MCK}$	$0.6 \times t_{MCK}$	ns	_

Note:

- 1. The symbols used for timing specifications follow the pattern of t_(first two letters of functional block)(signal)(state) (reference)(state) for inputs and t_(first two letters of functional block)(reference)(state)(signal)(state) for outputs. Output hold time can be read as DDR timing (DD) from the rising or falling edge of the reference clock (KH or KL) until the output went invalid (AX or DX). For example, t_{DDKHAS} symbolizes DDR timing (DD) for the time t_{MCK} memory clock reference (K) goes from the high (H) state until outputs (A) are setup (S) or output valid time. Also, t_{DDKLDX} symbolizes DDR timing (DD) for the time t_{MCK} memory clock reference (K) goes low (L) until data outputs (D) are invalid (X) or data output hold time.
- 2. All MCK/MCK and MCDQS/MCDQS referenced measurements are made from the crossing of the two signals.
- 3. ADDR/CMD includes all DDR SDRAM output signals except MCK/MCK, MCS, and MDQ/MECC/MDM/MDQS.
- 4. Note that t_{DDKHMH} follows the symbol conventions described in note 1. For example, t_{DDKHMH} describes the DDR timing (DD) from the rising edge of the MCK[n] clock (KH) until the MDQS signal is valid (MH). t_{DDKHMH} can be modified through control of the MDQS override bits (called WR_DATA_DELAY) in the TIMING_CFG_2 register. This is typically set to the same delay as in DDR_SDRAM_CLK_CNTL[CLK_ADJUST]. The timing parameters listed in the table assume that these two parameters have been set to the same adjustment value. See the QorlQ P1021 Integrated Processor Reference Manual for a description and explanation of the timing modifications enabled by use of these bits.
- 5. Determined by maximum possible skew between a data strobe (MDQS) and any corresponding bit of data (MDQ), ECC (MECC), or data mask (MDM). The data strobe should be centered inside of the data eye at the pins of the microprocessor.

NOTE

For the ADDR/CMD setup and hold specifications in Table 23, it is assumed that the clock control register is set to adjust the memory clocks by ½ applied cycle.

Figure 9 shows the DDR2 and DDR3 SDRAM interface output timing for the MCK to MDQS skew measurement (t_{DDKHMH}).




Figure 9. t_{DDKHMH} Timing Diagram

Figure 10 shows the DDR2 and DDR3 SDRAM output timing diagram.




Figure 10. DDR2 and DDR3 Output Timing Diagram

Figure 11 provides the AC test load for the DDR2 and DDR3 controller bus.




Figure 11. DDR2 and DDR3 Controller Bus AC Test Load

2.8.2.3 DDR2 and DDR3 SDRAM Differential Timing Specifications

This section describes the DC and AC differential timing specifications for the DDR2 and DDR3 SDRAM controller interface. Figure 12 shows the differential timing specification.




Figure 12. DDR2 and DDR3 SDRAM Differential Timing Specifications

NOTE

VTR specifies the true input signal (such as MCK or MDQS) and VCP is the complementary input signal (such as \overline{MCK} or \overline{MDQS}).

Table 24 provides the DDR2 differential specifications for the differential signals MDQS/MDQS and MCK/MCK.

Table 24. DDR2 SDRAM Differential Electrical Characteristics

Parameter	Symbol	Min	Max	Unit	Notes
Input AC Differential Crosspoint Voltage	V _{IXAC}	0.5 × GVDD – 0.175	0.5 × GVDD + 0.175	V	_
Output AC Differential Crosspoint Voltage	V _{OXAC}	$0.5 \times \text{GVDD} - 0.125$	$0.5 \times \text{GVDD} + 0.125$	V	_

Table 25 provides the DDR3 differential specifications for the differential signals MDQS/MDQS and MCK/MCK.

Table 25. DDR3 SDRAM Differential Electrical Characteristics

Parameter	Symbol	Min	Max	Unit	Notes
Input AC Differential Crosspoint Voltage	V _{IXAC}	0.5 × GVDD – 0.150	0.5 × GVDD + 0.150	V	_
Output AC Differential Crosspoint Voltage	V _{OXAC}	0.5 × GVDD – 0.115	0.5 × GVDD + 0.115	V	_

2.9 eSPI

This section describes the DC and AC electrical specifications for the SPI interface.

2.9.1 eSPI DC Electrical Characteristics

Table 26 provides the DC electrical characteristics for eSPI interface at $CV_{DD} = 3.3 \text{ V}$.

Table 26. SPI DC Electrical Characteristics (3.3V)

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Max	Unit	Note
Input high voltage	V _{IH}	2.0	_	V	1
Input low voltage	V _{IL}	_	0.8	V	1
Input current (0 V \leq V _{IN} \leq CV _{DD})	I _{IN}	_	±10	μΑ	2
Output high voltage (I _{OH} = -6.0 mA)	V _{OH}	2.4	_	V	_
Output low voltage (I _{OL} = 6.0mA)	V _{OL}	_	0.5	V	_
Output low voltage (IOL = 3.2mA)	V _{OL}	_	0.4	V	_

Note:

- 1. Note that the min V_{IL}and max V_{IH} values are based on the respective min and max CV_{IN} values found in Table 3.
- 2. Note that the symbol V_{IN}, in this case, represents the CV_{IN} symbol referenced in Section 2.1.2, "Recommended Operating Conditions."

Table 27 provides the DC electrical characteristics for the eSPI interface operating at $CV_{DD} = 2.5 \text{ V}$.

Table 27. SPI DC Electrical Characteristics (2.5 V)

Parameter	Symbol	Min	Max	Unit	Note
High-level input voltage	V _{IH}	1.7	_	V	1
Low-level input voltage	V _{IL}	_	0.7	V	1
Input current (V _{IN} = 0 V or V _{IN} = CV _{DD)}	I _{IN}	_	±40	μΑ	2
High-level output voltage (CV _{DD} = min, I _{OH} = -1 mA)	V _{OH}	2.0	_	V	_
Low-level output voltage (CV _{DD} = min, I _{OL} = 1 mA)	V _{OL}	_	0.4	V	_

- 1. The min V_{II} and max V_{IH} values are based on the respective min and max CV_{IN} values found in Table 3.
- 2. The symbol V_{IN}, in this case, represents the CV_{IN} symbol referenced in Section 2.1.2, "Recommended Operating Conditions."

Table 28 provides the DC electrical characteristics for the eSPI interface operating at $CV_{DD} = 1.8 \text{ V}$.

Table 28. SPI DC Electrical Characteristics (1.8 V)

Parameter	Symbol	Min	Max	Unit	Note
High-level input voltage	V _{IH}	1.25	_	V	1
Low-level input voltage	V _{IL}	_	0.6	V	1

Table 28. SPI DC Electrical Characteristics (1.8 V) (continued)

Parameter	Symbol	Min	Max	Unit	Note
Input current (V _{IN} = 0 V or V _{IN} = CV _{DD})	I _{IN}	_	±40	μΑ	2
High-level output voltage ($CV_{DD} = min, I_{OH} = -0.5 mA$)	V _{OH}	1.35	_	V	_
Low-level output voltage (CV _{DD} = min, I _{OL} = 0.5 mA)	V_{OL}	_	0.4	V	_

Note:

- 1. The min V_{IL} and max V_{IH} values are based on the respective min and max CV_{IN} values found in Table 3.
- The symbol V_{IN}, in this case, represents the CV_{IN} symbol referenced in Section 2.1.2, "Recommended Operating Conditions."

2.9.2 eSPI AC Timing Specifications

Table 29 provides the SPI input and output AC timing specifications.

Table 29. SPI AC Timing Specifications¹

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Max	Unit	Note
SPI outputs—Master data (internal clock) hold time	t _{NIKHOX}	0.5	_	ns	2
SPI outputs—Master data (internal clock) delay	t _{NIKHOV}	_	6.0	ns	2
SPI_CS outputs—Master data (internal clock) hold time	t _{NIKHOX2}	0	_	ns	2
SPI_CS outputs—Master data (internal clock) delay	t _{NIKHOV2}	_	6.0	ns	2
SPI inputs—Master data (internal clock) input setup time	t _{NIIVKH}	5	_	ns	_
SPI inputs—Master data (internal clock) input hold time	t _{NIIXKH}	0	_	ns	_

- 1. The symbols used for timing specifications follow the pattern of t_{(first two letters of functional block)(signal)(state)} (reference)(state) for inputs and t_(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t_{NIKHOV} symbolizes the NMSI outputs internal timing (NI) for the time t_{SPI} memory clock reference (K) goes from the high state (H) until outputs (O) are valid (V).
- 2. Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin.

Figure 13 provides the AC test load for the SPI.




Figure 13. SPI AC Test Load

Figure 14 represents the AC timing from Table 29 in master mode (internal clock). Note that although the specifications are generally refer to the rising edge of the clock, these AC timing diagrams also apply when the falling edge is the active edge. Also, note that the clock edge is selectable on SPI.




Figure 14. SPI AC Timing in Master Mode (Internal Clock) Diagram

2.10 DUART

This section describes the DC and AC electrical specifications for the DUART interface.

2.10.1 DUART DC Electrical Characteristics

Table 30 provides the DC electrical characteristics for the DUART interface.

Table 30. DUART DC Electrical Characteristics

For recommended operating conditions, see Table 3

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	V _{IH}	2	_	V	1
Input low voltage	V _{IL}	_	0.8	V	1
Input current (OV _{IN} = 0 V or OV _{IN} = OV _{DD})	I _{IN}	_	±40	μΑ	2
Output high voltage (OV _{DD} = mn, I _{OH} = -2 mA)	V _{OH}	2.4	_	V	_
Output low voltage (OV _{DD} = min, I _{OL} = 2 mA)	V _{OL}	_	0.4	V	_

- 1. Note that the min V_{IL}and max V_{IH} values are based on the respective min and max OV_{IN} values found in Figure 3.
- 2. Note that the symbol OVIN represents the input voltage of the supply. It is referenced in Figure 3.

2.10.2 DUART AC Electrical Specifications

Table 31 provides the AC timing parameters for the DUART interface.

Table 31. DUART AC Timing Specifications

Parameter	Value	Unit	Notes
Minimum baud rate	CCB clock/1,048,576	baud	1
Maximum baud rate	CCB clock/16	baud	2
Oversample rate	16	_	3

Notes:

- 1. CCB clock refers to the platform clock.
- 2. Actual attainable baud rate will be limited by the latency of interrupt processing.
- 3. The middle of a start bit is detected as the 8th sampled 0 after the 1-to-0 transition of the start bit. Subsequent bit values are sampled each 16th sample.

2.11 Ethernet: Enhanced Three-Speed Ethernet (eTSEC) (10/100/1000 Mbps)—MII/RMII/RGMII/SGMII Electrical Characteristics

This section provides the AC and DC electrical characteristics for enhanced three-speed Ethernet 10/100/1000 controller and MII management.

2.11.1 MII Interface Electrical Specifications

This section provides AC and DC electrical characteristics of MII interface for eTSEC.

2.11.1.1 MII and RMII DC Electrical Characteristics

All MII drivers and receivers comply with the DC parametric attributes specified in Table 32.

Table 32. MII amd RMII DC Electrical Characteristics

At recommended operating conditions with $LV_{DD} = 3.3 \text{ V}$

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	V _{IH}	2.0	_	V	1
Input low voltage	V _{IL}	_	0.8	V	_
Input high current (V _{IN} = LV _{DD})	I _{IH}	_	40	μΑ	2
Input low current (V _{IN} = GND)	I _{IL}	-600	_	μΑ	2
Output high voltage (LV _{DD} = min, I _{OH} = -4.0 mA)	V _{OH}	2.4	_	V	_
Output low voltage (LV _{DD} = min, I _{OL} = 4.0 mA)	V _{OL}	_	0.4	V	_

- 1. The min V_{IL}and max V_{IH} values are based on the respective min and max LV_{IN} values found in Table 3.
- 2. The symbol V_{IN} , in this case, represents the LV_{IN} symbols referenced in Table 2 and Table 3.

2.11.1.2 MII AC Timing Specifications

This section describes the MII transmit and receive AC timing specifications.

2.11.1.2.1 MII Transmit AC Timing Specifications

Table 33 provides the MII transmit AC timing specifications.

Table 33. MII Transmit AC Timing Specifications

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Тур	Max	Unit
TX_CLK clock period 10 Mbps	t _{MTX}	399.96	400	400.04	ns
TX_CLK clock period 100 Mbps	t _{MTX}	39.996	40	40.004	ns
TX_CLK duty cycle	t _{MTXH} /t _{MTX}	35	_	65	%
TX_CLK to MII data TXD[3:0], TX_ER, TX_EN delay	t _{MTKHDX}	1	5	15	ns
TX_CLK data clock rise (20%–80%)	t _{MTXR}	1.0	_	4.0	ns
TX_CLK data clock fall (80%–20%)	t _{MTXF}	1.0	_	4.0	ns

Figure 15 shows the MII transmit AC timing diagram.




Figure 15. MII Transmit AC Timing Diagram

2.11.1.2.2 MII Receive AC Timing Specifications

Table 34 provides the MII receive AC timing specifications.

Table 34. MII Receive AC Timing Specifications

Parameter	Symbol	Min	Тур	Max	Unit
RX_CLK clock period 10 Mbps	t _{MRX}	399.96	400	400.04	ns
RX_CLK clock period 100 Mbps	t _{MRX}	39.996	40	40.004	ns
RX_CLK duty cycle	t _{MRXH} /t _{MRX}	35	_	65	%
RXD[3:0], RX_DV, RX_ER setup time to RX_CLK	t _{MRDVKH}	10.0	_	_	ns
RXD[3:0], RX_DV, RX_ER hold time to RX_CLK	t _{MRDXKH}	10.0	_	_	ns
RX_CLK clock rise (20%-80%)	t _{MRXR}	1.0	_	4.0	ns
RX_CLK clock fall time (80%–20%)	t _{MRXF}	1.0	_	4.0	ns

Note: The frequency of RX_CLK should not exceed the frequency of TX_CLK by more than 300 ppm.

Figure 16 provides the AC test load for eTSEC.




Figure 16. eTSEC AC Test Load

Figure 17 shows the MII receive AC timing diagram.




Figure 17. MII Receive AC Timing Diagram

2.11.2 RMII AC Timing Specifications

In RMII mode, the reference clock should be fed to TSEC*n*_TX_CLK. This section describes the RMII transmit and receive AC timing specifications.

Table 35 lists the RMII transmit AC timing specifications.

Table 35. RMII Transmit AC Timing Specifications

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Тур	Max	Unit
TSECn_TX_CLK clock period	t _{RMT}	_	20.0	_	ns
TSECn_TX_CLK duty cycle	t _{RMTH}	35	_	65	%
TSECn_TX_CLK peak-to-peak jitter	t _{RMTJ}	_	_	250	ps
Rise time TSECn_TX_CLK (20%–80%)	t _{RMTR}	1.0	_	5.0	ns
Fall time TSECn_TX_CLK (80%–20%)	t _{RMTF}	1.0	_	5.0	ns
TSECn_TX_CLK to RMII data TXD[1:0], TX_EN delay	t _{RMTDX}	2.0	_	10.0	ns

Figure 18 shows the RMII transmit AC timing diagram.




Figure 18. RMII Transmit AC Timing Diagram

Table 36 lists the RMII receive AC timing specifications.

Table 36. RMII Receive AC Timing Specifications

For recommended operating conditions, see Table 3

Parameter	Symbol	Min	Тур	Max	Unit
TSECn_TX_CLK clock period	t _{RMR}	_	20.0	_	ns
TSECn_TX_CLK duty cycle	t _{RMRH}	35	_	65	%
TSECn_TX_CLK peak-to-peak jitter	t _{RMRJ}	_	_	250	ps
Rise time TSECn_TX_CLK (20%–80%)	t _{RMRR}	1.0	_	5.0	ns
Fall time TSECn_TX_CLK (80%–20%)	t _{RMRF}	1.0	_	5.0	ns
RXD[1:0], CRS_DV, RX_ER setup time to TSECn_TX_CLK rising edge	t _{RMRDV}	4.0	_	_	ns
RXD[1:0], CRS_DV, RX_ER hold time to TSECn_TX_CLK rising edge	t _{RMRDX}	2.0	_	_	ns

Figure 19 provides the AC test load for eTSEC.




Figure 19. eTSEC AC Test Load

Figure 20 shows the RMII receive AC timing diagram.




Figure 20. RMII Receive AC Timing Diagram

2.11.3 RGMII Interface Electrical Specifications

This section provides AC and DC electrical characteristics of RGMII interface for eTSEC.

2.11.3.1 RGMII DC Electrical Characteristics

Table 37 shows the RGMII DC electrical characteristics when operating from a 2.5 V supply.

Table 37. RGMII DC Electrical Characteristics (2.5V)

At recommended operating conditions with $LV_{DD} = 2.5 \text{ V}$

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	V _{IH}	1.70	_	V	_
Input low voltage	V _{IL}	_	0.70	V	_
Input high current (V _{IN} = LV _{DD})	I _{IH}	_	10	μΑ	_
Input low current (V _{IN} = GND)	I _{IL}	-15	_	μΑ	1
Output high voltage (LV _{DD} = min, I_{OH} = -1.0 mA)	V _{OH}	2.00	LV _{DD} + 0.3	V	_
Output low voltage (LV _{DD} = min, I _{OL} = 1.0 mA)	V _{OL}	GND - 0.3	0.40	V	_

Note

- 1. Note that the min V_{IL} and max V_{IH} values are based on the respective min and max LV_{IN} values found in Table 3.
- 2. The symbol $\rm V_{IN}$, in this case, represents the $\rm LV_{IN}$ symbols referenced in Table 3.

2.11.3.2 RGMII AC Timing Specifications

Table 38 presents the RGMII AC timing specifications.

Table 38. RGMII AC Timing Specifications

For recommended operating conditions, see Table 3.


Parameter	Symbol ¹	Min	Тур	Max	Unit	Notes
Data to clock output skew (at transmitter)	t _{SKRGT_TX}	-500	0	500	ps	5
Data to clock input skew (at receiver)	t _{SKRGT_RX}	1.0	_	2.6	ns	2
Clock period duration	t _{RGT}	7.2	8.0	8.8	ns	3
Duty cycle for 10BASE-T and 100BASE-TX	t _{RGTH} /t _{RGT}	40	50	60	%	3, 4

Table 38. RGMII AC Timing Specifications (continued)

For recommended operating conditions, see Table 3.

Parameter	Symbol ¹	Min	Тур	Max	Unit	Notes
Duty cycle for Gigabit	t _{RGTH} /t _{RGT}	45	50	55	%	_
Rise time (20%–80%)	t _{RGTR}	_	_	0.75	ns	_
Fall time (20%–80%)	t _{RGTF}	_	_	0.75	ns	_

- In general, the clock reference symbol representation for this section is based on the symbols RGT to represent RGMII timing.
 For example, the subscript of t_{RGT} represents the RGMII receive (RX) clock. Note also that the notation for rise (R) and fall
 (F) times follows the clock symbol that is being represented. For symbols representing skews, the subscript is skew (SK) followed by the clock that is being skewed (RGT).
- 2. This implies that PC board design will require clocks to be routed such that an additional trace delay of greater than 1.5 ns will be added to the associated clock signal. Many PHY vendors already incorporate the necessary delay inside their chip. If so, additional PCB delay is probably not needed.
- 3. For 10 and 100 Mbps, t_{RGT} scales to 400 ns \pm 40 ns and 40 ns \pm 4 ns, respectively.
- 4. Duty cycle may be stretched/shrunk during speed changes or while transitioning to a received packet's clock domains as long as the minimum duty cycle is not violated and stretching occurs for no more than three t_{RGT} of the lowest speed transitioned between.
- 5) The frequency of RX_CLK should not exceed the frequency of GTX_CLK125 by more than 300 ppm.






Figure 21. RGMII AC Timing and Multiplexing Diagrams

2.11.4 SGMII Interface Electrical Characteristics

Each SGMII port features a 4-wire AC-Coupled serial link from the dedicated SerDes interface of P1021 as shown in Figure 23, where C_{TX} is the external (on board) AC-Coupled capacitor. Each output pin of the SerDes transmitter differential pair features 50- Ω output impedance. Each input of the SerDes receiver differential pair features 50- Ω on-die termination to SGND_SRDS. The reference circuit of the SerDes transmitter and receiver is shown in Figure 49.

2.11.4.1 SGMII DC Electrical Characteristics

This section discusses the electrical characteristics for the SGMII interface.

2.11.4.1.1 DC Requirements for SGMII SD_REF_CLK and SD_REF_CLK

The characteristics and DC requirements of the separate SerDes reference clock are described in Section 2.18.2.2, "DC Level Requirement for SerDes Reference Clocks."

2.11.4.1.2 SGMII Transmit DC Timing Specifications

Table 39 describe the SGMII SerDes transmitter AC-Coupled DC electrical characteristics. Transmitter DC characteristics are measured at the transmitter outputs $(SDn_TX[n])$ and $\overline{SDn_TX[n]}$ as shown in Figure 23.

Table 39. SGMII DC Transmitter Electrical Characteristics

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Output high voltage	V _{OH}	_	_	XV _{DD_SRDS2-Typ} /2+ V _{OD} _{-max} /2	mV	1
Output low voltage	V _{OL}	XV _{DD_SRDS2-Typ} /2- V _{OD} _{-max} /2	_	_	mV	1
		304	475	689		Equalization setting: 1.0x
		279	436	632		Equalization setting: 1.09x
		254	396	574		Equalization setting: 1.2x
		229	357	518		Equalization setting: 1.33x
Output differential		202	316	459		Equalization setting: 1.5x
voltage ^{2, 3, 4} (XV _{DD-Typ} at 1.0V)	V _{OD}	178	277	402	mV	Equalization setting: 1.71x
(XV _{DD-Typ} at 1.0V)		152	237	344		Equalization setting: 2.0x
Output impedance (single-ended)	R _O	40	50	60	Ω	_

- 1. This will not align to DC-coupled SGMII.
- 2. $|V_{OD}| = |V_{SD2_TXn} V_{\overline{SD2_TXn}}|$. $|V_{OD}|$ is also referred as output differential peak voltage. $V_{TX-DIFFp-p} = 2*|V_{OD}|$.
- 3. The |V_{OD}| value shown in the table assumes the following transmit equalization setting in the XMITEQAB (for SerDes lanes A & B) or XMITEQEF (for SerDes lanes E & E) bit field of the SerDes 2 control register:
 - The MSbit (bit 0) of the above bit field is set to zero (selecting the full V_{DD-DIFF-p-p} amplitude power up default);
 - The LSbits (bit [1:3]) of the above bit field is set based on the equalization setting shown in table.
- 4. The $|V_{OD}|$ value shown in the Typ column is based on the condition of $XV_{DD_SRDS2-Typ}$ =1.0 V, <u>no common mode offset variation</u>, SerDes transmitter is terminated with 100- Ω differential load between SD_TX[n] and SD_TX[n].




Figure 22. 4-Wire AC-Coupled SGMII Serial Link Connection Example




Figure 23. SGMII Transmitter DC Measurement Circuit

2.11.4.1.3 SGMII DC Receiver Timing Specification

Table 40 lists the SGMII DC receiver electrical characteristics. Source synchronous clocking is not supported. Clock is recovered from the data.

Table 40. SGMII DC Receiver Electrical Characteristics⁵

For recommended operating conditions, see Table 3.

Parameter		Symbol	Min	Тур	Max	Unit	Notes
DC Input voltage range		_		N/A		_	1
Input differential voltage	LSTS = 0	V _{RX_DIFFp-p}	100	_	1200	mV	2, 4
	LSTS = 1		175	_			
Loss of signal threshold	LSTS = 0	VLOS	30	_	100	mV	3, 4
	LSTS = 1		65	_	175		
Receiver differential input	impedance	Z _{RX_DIFF}	80	_	120	Ω	_

Note:

- 1. Input must be externally AC-coupled.
- 2. V_{RX DIFFp-p} is also referred to as peak-to-peak input differential voltage.
- 3. The concept of this parameter is equivalent to the Electrical Idle Detect Threshold parameter in PCI Express. Refer to the PCI Express Differential Receiver (RX) Input Specifications section for further explanation.
- 4. The LSTS shown in the table refers to the LSTSAB or LSTSEF bit field of the SerDes control register.

2.11.4.2 SGMII AC Timing Specifications

This section describes the AC timing specifications for the SGMII interface.

2.11.4.2.1 AC Requirements for SGMII SD_REF_CLK and SD_REF_CLK

Note that the SGMII clock requirements for SD_REF_CLK and SD_REF_CLK are intended to be used within the clocking guidelines specified by Section 2.18.2.3, "AC Requirements for SerDes Reference Clocks."

2.11.4.2.2 SGMII Transmit AC Timing Specifications

Table 41 provides the SGMII transmit AC timing specifications. A source synchronous clock is not supported. The AC timing specifications do not include RefClk jitter.

Table 41. SGMII Transmit AC Timing Specifications

At recommended operating conditions with XV_{DD} SRDS = 1.0 V ± 50 mV

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Deterministic Jitter	JD	_	_	0.17	UI p-p	_
Total Jitter	JT	_	_	0.35	UI p-p	_
Unit Interval	UI	799.92	800	800.08	ps	_
AC coupling capacitor	C _{TX}	5	100	200	nF	3

- 1. Each UI is 800 ps ± 100 ppm.
- 2. See Figure 25 for single frequency sinusoidal jitter limits.
- 3. The external AC coupling capacitor is required. It is recommended that it be placed near the device transmitter outputs.

2.11.4.2.3 SGMII AC Measurement details

Transmitter and receiver AC characteristics are measured at the transmitter outputs (SD_TX[n] and $\overline{SD_TX}[n]$) or at the receiver inputs (SD_RX[n] and $\overline{SD_RX}[n]$) as depicted in Figure 24, respectively.




Figure 24. SGMII AC Test/Measurement Load

2.11.4.2.4 SGMII Receiver AC Timing Specifications

Table 42 provides the SGMII receive AC timing specifications. The AC timing specifications do not include RefClk jitter. Source synchronous clocking is not supported. Clock is recovered from the data.

Table 42. SGMII Receive AC Timing Specifications

At recommended operating conditions with $XV_{DD\ SRDS2} = 1.0V \pm 50mV$

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Deterministic Jitter Tolerance	JD	0.37	_	_	UI p-p	1, 2
Combined Deterministic and Random Jitter Tolerance	JDR	0.55	_	_	UI p-p	1, 2
Total Jitter Tolerance	JT	0.65	_	_	UI p-p	1, 2
Bit Error Ratio	BER	_	_	10 ⁻¹²		_
Unit Interval	UI	799.92	800	800.08	ps	3

- 1. Measured at receiver
- 2. Refer to RapidIOTM 1×/4× LP Serial Physical Layer Specification for interpretation of jitter specifications.
- 3. Each UI is 800 ps ± 100 ppm.

The sinusoidal jitter in the total jitter tolerance may have any amplitude and frequency in the unshaded region of Figure 25.




Figure 25. Single Frequency Sinusoidal Jitter Limits

2.11.5 MII Management

2.11.5.1 MII Management DC Electrical Characteristics

The MDC and MDIO are defined to operate at a supply voltage of 3.3 V and 2.5 V. The DC electrical characteristics for MDIO and MDC are provided in Table 43 and Table 44.

Table 43. MII Management DC Electrical Characteristics

At recommended operating conditions with $LV_{DD} = 3.3 \text{ V}$

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	V _{IH}	2.0	_	V	_
Input low voltage	V _{IL}	_	0.90	V	_
Input high current (LV _{DD} = Max, V _{IN} = 2.1 V)	I _{IH}	_	40	μА	1
Input low current (LV _{DD} = Max, V _{IN} = 0.5 V)	I _{IL}	-600	_	μА	1
Output high voltage (LV _{DD} = Min, I _{OH} = -1.0 mA)	V _{OH}	2.4	LV _{DD} + 0.3	V	_

Table 43. MII Management DC Electrical Characteristics (continued)

At recommended operating conditions with $\rm LV_{DD}$ = 3.3 V

Parameter	Symbol	Min	Max	Unit	Notes
Output low voltage (LV _{DD} = Min, I _{OL} = 1.0 mA)	V_{OL}	GND	0.4	V	_

Note:

1. Note that the symbol V_{IN} , in this case, represents the LV $_{\text{IN}}$ symbol referenced in Table 2 and Table 3.

Table 44. MII Management DC Electrical Characteristics

At recommended operating conditions with $LV_{DD} = 2.5 \text{ V}$

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	V _{IH}	1.70	LV _{DD} + 0.3	V	_
Input low voltage	V _{IL}	-0.3	0.70	V	_
Input high current (V _{IN} = LV _{DD} ,)	I _{IH}	_	10	μΑ	1, 2
Input low current (V _{IN} = GND)	I _{IL}	-15	_	μΑ	_
Output high voltage (LV _{DD} = Min, IOH = -1.0 mA)	V _{OH}	2.00	LV _{DD} + 0.3	V	_
Output low voltage (LV _{DD} = Min, I _{OL} = 1.0 mA)	V _{OL}	GND - 0.3	0.40	V	_

Notes:

- 1. EC1_MDC and EC1_MDIO operate on LV_{DD}.
- 2. Note that the symbol V_{IN} , in this case, represents the LV_{IN} and TV_{IN} symbols referenced in Table 3.

2.11.5.1.1 MII Management AC Electrical Specifications

Table 45 provides the MII management AC timing specifications.

Table 45. MII Management AC Timing Specifications

Parameter	Symbol	Min	Тур	Max	Unit	Notes
MDC frequency	f _{MDC}	_	2.5	_	MHz	2
MDC period	t _{MDC}	_	400	_	ns	_
MDC clock pulse width high	t _{MDCH}	32	_	_	ns	_
MDC to MDIO delay	t _{MDKHDX}	$(16^*t_{\text{plb_clk}}) - 3$	_	$(16*t_{plb_clk}) + 3$	ns	3, 4
MDIO to MDC setup time	t _{MDDVKH}	5	_	_	ns	_

Table 45. MII Management AC Timing Specifications (continued)

Parameter	Symbol	Min	Тур	Max	Unit	Notes
MDIO to MDC hold time	t _{MDDXKH}	0		_	ns	_

Notes:

- 1. The symbols used for timing specifications follow the pattern of t_{(first two letters of functional block)(signal)(state)(reference)(state)} for inputs and t_(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t_{MDKHDX} symbolizes management data timing (MD) for the time t_{MDC} from clock reference (K) high (H) until data outputs (D) are invalid (X) or data hold time. Also, t_{MDDVKH} symbolizes management data timing (MD) with respect to the time data input signals (D) reach the valid state (V) relative to the t_{MDC} clock reference (K) going to the high (H) state or setup time. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
- This parameter is dependent on the platform clock frequency (MIIMCFG [MgmtClk] field determines the clock frequency of the MgmtClk Clock EC_MDC).
- 3. This parameter is dependent on the platform clock frequency. The delay is equal to 16 platform clock periods ± 3 ns. For example, with a platform clock of 333 MHz, the min/max delay is 48 ns ± 3 ns. Similarly, if the platform clock is 400 MHz, the min/max delay is 40 ns ± 3 ns.
- 4. t_{plb clk} is the platform (CCB) clock.

Figure 26 shows the MII management interface timing diagram.




Figure 26. MII Management Interface Timing Diagram

2.11.6 eTSEC IEEE 1588 AC Specifications

Table 46 provides the IEEE 1588 AC timing specifications.

Table 46. eTSEC IEEE 1588 AC Timing Specifications

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Тур	Max	Unit	Note
TSEC_1588_CLK clock period	t _{T1588CLK}	3.8	_	T _{RX_CLK} × 7	ns	1, 3
TSEC_1588_CLK duty cycle	t _{T1588CLKH} /t _{T1588CLK}	40	50	60	%	_
TSEC_1588_CLK peak-to-peak jitter	t _{T1588CLKINJ}	_	_	250	ps	_
Rise time eTSEC_1588_CLK (20%-80%)	t _{T1588} CLKINR	1.0	_	2.0	ns	_

Table 46. eTSEC IEEE 1588 AC Timing Specifications (continued)


For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Тур	Max	Unit	Note
Fall time eTSEC_1588_CLK (80%–20%)	t _{T1588} CLKINF	1.0	_	2.0	ns	_
TSEC_1588_CLK_OUT clock period	t _{T1588} CLKOUT	2 × t _{T1588CLK}	_	_	ns	_
TSEC_1588_CLK_OUT duty cycle	t _{T1588} CLKOTH /t _{T1588} CLKOUT	30	50	70	%	_
TSEC_1588_PULSE_OUT	t _{T1588OV}	0.5	_	3.0	ns	_
TSEC_1588_TRIG_IN pulse width	t _{T1588} TRIGH	2 × t _{T1588CLK_MAX}	_	_	ns	2

Note:

- 1.T_{RX_CLK} is the max clock period of eTSEC receiving clock selected by TMR_CTRL[CKSEL]. See the *QorIQ P1021 Integrated Processor Reference Manual* for a description of TMR_CTRL registers.
- 2. It needs to be at least two times the clock period of the clock selected by TMR_CTRL[CKSEL]. See the *QorlQ P1021 Integrated Processor Reference Manual* for a description of TMR_CTRL registers.
- 3. The maximum value of t_{T1588CLK} is not only defined by the value of T_{RX_CLK}, but also defined by the recovered clock. For example, for 10/100/1000 Mbps modes, the maximum value of t_{T1588CLK} will be 2800, 280, and 56 ns respectively.

Figure 27 shows the data and command output AC timing diagram..



Note: The output delay is counted starting at the rising edge if t_{T1588CLKOUT} is noninverting. Otherwise, it is counted starting at the falling edge.

Figure 27. eTSEC IEEE 1588 Output AC Timing

Figure 28 shows the data and command input AC timing diagram.




Figure 28. eTSEC IEEE 1588 Input AC Timing

2.12 USB

This section provides the AC and DC electrical specifications for the USB interface of the P1021.

2.12.1 USB DC Electrical Characteristics

Table 47, Table 48, and Table 49 provides the DC electrical characteristics for the USB interface.

Table 47. USB DC Electrical Characteristics (CV_{DD} = 3.3 V)

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Мах	Unit	Notes
Input high voltage	V _{IH}	2	_	V	1
Input low voltage	V _{IL}	_	0.8	V	1
Input current (CV _{IN} = 0V or CV _{IN} = CV _{DD})	I _{IN}	_	±40	μА	2
Output High voltage ($CV_{DD} = min$, $I_{OH} = -2 mA$)	V _{OH}	2.8	_	V	_
Output Low voltage (CV _{DD} = min, I _{OL} = 2 mA)	V _{OL}	_	0.3	V	_

Note:

- 1. Note that the min V_{IL} and max V_{IH} values are based on the respective min and max CV_{IN} values found in Table 3.
- Note that the symbol CV_{IN} represents the input voltage of the supply. It is referenced in Table 3.

Table 48. USB DC Electrical Characteristics ($CV_{DD} = 2.5 \text{ V}$)

Parameter	Symbol	Min	Max	Unit	Notes
High-level input voltage ¹	V _{IH}	1.7	_	V	1
Low-level input voltage	V _{IL}	_	0.7	V	1
Input current (V _{IN} = 0 V or V _{IN} = CV _{DD})	I _{IN}	_	±40	μА	2
High-level output voltage (CV _{DD} = min, I _{OH} = -1 mA)	V _{OH}	2.0	_	V	3
Low-level output voltage (CV _{DD} = min, I _{OL} = 1mA)	V _{OL}	_	0.4	V	_

- 1. The min V_{IL} and max V_{IH} values are based on the respective min and max CV_{IN} values found in Table 3.
- 2. The symbol V_{IN} , in this case, represents the CV_{IN} symbol referenced in Section 2.1.2, "Recommended Operating Conditions."
- 3. Not applicable for open drain signals.

Parameter	Symbol	Min	Max	Unit	Notes
High-level input voltage ¹	V _{IH}	1.25	_	V	1
Low-level input voltage	V_{IL}	_	0.6	V	1
Input current (V _{IN} = 0 V or V _{IN} = CV _{DD})	I _{IN}	_	±40	μΑ	2
High-level output voltage ($CV_{DD} = min, I_{OH} = -0.5 mA$)	V _{OH}	1.35	_	V	3
Low-level output voltage (CV _{DD} = min, I _{OL} = 0.5 mA)	V _{OL}	_	0.4	٧	_

Notes:

- 1. The min V_{IL}and max V_{IH} values are based on the respective min and max CV_{IN} values found in Table 3.
- 2. The symbol V_{IN}, in this case, represents the CV_{IN} symbol referenced in Section 2.1.2, "Recommended Operating Conditions."
- 3. Not applicable for open drain signals.

2.12.2 USB AC Electrical Specifications

Table 50 describes the general timing parameters of the USB interface.

Table 50. USB General Timing Parameters

For recommended operating conditions, see Table 3

Parameter	Symbol	Min	Max	Unit	Notes
USB clock cycle time	tusck	15	_	ns	2, 3, 4, 5
Input setup to USB clock—all inputs	t _{USIVKH}	4	_	ns	2, 3, 4, 5
input hold to USB clock—all inputs	t _{USIXKH}	1	_	ns	2, 3, 4, 5
USB clock to output valid— all outputs	tuskhov	_	7	ns	2, 3, 4, 5
Output hold from USB clock—all outputs	tuskhox	2	_	ns	2, 3, 4, 5

- 1. The symbols for timing specifications follow the pattern of t_(First two letters of functional block)(signal)(state) (reference)(state) for inputs and t_(First two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t_{USIXKH} symbolizes USB timing (US) for the input (I) to go invalid (X) with respect to the time the USB clock reference (K) goes high (H). Also, t_{USKHOX} symbolizes USB timing (US) for the USB clock reference (K) to go high (H) with respect to the output (O) going invalid (X) or output hold time.
- 2. All timings are in reference to USB clock.
- 3. All signals are measured from $CV_{DD}/2$ of the rising edge of the USB clock to $0.4 \times CV_{DD}$ of the signal in question for 3.3 V signaling levels.
- 4. Input timings are measured at the pin.
- 5. For active/float timing measurements, the high impedance or off state is defined to be when the total current delivered through the component pin is less than or equal to that of the leakage current specification.
- 6. When switching the data pins from outputs to inputs using the USBn_DIR pin, the output timings will be violated on that cycle because the output buffers are tristated asynchronously. This should not be a problem, because the PHY should not be functionally looking at these signals on that cycle as per ULPI specifications.

Figure 29 and Figure 30 provide the AC test load and signals for the USB, respectively.




Figure 29. USB AC Test Load




Table 51 provides the USB clock input (USB_CLK_IN) AC timing specifications.

Table 51. USB_CLK_IN AC Timing Specifications

Parameter	Conditions	Symbol	Min	Тур	Max	Unit
Frequency range	Steady state	f _{USB_CLK_IN}	59.97	60	60.03	MHz
Clock frequency tolerance	_	t _{CLK_TOL}	-0.05	0	0.05	%
Reference clock duty cycle	Measured at 1.6 V	t _{CLK_DUTY}	40	50	60	%
Total input jitter/time interval error	Peak-to-peak value measured with a second order high-pass filter of 500 kHz bandwidth	t _{CLK_PJ}	_	_	200	ps

2.13 Enhanced Local Bus

This section describes the DC and AC electrical specifications for the enhanced local bus interface.

2.13.1 Enhanced Local Bus DC Electrical Characteristics

Table 52 provides the DC electrical characteristics for the enhanced local bus interface operating at $BV_{DD} = 3.3 \text{ V DC}$.

Table 52. Enhanced Local Bus DC Electrical Characteristics (3.3 V DC)

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Max	Unit
Input high voltage	V _{IH}	2	_	V
Input low voltage	V _{IL}	_	0.8	V
Input current ($V_{IN} = 0 \text{ V or } V_{IN} = BV_{DD}$)	I _{IN}	_	±40	μΑ
Output high voltage (BV _{DD} = min, $I_{OH} = -2 \text{ mA}$)	V _{OH}	2.4	_	V
Output low voltage (BV _{DD} = min, I _{OL} = 2 mA)	V _{OL}	_	0.4	V

Note:

- 1. The min V_{IL} and max V_{IH} values are based on the respective min and max BV_{IN} values found in Table 3.
- 2. The symbol V_{IN}, in this case, represents the BV_{IN} symbol referenced in Section 2.1.2, "Recommended Operating Conditions."

Table 53 provides the DC electrical characteristics for the enhanced local bus interface when operating at $BV_{DD} = 2.5 \text{ V DC}$.

Table 53. Enhanced Local Bus DC Electrical Characteristics (2.5 V DC)

For recommended operating conditions, see Table 3

Parameter	Symbol	Min	Max	Unit
Input high voltage	V _{IH}	1.7	_	V
Input low voltage	V _{IL}	_	0.7	V
Input current (V _{IN} = 0 V or V _{IN} = BV _{DD})	I _{IN}	_	±40	μΑ
Output high voltage (BV _{DD} = min, I _{OH} = -1 mA)	V _{OH}	2.0	_	V
Output low voltage (BV _{DD} = min, I _{OL} = 1 mA)	V _{OL}	_	0.4	V

Note:

- 1. The min V_{IL}and max V_{IH} values are based on the respective min and max BV_{IN} values found in Table 3.
- 2. The symbol V_{IN}, in this case, represents the BV_{IN} symbol referenced in Section 2.1.2, "Recommended Operating Conditions."

Table 54 provides the DC electrical characteristics for the enhanced local bus interface when operating at $BV_{DD} = 1.8 \text{ V DC}$.

Table 54. Enhanced Local Bus DC Electrical Characteristics (1.8 V DC)

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Max	Unit
Input high voltage	V _{IH}	1.25	_	V
Input low voltage	V _{IL}	_	0.6	V
Input current (V _{IN} = 0 V or V _{IN} = BV _{DD})	I _{IN}	_	±40	μΑ
Output high voltage (BVDD = min, IOH = -0.5 mA)	V _{OH}	1.35	_	V
Output low voltage (BVDD = min, IOL = 0.5 mA)	V _{OL}	_	0.4	V

Note:

- 1. The min V_{IL} and max V_{IH} values are based on the respective min and max BV_{IN} values found in Table 3.
- 2. The symbol VIN, in this case, represents the BVIN symbol referenced in Section 2.1.2, "Recommended Operating Conditions."

2.13.2 Enhanced Local Bus AC Electrical Specifications

2.13.2.1 Test Condition

Figure 31 provides the AC test load for the enhanced local bus.




Figure 31. Enhanced Local Bus AC Test Load

2.13.2.2 Local Bus AC Timing Specifications for PLL Bypass Mode

All output signal timings are relative to the falling edge of any LCLKs for PLL bypass mode. The external circuit must use the rising edge of the LCLKs to latch the data.

All input timings except LGTA/LUPWAIT/LFRB are relative to the rising edge of LCLKs. LGTA/LUPWAIT/LFRB are relative to the falling edge of LCLKs.

Table 55 describes the timing specifications of the local bus interface for PLL bypass mode.

Table 55. Enhanced Local Bus Timing Specifications (BV_{DD} = 3.3 V)—PLL Bypass Mode

For recommended operating conditions, see Table 3.

Parameter	Symbol ¹	Min	Max	Unit	Notes
Local bus cycle time	t _{LBK}	12		ns	_
Local bus duty cycle	t _{LBKH} /t _{LBK}	45	55	%	_
LCLK[n] skew to LCLK[m] or LSYNC_OUT	t _{LBKSKEW}	_	150	ps	2
Input setup (except LGTA/LUPWAIT/LFRB)	t _{LBIVKH}	6	_	ns	_
Input hold (except LGTA/LUPWAIT/LFRB)	t _{LBIXKH}	1	_	ns	_
Input setup (for LGTA/LUPWAIT/LFRB)	t _{LBIVKL}	6	_	ns	_
Input hold (for LGTA/LUPWAIT/LFRB)	t _{LBIXKL}	1	_	ns	_
Output delay (Except LALE)	t _{LBKLOV}	_	1.5	ns	_
Output hold (Except LALE)	t _{LBKLOX}	-3.5	_	ns	5
Local bus clock to output high impedance for LAD/LDP	t _{LBKLOZ}	_	2	ns	3
LALE output negation to LAD/LDP output transition (LATCH hold time)	t _{LBONOT}	1/2 (LBCR[AHD]=1) 1 (LBCR[AHD]=0)	_	eLBC controller clock cycle	4

Note:

- 1. All signals are measured from BV_{DD}/2 of rising/falling edge of LCLK to BV_{DD}/2 of the signal in question.
- 2. Skew measured between different LCLK signals at BV_{DD}/2.
- 3. For purposes of active/float timing measurements, the high impedance or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.
- 4. t_{LBONOT} is a measurement of the minimum time between the negation of LALE and any change in LAD. t_{LBONOT} is determined by LBCR[AHD]. The unit is the eLBC controller clock cycle, which is the internal clock that runs the local bus controller, not the external LCLK. LCLK cycle = eLBC controller clock cycle × LCRR[CLKDIV]. After power on reset, LBCR[AHD] defaults to 0 and eLBC runs at maximum hold time.
- 5. Output hold is negative. This means that output transition happens earlier than the falling edge of LCLK.

Figure 32 shows the AC timing diagram for PLL bypass mode.





Figure 32. Enhanced Local Bus Signals (PLL Bypass Mode)

Figure 32 applies to all three controllers that eLBC supports: GPCM, UPM, and FCM.

For input signals, the AC timing data is used directly for all three controllers.

For output signals, each type of controller provides its own unique method to control the signal timing. The final signal delay value for output signals is the programmed delay plus the AC timing delay. For example, for GPCM, LCS can be programmed to delay by t_{acs} (0, ½, ½, 1, 1 + ½, 1 + ½, 2, 3 cycles), so the final delay is t_{acs} + t_{LBKLOV} .

Figure 33 shows how the AC timing diagram applies to GPCM in PLL bypass mode. The same principle applies to UPM and FCM.



 $^{^{1}}$ t_{addr} is programmable and determined by LCRR[EADC] and ORx[EAD].

Figure 33. GPCM Output Timing Diagram (PLL Bypass Mode)

2.14 Enhanced Secure Digital Host Controller (eSDHC)

This section describes the DC and AC electrical specifications for the eSDHC interface.

2.14.1 eSDHC DC Electrical Characteristics

Table 56 provides the DC electrical characteristics for the eSDHC interface.

Table 56. eSDHC Interface DC Electrical Characteristics

At recommended operating conditions with $CV_{DD} = 3.3 \text{ V}$

Parameter	Symbol	Condition	Min	Max	Unit	Notes
Input high voltage	V _{IH}	_	$0.625 \times \text{CV}_{\text{DD}}$	_	V	1
Input low voltage	V _{IL}	_	_	$0.25 \times \text{CV}_{\text{DD}}$	V	1
Output high voltage	V _{OH}	I _{OH} = -100 uA at CV _{DD} min	$0.75 \times \text{CV}_{\text{DD}}$	_	V	_
Output low voltage	V _{OL}	I _{OL} = 100uA at CV _{DD} min	_	$0.125 \times \text{CV}_{\text{DD}}$	V	_
Output high voltage	V _{OH}	I _{OH} = -100 uA	CV _{DD} – 2	_	V	2
Output low voltage	V _{OL}	I _{OL} = 2 mA	_	0.3	V	2

 $^{^{2}}$ t_{arcs} , t_{awcs} , t_{aoe} , t_{rc} , t_{oen} , t_{awe} , t_{wc} , t_{wen} are determined by ORx. See the P1021 reference manual.

Table 56. eSDHC Interface DC Electrical Characteristics (continued)

At recommended operating conditions with $CV_{DD} = 3.3 \text{ V}$

Parameter	Symbol	Condition	Min	Max	Unit	Notes
Input/output leakage current	I _{IN} /I _{OZ}	_	-10	10	uA	_

Note:

- 1. Note that the min V_{IL} and max V_{IH} values are based on the respective min and max CV_{IN} values found in Figure 3.
- 2. Open drain mode for MMC cards only.

2.14.2 eSDHC AC Timing Specifications

Table 57 provides the eSDHC AC timing specifications as defined in Figure 35.

Table 57. eSDHC AC Timing Specifications

At recommended operating conditions with CV_{DD} = 3.3 V

Parameter	Symbol	Min	Max	Unit	Notes
SD_CLK clock frequency: SD/SDIO Full-speed/High-speed mode MMC Full-speed/High-speed mode	f _{SFSCK}	0	25/50 20/52	MHz	2, 4
SD_CLK clock low time—Full-speed/High-speed mode	t _{SFSCKL}	10/7	_	ns	4
SD_CLK clock high time—Full-speed/High-speed mode	t _{SFSCKH}	10/7	_	ns	4
SD_CLK clock rise and fall times	t _{SFSCKR/} t _{SFSCKF}	_	3	ns	4
Input setup times: SD_CMD, SD_DATx, SD_CD to SD_CLK	t _{SFSIVKH}	5.0	_	ns	4
Input hold times: SD_CMD, SD_DATx, SD_CD to SD_CLK	t _{SFSIXKH}	2.5	_	ns	3, 4
Output delay time: SD_CLK to SD_CMD, SD_DATx valid	t _{SHSKHOV}	-3	3	ns	4

Note:

- 1. The symbols used for timing specifications herein follow the pattern of t_{(first three letters of functional block)(signal)(state)} (reference)(state) for inputs and t_(first three letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t_{FHSKHOV} symbolizes eSDHC high speed mode device timing (SHS) clock reference (K) going to the high (H) state, with respect to the output (O) reaching the invalid state (X) or output hold time. Note that, in general, the clock reference symbol representation is based on five letters representing the clock of a particular functional. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
- 2. In full speed mode, clock frequency value can be 0–25 MHz for a SD/SDIO card and 0–20 MHz for a MMC card. In high speed mode, clock frequency value can be 0–50 MHz for a SD/SDIO card and 0–52 MHz for a MMC card.
- 3. To satisfy hold timing, the delay difference between clock input and cmd/data input must not exceed 2 ns.
- 4. $C_{CARD} \le 10$ pF, (1 card), and $C_{L} = C_{BUS} + C_{HOST} + C_{CARD} \le 40$ pF

Figure 34 provides the eSDHC clock input timing diagram.




Figure 34. eSDHC Clock Input Timing Diagram

Figure 35 provides the data and command input/output timing diagram.




Figure 35. eSDHC Data and Command Input/Output Timing Diagram Referenced to Clock

2.15 Programmable Interrupt Controller (PIC) Specifications

This section describes the DC and AC electrical specifications for PIC.

2.15.1 PIC DC Electrical Characteristics

Table 58 provides the DC electrical characteristics for the PIC interface.

Table 58. PIC DC Electrical Characteristics

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	V _{IH}	2	_	V	1
Input low voltage	V _{IL}	_	0.8	V	1
Input current (OV _{IN} = 0V or OV _{IN} = OV _{DD})	I _{IN}	_	±40	μΑ	2
Output high voltage (OV _{DD} = min, I _{OH} = -2 mA)	V _{OH}	2.4	_	V	_

Table 58. PIC DC Electrical Characteristics (continued)

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Max	Unit	Notes
Output low voltage (OV _{DD} = min, I _{OL} = 2 mA)	V_{OL}	1	0.4	V	_

Note:

- 1. Note that the min V_{IL}and max V_{IH} values are based on the respective min and max OV_{IN} values found in Table 3.
- 2. Note that the symbol OV_{IN} represents the input voltage of the supply. It is referenced in Table 3.

2.15.2 PIC AC Timing Specifications

Table 59 provides the PIC input and output AC timing specifications.

Table 59. PIC Input AC Timing Specifications

For recommended operating conditions, see Table 3

Parameter	Symbol	Min	Max	Unit	Notes
PIC inputs—minimum pulse width	t _{PIWID}	3	_	SYSCLK	1

Note:

 PIC inputs and outputs are asynchronous to any visible clock. PIC outputs should be synchronized before use by any external synchronous logic. PIC inputs are required to be valid for at least t_{PIWID} ns to ensure proper operation when working in edge-triggered mode.

2.16 JTAG

This section describes the AC electrical specifications for the IEEE 1149.1 (JTAG) interface of the P1021.

2.16.1 JTAG DC Electrical Characteristics

Table 60 provides the JTAG DC electrical characteristics.

Table 60. JTAG DC Electrical Characteristics

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	V _{IH}	2	_	V	1
Input low voltage	V _{IL}	_	0.8	V	1
Input current (OV _{IN} = 0V or OV _{IN} = OV _{DD})	I _{IN}	_	±40	μΑ	2
Output high voltage (OV _{DD} = min, I _{OH} = -2 mA)	V _{OH}	2.4	_	V	_
Output low voltage (OV _{DD} = min, I _{OL} = 2 mA)	V _{OL}	_	0.4	V	_

Note:

- 1. Note that the min V_{IL} and max V_{IH} values are based on the respective min and max OV_{IN} values found in Table 3.
- 2. Note that the symbol OV_{IN} represents the input voltage of the supply. It is referenced in Table 3.

2.16.2 JTAG AC Timing Specifications

Table 61 provides the JTAG AC timing specifications as defined in Figure 36 through Figure 39.

Table 61. JTAG AC Timing Specifications

For recommended operating conditions see Table 3.

Parameter	Symbol	Min	Max	Unit	Notes
JTAG external clock frequency of operation	f _{JTG}	0	33.3	MHz	_
JTAG external clock cycle time	t _{JTG}	30	_	ns	_
JTAG external clock pulse width measured at 1.4 V	t _{JTKHKL}	15	_	ns	_
JTAG external clock rise and fall times	t _{JTGR} and t _{JTGF}	0	2	ns	_
TRST assert time	t _{TRST}	25	_	ns	2
Input setup times	t _{JTDVKH}	4	_	ns	_
Input hold times	t _{JTDXKH}	10	_	ns	_
Output valid times	t _{JTKLDV}	4	10	ns	3
Output hold times	t _{JTKLDX}	30	_	ns	3

Notes:

- 1. The symbols used for timing specifications follow the pattern t_{(first two letters of functional block)(signal)(state)} (reference)(state) for inputs and t_(first two letters of functional block) (reference)(state)(signal)(state)</sub> for outputs. For example, t_{JTDVKH} symbolizes JTAG device timing (JT) with respect to the time data input signals (D) reaching the valid state (V) relative to the t_{JTG} clock reference (K) going to the high (H) state or setup time. Also, t_{JTDXKH} symbolizes JTAG timing (JT) with respect to the time data input signals (D) reaching the invalid state (X) relative to the t_{JTG} clock reference (K) going to the high (H) state. Note that in general, the clock reference symbol representation is based on three letters representing the clock of aSerDes Transmitter particular functional. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
- 2. TRST is an asynchronous level sensitive signal. The setup time is for test purposes only.
- 3. All outputs are measured from the midpoint voltage of the falling/rising edge of t_{TCLK} to the midpoint of the signal in question. The output timings are measured at the pins. All output timings assume a purely resistive 50-Ω load. Time-of-flight delays must be added for trace lengths, vias, and connectors in the system.

Figure 36 provides the AC test load for TDO and the boundary-scan outputs.




Figure 36. AC Test Load for the JTAG Interface

Figure 37 provides the JTAG clock input timing diagram.




Figure 37. JTAG Clock Input Timing Diagram

Figure 38 provides the TRST timing diagram.




Figure 38. TRST Timing Diagram

Figure 39 provides the boundary-scan timing diagram.




Figure 39. Boundary-Scan Timing Diagram

2.17 I²C

This section describes the DC and AC electrical characteristics for the I²C interfaces.

2.17.1 I²C DC Electrical Characteristics

Table 62 provides the DC electrical characteristics for the I²C interfaces.

Table 62. I²C DC Electrical Characteristics

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	V _{IH}	2	_	V	1
Input low voltage	V _{IL}	_	0.8	V	1
Output low voltage	V _{OL}	0	0.4	V	2
Pulse width of spikes which must be suppressed by the input filter	t _{I2KHKL}	0	50	ns	3
Input current each I/O pin (input voltage is between 0.1 \times OV $_{DD}$ and 0.9 \times OV $_{DD}(max)$	l _l	-10	10	μА	4

Table 62. I²C DC Electrical Characteristics (continued)

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Max	Unit	Notes
Capacitance for each I/O pin	C _I		10	pF	_

Notes:

- 1. Note that the min V_{IL}and max V_{IH} values are based on the respective min and max OV_{IN} values found in Table 3.
- 2. Output voltage (open drain or open collector) condition = 3 mA sink current.
- 3. Refer to the QorIQ P1021 Integrated Processor Reference Manual for information on the digital filter used.
- 4. I/O pins will obstruct the SDA and SCL lines if OV_{DD} is switched off.

2.17.2 I²C AC Electrical Specifications

Table 63 provides the AC timing parameters for the I²C interfaces.

Table 63. I²C AC Electrical Specifications

For recommended operariong conditions see Table 3. All values refer to VIH (min) and VIL (max) levels (see Table 62).

Parameter	Symbol	Min	Max	Unit	Notes
SCL clock frequency	f _{I2C}	0	400	kHz	2
Low period of the SCL clock	t _{I2CL}	1.3	_	μS	_
High period of the SCL clock	t _{I2CH}	0.6	_	μS	_
Setup time for a repeated START condition	t _{I2SVKH}	0.6	_	μS	_
Hold time (repeated) START condition (after this period, the first clock pulse is generated)	t _{I2SXKL}	0.6	_	μS	_
Data setup time	t _{I2DVKH}	100	_	ns	_
Data hold time: CBUS compatible masters I ² C bus devices	^t i2DXKL	0		μS	3
Data output delay time	t _{I2OVKL}	_	0.9	μS	4
Set-up time for STOP condition	t _{I2PVKH}	0.6	_	μS	_
Bus free time between a STOP and START condition	t _{I2KHDX}	1.3	_	μS	_
Noise margin at the LOW level for each connected device (including hysteresis)	V _{NL}	$0.1 \times \text{OV}_{\text{DD}}$	_	V	_
Noise margin at the HIGH level for each connected device (including hysteresis)	V _{NH}	$0.2 \times \text{OV}_{\text{DD}}$	_	V	_

Table 63. I²C AC Electrical Specifications (continued)

For recommended operariong conditions see Table 3. All values refer to VIH (min) and VIL (max) levels (see Table 62).

Parameter	Symbol	Min	Max	Unit	Notes
Capacitive load for each bus line	Cb	1	400	pF	

Note:

- 1. The symbols used for timing specifications herein follow the pattern t_(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t_(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t_{I2DVKH} symbolizes I²C timing (I2) with respect to the time data input signals (D) reaching the valid state (V) relative to the t_{I2C} clock reference (K) going to the high (H) state or setup time. Also, t_{I2SXKL} symbolizes I²C timing (I2) for the time that the data with respect to the START condition (S) went invalid (X) relative to the t_{I2C} clock reference (K) going to the low (L) state or hold time. Also, t_{I2PVKH} symbolizes I²C timing (I2) for the time that the data with respect to the STOP condition (P) reaches the valid state (V) relative to the t_{I2C} clock reference (K) going to the high (H) state or setup time.
- 2. The requirements for I²C frequency calculation must be followed. Refer to Freescale application note AN2919, "Determining the I²C Frequency Divider Ratio for SCL."
- 3. As a transmitter, the processor provides a delay time of at least 300 ns for the SDA signal (referred to as the V_{IHmin} of the SCL signal) to bridge the undefined region of the falling edge of SCL to avoid unintended generation of a START or STOP condition. When the processor acts as the I²C bus master while transmitting, it drives both SCL and SDA. As long as the load on SCL and SDA are balanced, the device does not generate an unintended START or STOP condition. Therefore, the 300 ns SDA output delay time is not a concern. If under some rare condition, the 300 ns SDA output delay time is required for the processor as transmitter, refer to AN2919, "Determining the I²C Frequency Divider Ratio for SCL."
- 4. The maximum t_{I2OVKI} only must be met if the device does not stretch the LOW period (t_{I2CI}) of the SCL signal.

Figure 40 provides the AC test load for the I²C.




Figure 40. I²C AC Test Load

Figure 41 shows the AC timing diagram for the I^2C bus.




Figure 41. I²C Bus AC Timing Diagram

2.18 High-Speed Serial Interfaces (HSSI)

The P1021 features one Serializer/Deserializer (SerDes) interfaces to be used for high-speed serial interconnect applications. The SerDes interface can be used for PCI Express data transfers and for SGMII application.

This section describes the common portion of SerDes DC electrical specifications, which is the DC requirement for SerDes reference clocks. The SerDes data lane's transmitter and receiver reference circuits are also shown.

2.18.1 Signal Terms Definition

The SerDes utilizes differential signaling to transfer data across the serial link. This section defines terms used in the description and specification of differential signals.

Figure 42 shows how the signals are defined. For illustration purpose, only one SerDes lane is used for description. The figure shows a waveform for either a transmitter output (SDn_TX and $\overline{SDn_TX}$) or a receiver input (SDn_RX and $\overline{SDn_RX}$). Each signal swings between A volts and B volts where A > B.

Using this waveform, the definitions are as follows. To simplify illustration, the following definitions assume that the SerDes transmitter and receiver operate in a fully symmetrical differential signaling environment.

Single-Ended Swing

The transmitter output signals and the receiver input signals SDn_TX , $\overline{SDn_TX}$, SDn_RX and $\overline{SDn_RX}$ each have a peak-to-peak swing of A – B volts. This is also referred as each signal wire's Single-Ended Swing.

• Differential Output Voltage, V_{OD} (or Differential Output Swing):

The Differential Output Voltage (or Swing) of the transmitter, V_{OD} , is defined as the difference of the two complimentary output voltages: $V_{SDn_TX} - V_{\overline{SDn_TX}}$. The V_{OD} value can be either positive or negative.

• Differential Input Voltage, V_{ID} (or Differential Input Swing):

The Differential Input Voltage (or Swing) of the receiver, V_{ID} , is defined as the difference of the two complimentary input voltages: $V_{SDn_RX} - V_{\overline{SDn_RX}}$. The V_{ID} value can be either positive or negative.

• Differential Peak Voltage, V_{DIFFp}

The peak value of the differential transmitter output signal or the differential receiver input signal is defined as Differential Peak Voltage, $V_{DIFFp} = |A - B|$ Volts.

Differential Peak-to-Peak, V_{DIFFp-p}


Since the differential output signal of the transmitter and the differential input signal of the receiver each range from A-B to -(A-B) Volts, the peak-to-peak value of the differential transmitter output signal or the differential receiver input signal is defined as Differential Peak-to-Peak Voltage, $V_{DIFFp-p} = 2 \times V_{DIFFp} = 2 \times |(A-B)|$ Volts, which is twice of differential swing in amplitude, or twice of the differential peak. For example, the output differential peak-peak voltage can also be calculated as $V_{TX-DIFFp-p} = 2 \times |V_{OD}|$.

• Differential Waveform

The differential waveform is constructed by subtracting the inverting signal (SDn_TX, for example) from the non-inverting signal (SDn_TX, for example) within a differential pair. There is only one signal trace curve in a differential waveform. The voltage represented in the differential waveform is not referenced to ground. Refer to Figure 42 as an example for differential waveform.

Common Mode Voltage, V_{cm}

The Common Mode Voltage is equal to one half of the sum of the voltages between each conductor of a balanced interchange circuit and ground. In this example, for SerDes output, $V_{cm_out} = (VSDn_TX + VSDn_TX)/2 = (A + B) / 2$, which is the arithmetic mean of the two complimentary output voltages within a differential pair. In a system, the common mode voltage may often differ from one component's output to the other's input. Sometimes, it may even be different between the receiver input and driver output circuits within the same component. It is also referred to as the DC offset occasionally.



Differential Peak-Peak Voltage, V_{DIFFpp} = 2 × V_{DIFFp} (not shown)

Figure 42. Differential Voltage Definitions for Transmitter or Receiver

To illustrate these definitions using real values, consider the case of a CML (Current Mode Logic) transmitter that has a common mode voltage of 2.25 V and each of its outputs, TD and $\overline{\text{TD}}$, has a swing that goes between 2.5 V and 2.0 V. Using these values, the peak-to-peak voltage swing of each signal (TD or $\overline{\text{TD}}$) is 500 mV p-p, which is referred as the single-ended swing for each signal. In this example, since the differential signaling environment is fully symmetrical, the transmitter output's differential swing (V_{OD}) has the same amplitude as each signal's single-ended swing. The differential output signal ranges between 500 mV and –500 mV, in other words, V_{OD} is 500 mV in one phase and –500 mV in the other phase. The peak differential voltage (V_{DIFFp}) is 500 mV. The peak-to-peak differential voltage (V_{DIFFp}) is 1000 mV p-p.

2.18.2 SerDes Reference Clocks

The SerDes reference clock inputs are applied to an internal PLL whose <u>output creates</u> the clock used by the corresponding SerDes lanes. The SerDes reference clock inputs are SD_REF_CLK and SD_REF_CLK for PCI Express and SGMII interface.

The following sections describe the SerDes reference clock requirements and some application information.

2.18.2.1 SerDes Reference Clock Receiver Characteristics

Figure 43 shows a receiver reference diagram of the SerDes reference clocks.




Figure 43. Receiver of SerDes Reference Clocks

The characteristics of the clock signals are as follows:

- The supply voltage requirements for XV_{DD_SRDS2} are specified in Table 2 and Table 3.
- SerDes reference clock receiver reference circuit structure
 - The SD_REF_CLK and SD_REF_CLK are internally AC-coupled differential inputs as shown in Figure 43. Each differential clock input (SD_REF_CLK or SD_REF_CLK) has a 50-Ω termination to SGND_SRDS followed by on-chip AC-coupling.
 - The external reference clock driver must be able to drive this termination.
 - The SerDes reference clock input can be either differential or single-ended. Refer to the differential mode and single-ended mode descriptions in Section 2.18.2.2, "DC Level Requirement for SerDes Reference Clocks," for requirements.
- The maximum average current requirement that also determines the common mode voltage range.
 - When the SerDes reference clock differential inputs are DC coupled externally with the clock driver chip, the maximum average current allowed for each input pin is 8 mA. In this case, the exact common mode input voltage is not critical as long as it is within the range allowed by the maximum average current of 8 mA (refer to the following bullet for more detail), since the input is AC-coupled on-chip.
 - This current limitation sets the maximum common mode input voltage to be less than $0.4~V~(0.4~V \div 50 = 8~mA)$ while the minimum common mode input level is $0.1~V~above~SGND_SRDS$. For example, a clock with a 50/50~duty~cycle can be produced by a clock driver with output driven by its current source from 0~mA to 16~mA~(0-0.8~V), such that each phase of the differential input has a single-ended swing from 0~V~to~800~mV with the common mode voltage at 400~mV.
 - If the device driving the SD_REF_CLK and $\overline{\text{SD_REF_CLK}}$ inputs cannot drive 50 Ω to SGND_SRDS DC, or it exceeds the maximum input current limitations, then it must be AC-coupled off-chip.

2.18.2.2 DC Level Requirement for SerDes Reference Clocks

The DC level requirement for the SerDes reference clock inputs is different depending on the signaling mode used to connect the clock driver chip and SerDes reference clock inputs as described below.

• Differential Mode

- The input amplitude of the differential clock must be between 400 mV and 1600 mV differential peak-peak (or between 200 mV and 800 mV differential peak). In other words, each signal wire of the differential pair must have a single-ended swing less than 800 mV and greater than 200 mV. This requirement is the same for both external DC-coupled or AC-coupled connection.
- For external DC-coupled connection, as described in Section 2.18.2.1, "SerDes Reference Clock Receiver Characteristics," the maximum average current requirements sets the requirement for average voltage (common mode voltage) to be between 100 mV and 400 mV. Figure 44 shows the SerDes reference clock input requirement for DC-coupled connection scheme.
- For external AC-coupled connection, there is no common mode voltage requirement for the clock driver. Since the external AC-coupling capacitor blocks the DC level, the clock driver and the SerDes reference clock receiver operate in different command mode voltages. The SerDes reference clock receiver in this connection scheme has its common mode voltage set to SGND_SRDS. Each signal wire of the differential inputs is allowed to swing below and above the command mode voltage (SGND_SRDS). Figure 45 shows the SerDes reference clock input requirement for AC-coupled connection scheme.




Figure 44. Differential Reference Clock Input DC Requirements (External DC-Coupled)




Figure 45. Differential Reference Clock Input DC Requirements (External AC-Coupled)

• Single-ended Mode

- The reference clock can also be single ended. The SD_REF_CLK input amplitude (single-ended swing) must be between 400 mV and 800 mV peak-peak (from V_{MIN} to V_{MAX}) with SD_REF_CLK either left unconnected or tied to ground.
- The SD_REF_CLK input average voltage must be between 200 and 400 mV. Figure 46 shows the SerDes reference clock input requirement for single-ended signaling mode.
- To meet the input amplitude requirement, the reference clock inputs might need to be DC or AC coupled externally. For the best noise performance, the reference of the clock could be DC or AC coupled into the unused phase (SD_REF_CLK) through the same source impedance as the clock input (SD_REF_CLK) in use.




Figure 46. Single-Ended Reference Clock Input DC Requirements

2.18.2.3 AC Requirements for SerDes Reference Clocks

Table 64 lists AC requirements for the PCI Express and SGMII SerDes reference clocks to be guaranteed by the customer's application design.

Table 64. SD_REF_CLK and SD_REF_CLK Input Clock Requirements

Parameter	Symbol	Min	Typical	Max	Unit	Notes
SD_REF_CLK/ SD_REF_CLK frequency range	t _{CLK_REF}	_	100/125	_	MHz	1
SD_REF_CLK/ SD_REF_CLK clock frequency tolerance	^t CLK_TOL	-350	_	+350	ppm	_
SD_REF_CLK/ SD_REF_CLK reference clock duty cycle (Measured at 1.6 V)	^t CLK_DUTY	40	50	60	%	_
SD_REF_CLK/ SD_REF_CLK max deterministic peak-peak Jitter at 10 ⁻⁶ BER	t _{CLK_DJ}	_	_	42	ps	_
SD_REF_CLK/ SD_REF_CLK total reference clock jitter at 10 ⁻⁶ BER (Peak-to-peak jitter at refClk input)	^t CLK_TJ	_	_	86	ps	2
SD_REF_CLK/ SD_REF_CLK rising/falling edge rate	^t CLKRR ^{/t} CLKFR	1	_	4	V/ns	3

Notes:

- 1. Only 100/125 have been tested, other in between values will not work correctly with the rest of the system.
- 2. Limits from PCI Express CEM Rev 2.0
- 3. Measured from –200 mV to +200 mV on the differential waveform (derived from SDn_REF_CLK minus SDn_REF_CLK). The signal must be monotonic through the measurement region for rise and fall time. The 400 mV measurement window is centered on the differential zero crossing. See Figure 47.
- 4. Measurement taken from differential waveform
- 5. Measurement taken from single-ended waveform
- 6. Matching applies to rising edge for SDn_REF_CLK and falling edge rate for SDn_REF_CLK. It is measured using a 200 mV window centered on the median cross point where SDn_REF_CLK rising meets SDn_REF_CLK falling. The median cross point is used to calculate the voltage thresholds that the oscilloscope uses for the edge rate calculations. The rise edge rate of SDn_REF_CLK should be compared to the fall edge rate of SDn_REF_CLK, the maximum allowed difference should not exceed 20% of the slowest edge rate. See Figure 48.




Figure 47. Differential Measurement Points for Rise and Fall Time




Figure 48. Single-Ended Measurement Points for Rise and Fall Time Matching

2.18.2.4 SerDes Transmitter and Receiver Reference Circuits

Figure 49 shows the reference circuits for SerDes data lane's transmitter and receiver.




Figure 49. SerDes Transmitter and Receiver Reference Circuits

The DC and AC specification of SerDes data lanes are defined in each interface protocol section below (PCI Express, Serial Rapid IO or SGMII) in this document based on the application usage:

- Section 2.11.4, "SGMII Interface Electrical Characteristics"
- Section 2.19, "PCI Express"

Note that an external AC-coupling capacitor is required for the above three serial transmission protocols per the protocol's standard requirements.

2.19 PCI Express

This section describes the DC and AC electrical specifications for the PCI Express bus.

2.19.1 PCI Express DC Requirements for PCI Express SD_REF_CLK and SD_REF_CLK

For more information, see Section 2.18.2.2, "DC Level Requirement for SerDes Reference Clocks."

2.19.2 PCI Express DC Physical Layer Specifications

This section contains the DC specifications for the physical layer of PCI Express on this device.

2.19.2.1 PCI Express DC Physical Layer Transmitter Specifications

This section discusses PCI Express DC physical layer transmitter specifications for 2.5 Gb/s.

Table 65 defines the PCI Express (2.5 Gb/s) DC specifications for the differential output at all transmitters (TXs). The parameters are specified at the component pins.

Table 65. PCI Express (2.5Gb/s) Differential Transmitter (TX) Output DC Specifications

Symbol	Parameter	Min	Typical	Max	Units	Comments
V _{TX-DIFFp-p}	Differential Peak-to-Peak Output Voltage	800	1000	1200	mV	$V_{TX-DIFFp-p} = 2 \times V_{TX-D+} - V_{TX-D-} $ See Note 1.
V _{TX-DE-RATIO}	De-emphasized Differential Output Voltage (Ratio)	3.0	3.5	4.0	dB	Ratio of the $V_{TX-DIFFp-p}$ of the second and following bits after a transition divided by the $V_{TX-DIFFp-p}$ of the first bit after a transition. See Note 1.
Z _{TX-DIFF-DC}	DC Differential TX Impedance	80	100	120	Ω	TX DC Differential mode low Impedance
Z _{TX-DC}	Transmitter DC Impedance	40	50	60	Ω	Required TX D+ as well as D– DC impedance during all states

Note:

^{1.} Specified at the measurement point into a timing and voltage compliance test load as shown in Figure 50 and measured over any 250 consecutive TX UIs.

2.19.2.2 PCI Express DC Physical Layer Receiver Specifications

This section discusses PCI Express DC physical layer receiverspecifications for 2.5 Gb/s.

Table 66 defines the PCI Express (2.5 Gb/s) DC specifications for the differential output at all receivers (RXs). The parameters are specified at the component pins.

Table 66. PCI Express (2.5 Gb/s) Differential Receiver (RX) Input DC Specifications

Symbol	Parameter	Min	Typical	Max	Units	Comments
V _{RX-DIFFp-p}	Differential Input Peak-to-Peak Voltage	175	-	1200	mV	$V_{RX-DIFFp-p} = 2 \times V_{RX-D+} - V_{RX-D-} $ See Note 1.
Z _{RX-DIFF-DC}	DC Differential Input Impedance	80	100	120	Ω	RX DC differential mode impedance. See Note 2
Z _{RX-DC}	DC Input Impedance	40	50	60	Ω	Required RX D+ as well as D– DC impedance (50 ± 20% tolerance). See Notes 1 and 2.
Z _{RX-HIGH-IMP-DC}	Powered Down DC Input Impedance	50 k	_	_	Ω	Required RX D+ as well as D– DC impedance when the receiver terminations do not have power. See Note 3.
V _{RX-IDLE-DET-DIFFp-p}	Electrical Idle Detect Threshold	65		175	mV	V _{RX-IDLE-DET-DIFFp-p} = 2 × V _{RX-D+} -V _{RX-D-} Measured at the package pins of the receiver

Notes:

- 1. Specified at the measurement point and measured over any 250 consecutive UIs. The test load in Figure 50 should be used as the RX device when taking measurements. If the clocks to the RX and TX are not derived from the same reference clock, the TX UI recovered from 3500 consecutive UI must be used as a reference for the eye diagram.
- 2. Impedance during all LTSSM states. When transitioning from a fundamental reset to detect (the initial state of the LTSSM) there is a 5 ms transition time before receiver termination values must be met on all unconfigured lanes of a port.
- 3. The RX DC common mode Impedance that exists when no power is present or fundamental reset is asserted. This helps ensure that the Receiver Detect circuit will not falsely assume a receiver is powered on when it is not. This term must be measured at 300 mV above the RX ground.

2.19.3 PCI Express AC Physical Layer Specifications

This section contains the DC specifications for the physical layer of PCI Express on this device.

2.19.3.1 PCI Express AC Physical Layer Transmitter Specifications

This section discusses the PCI Express AC physical layer transmitter specifications for 2.5Gb/s.

Table 67 defines the PCI Express (2.5Gb/s) AC specifications for the differential output at all transmitters (TXs). The parameters are specified at the component pins. The AC timing specifications do not include RefClk jitter.

Table 67. PCI Express (2.5Gb/s) Differential Transmitter (TX) Output AC Specifications

Symbol	Parameter	Min	Typical	Max	Units	Comments
UI	Unit Interval	399.88	400.00	400.12	ps	Each UI is 400 ps ± 300 ppm. UI does not account for spread-spectrum-clock-dictated variations. See Note 1.
T _{TX-EYE}	Minimum TX Eye Width	0.70	_	_	UI	The maximum transmitter jitter can be derived as $T_{TX-MAX-JITTER} = 1 - T_{TX-EYE} = 0.3$ UI. See Notes 2 and 3.
T _{TX-EYE-MEDIAN-to} - MAX-JITTER	Maximum time between the jitter median and maximum deviation from the median.	_	_	0.15	UI	Jitter is defined as the measurement variation of the crossing points (V _{TX-DIFFp-p} = 0 V) in relation to a recovered TX UI. A recovered TX UI is calculated over 3500 consecutive unit intervals of sample data. Jitter is measured using all edges of the 250 consecutive UI in the center of the 3500 UI used for calculating the TX UI. See Notes 2 and 3.
C _{TX}	AC Coupling Capacitor	75		200	nF	All transmitters shall be AC coupled. The AC coupling is required either within the media or within the transmitting component itself. See Note 4.

Notes:

- 1. No test load is necessarily associated with this value.
- 2. Specified at the measurement point into a timing and voltage compliance test load as shown in Figure 50 and measured over any 250 consecutive TX UIs.
- 3. A $T_{TX-EYE} = 0.70$ UI provides for a total sum of deterministic and random jitter budget of $T_{TX-JITTER-MAX} = 0.30$ UI for the Transmitter collected over any 250 consecutive TX UIs. The $T_{TX-EYE-MEDIAN-to-MAX-JITTER}$ median is less than half of the total TX jitter budget collected over any 250 consecutive TX UIs. It should be noted that the median is not the same as the mean. The jitter median describes the point in time where the number of jitter points on either side is approximately equal as opposed to the averaged time value.
- 4. SerDes transmitter does not have CTX built-in. An external AC-coupling capacitor is required.

2.19.3.2 PCI Express AC Physical Layer Receiver Specifications

This section discusses the PCI Express AC physical layer receiver specifications for 2.5 Gb/s.

Table 68 defines the AC specifications for the PCI Express (2.5 Gb/s) differential input at all receivers (RXs). The parameters are specified at the component pins. The AC timing specifications do not include RefClk jitter.

Table 68. PCI Express (2.5 Gb/s) Differential Receiver (RX) Input AC Specifications

Symbol	Parameter	Min	Typical	Max	Units	Comments
UI	Unit Interval	399.88	400.00	400.12	ps	Each UI is 400 ps ± 300 ppm. UI does not account for Spread Spectrum Clock dictated variations. See Note 1.
T _{RX-EYE}	Minimum Receiver Eye Width	0.4	_	_	UI	The maximum interconnect media and Transmitter jitter that can be tolerated by the Receiver can be derived as $T_{RX-MAX-JITTER} = 1 - T_{RX-EYE} = 0.6$ UI. See Notes 2 and 3.

Table 68. PCI Express (2.5 Gb/s) Differential Receiver (RX) Input AC Specifications (continued)

Symbol	Parameter	Min	Typical	Max	Units	Comments
T _{RX-EYE-MEDIAN-to-} MAX-JITTER	Maximum time between the jitter median and maximum devia- tion from the median.		1	0.3	UI	Jitter is defined as the measurement variation of the crossing points ($V_{RX-DIFFp-p}=0$ V) in relation to a recovered TX UI. A recovered TX UI is calculated over 3500 consecutive unit intervals of sample data. Jitter is measured using all edges of the 250 consecutive UI in the center of the 3500 UI used for calculating the TX UI. See Notes 2, 3 and 4.

Notes:

- 1. No test load is necessarily associated with this value.
- 2. Specified at the measurement point and measured over any 250 consecutive UIs. The test load in Figure 50 should be used as the RX device when taking measurements. If the clocks to the RX and TX are not derived from the same reference clock, the TX UI recovered from 3500 consecutive UI must be used as a reference for the eye diagram.
- 3. A T_{RX-EYE} = 0.40 UI provides for a total sum of 0.60 UI deterministic and random jitter budget for the Transmitter and interconnect collected any 250 consecutive UIs. The TRX-EYE-MEDIAN-to-MAX-JITTER specification ensures a jitter distribution in which the median and the maximum deviation from the median is less than half of the total. UI jitter budget collected over any 250 consecutive TX UIs. It should be noted that the median is not the same as the mean. The jitter median describes the point in time where the number of jitter points on either side is approximately equal as opposed to the averaged time value. If the clocks to the RX and TX are not derived from the same reference clock, the TX UI recovered from 3500 consecutive UI must be used as the reference for the eye diagram.
- 4. It is recommended that the recovered TX UI is calculated using all edges in the 3500 consecutive UI interval with a fit algorithm using a minimization merit function. Least squares and median deviation fits have worked well with experimental and simulated data.

2.19.3.3 Compliance Test and Measurement Load

The AC timing and voltage parameters must be verified at the measurement point, as specified within 0.2 inches of the package pins, into a test/measurement load shown in Figure 50.

NOTE

The allowance of the measurement point to be within 0.2 inches of the package pins is meant to acknowledge that package/board routing may benefit from D+ and D- not being exactly matched in length at the package pin boundary. If the vendor does not explicitly state where the measurement point is located, the measurement point is assumed to be the D+ and D- package pins.




Figure 50. Compliance Test/Measurement Load

3 QUICC Engine Block Specifications

3.1 Ethernet Interface

This section provides the AC and DC electrical characteristics for the Ethernet interfaces inside the QUICC Engine block.

3.1.1 MII and RMII DC Electrical Characteristics

Table 69 shows the MII and RMII DC electrical characteristics

Table 69. MII and RMII DC Electrical Characteristics

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	V _{IH}	2.0	_	V	1
Input low voltage	V _{IL}	_	0.8	V	_
Input high current (V _{IN} = BV _{DD})	I _{IH}	_	40	μΑ	2
Input low current (V _{IN} = GND)	I _{IL}	-600	_	μΑ	2
Output high voltage (BV _{DD} = Min, I_{OH} = -4.0 mA)	V _{OH}	2.4	BV _{DD} + 0.3	V	_
Output low voltage (BV _{DD} = Min, I _{OL} = 4.0 mA)	V _{OL}	GND	0.4	V	_

Note:

- 1. Note that the min V_{IL} and max V_{IH} values are based on the respective min and max LV_{IN} values found in Table 3.
- 2. The symbol V_{IN} , in this case, represents the LV_{IN} symbols referenced in Table 2 and Table 3.

3.1.2 MII AC Timing Specifications

This section describes the MII transmit and receive AC timing specifications.

Table 70 provides the MII transmit AC timing specifications.

Table 70. MII Transmit AC Timing Specifications

For recommended operating conditions, see Table 3

Parameter/Condition	Symbol	Min	Тур	Max	Unit
TX_CLK clock period 10 Mbps	t _{MTX}	399.96	400	400.04	ns
TX_CLK clock period 100 Mbps	t _{MTX}	39.996	40	40.004	ns
TX_CLK duty cycle	t _{MTXH} /t _{MTX}	35	_	65	%
TX_CLK to MII data TXD[3:0], TX_ER, TX_EN delay	t _{MTKHDX}	1	_	15	ns
TX_CLK data clock rise (20%–80%)	t _{MTXR}	1.0	_	4.0	ns
TX_CLK data clock fall (80%–20%)	t _{MTXF}	1.0	_	4.0	ns

Figure 51 shows the MII transmit AC timing diagram.




Figure 51. MII Transmit AC Timing Diagram

Table 71 provides the MII receive AC timing specifications.

Table 71. MII Receive AC Timing Specifications

For recommended operating conditions, see Table 3.

Parameter/Condition	Symbol	Min	Тур	Max	Unit
RX_CLK clock period 10 Mbps	t _{MRX}	399.96	400	400.04	ns
RX_CLK clock period 100 Mbps	t _{MRX}	39.996	40	40.004	ns
RX_CLK duty cycle	t _{MRXH} /t _{MRX}	35	_	65	%
RXD[3:0], RX_DV, RX_ER setup time to RX_CLK	t _{MRDVKH}	10.0	_	_	ns
RXD[3:0], RX_DV, RX_ER hold time to RX_CLK	t _{MRDXKH}	10.0	_	_	ns
RX_CLK clock rise (20%–80%)	t _{MRXR}	1.0	_	4.0	ns
RX_CLK clock fall time (80%–20%)	t _{MRXF}	1.0	_	4.0	ns

Note: The frequency of RX_CLK should not exceed the frequency of TX_CLK by more than 300 ppm.

Figure 52 shows the MII receive AC timing diagram.




Figure 52. MII Receive AC Timing Diagram

Figure 53 provides the MII AC test load.




Figure 53. MII AC Test Load

3.1.3 RMII AC Timing Specifications

This section describes the RMII transmit and receive AC timing specifications.

The RMII transmit AC timing specifications are in Table 72.

Table 72. RMII Transmit AC Timing Specifications

For recommended operating conditions, see Table 3

Parameter	Symbol	Min	Тур	Max	Unit
REF_CLK clock period	t _{RMT}	_	20.0	_	ns
REF_CLK duty cycle	t _{RMTH}	35	_	65	%
REF_CLK peak-to-peak jitter	t _{RMTJ}	_	_	250	ps
Rise time REF_CLK (20%–80%)	t _{RMTR}	1.0	_	5.0	ns
Fall time REF_CLK (80%–20%)	t _{RMTF}	1.0	_	5.0	ns
REF_CLK to RMII data TXD[1:0], TX_EN delay	t _{RMTDX}	2.0	_	10.0	ns

QUICC Engine Block Specifications

Figure 54 shows the RMII transmit AC timing diagram.




Figure 54. RMII Transmit AC Timing Diagram

Table 73 provides the MII receive AC timing specifications.

Table 73. RMII Receive AC Timing Specifications

For recommended operating conditions, see Table 3

Parameter	Symbol	Min	Тур	Max	Unit
REF_CLK clock period	t _{RMR}	_	20.0	_	ns
REF_CLK duty cycle	t _{RMRH}	35	_	65	%
REF_CLK peak-to-peak jitter	t _{RMRJ}	_	_	250	ps
Rise time REF_CLK (20%-80%)	t _{RMRR}	1.0	_	5.0	ns
Fall time REF_CLK (80% –20%)	t _{RMRF}	1.0	_	5.0	ns
RXD[1:0], CRS_DV, RX_ER setup time to REF_CLK rising edge	t _{RMRDVKH}	4.0	_	_	ns
RXD[1:0], CRS_DV, RX_ER hold time to REF_CLK rising edge	t _{RMRKHDX}	2.0	_	_	ns

Figure 55 shows the RMII receive AC timing diagram.




Figure 55. RMII Receive AC Timing Diagram

Figure 56 provides the AC test load.




Figure 56. AC Test Load

3.2 HDLC, BISYNC, Transparent, and Synchronous UART Interfaces

This section describes the DC and AC electrical specifications for the high level data link control (HDLC), BISYNC, transparent and synchronous UART.

3.2.1 HDLC, BISYNC, Transparent and Synchronous UART DC Electrical Characteristics

Table 74 provides the DC electrical characteristics for the HDLC, BISYNC, Transparent and Synchronous UART protocols.

Table 74. HDLC, BiSync, Transparent and Synchronous UART DC Electrical Characteristics

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	V _{IH}	2.0	_	V	1
Input low voltage	V _{IL}	_	0.8	V	1
Input current (BV _{IN} = 0 V or BV _{IN} = BV _{DD})	I _{IN}	_	±40	μΑ	2
Output high voltage (BV _{DD} = min, $I_{OH} = -2 \text{ mA}$)	V _{OH}	2.4	_	V	_
Output low voltage (BV _{DD} = min, I _{OH} = 2 mA)	V _{OL}	_	0.4	V	_

Note:

- 1. Note that the min V_{IL}and max V_{IH} values are based on the respective min and max BV_{IN} values found in Table 3.
- 2. Note that the symbol BV_{IN} represents the input voltage of the supply. It is referenced in Table 3.

3.2.2 HDLC, BISYNC, Transparent and Synchronous UART AC Timing Specifications

Table 75 provides the input and output AC timing specifications for HDLC, BiSync, and Transparent and Synchronous UART protocols.

Table 75. HDLC, BiSync, Transparent AC Timing Specifications

For recommended operating conditions, see Table 3.

Parameter	Symbol ¹	Min	Max	Unit	Notes
Outputs—Internal clock delay	t _{HIKHOV}	0	5.5	ns	2
Outputs—External clock delay	t _{HEKHOV}	1	8	ns	2
Outputs—Internal clock High Impedance	t _{HIKHOX}	0	5.5	ns	2
Outputs—External clock High Impedance	t _{HEKHOX}	1	8	ns	2
Inputs—Internal clock input setup time	t _{HIIVKH}	6	_	ns	_
Inputs—External clock input setup time	t _{HEIVKH}	4	_	ns	_
Inputs—Internal clock input Hold time	t _{HIIXKH}	0	_	ns	_

QUICC Engine Block Specifications

Table 75. HDLC, BiSync, Transparent AC Timing Specifications (continued)

For recommended operating conditions, see Table 3.

Parameter	Symbol ¹	Min	Max	Unit	Notes
Inputs—External clock input hold time	t _{HEIXKH}	1	_	ns	_

Notes:

- 1. The symbols used for timing specifications follow the pattern t_{(first two letters of functional block)(signal)(state)} for inputs and t_(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t_{HIKHOX} symbolizes the outputs internal timing (HI) for the time t_{serial} memory clock reference (K) goes from the high state (H) until outputs (O) are invalid (X).
- 2. Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin.

Table 76 provides the input and output AC timing specifications for the synchronous UART protocols.

Table 76. Synchronous UART AC Timing Specifications

For recommended operating conditions, see Table 3

Parameter	Symbol ¹	Min	Max	Unit	Notes
Outputs—Internal clock delay	t _{HIKHOV}	0	11	ns	2
Outputs—External clock delay	t _{HEKHOV}	1	14	ns	2
Outputs—Internal clock High Impedance	t _{HIKHOX}	0	11	ns	2
Outputs—External clock High Impedance	t _{HEKHOX}	1	14	ns	2
Inputs—Internal clock input setup time	t _{HIIVKH}	10	_	ns	_
Inputs—External clock input setup time	t _{HEIVKH}	8	_	ns	_
Inputs—Internal clock input Hold time	t _{HIIXKH}	0	_	ns	_
Inputs—External clock input hold time	t _{HEIXKH}	1	_	ns	_

Notes:

- 1. Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin.
- 2. The symbols used for timing specifications follow the pattern of $t_{(first\ two\ letters\ of\ functional\ block)(signal)(state)}$ for inputs and $t_{(first\ two\ letters\ of\ functional\ block)(reference)(state)(signal)(state)}$ for outputs. For example, t_{HIKHOX} symbolizes the outputs internal timing (HI) for the time t_{serial} memory clock reference (K) goes from the high state (H) until outputs (O) are invalid (X).

Figure 57 provides the AC test load.





Figure 57. AC Test Load


Figure 58 and Figure 59 represent the AC timing from Table 75 and Table 76. Note that although the specifications generally reference the rising edge of the clock, these AC timing diagrams also apply when the falling edge is the active edge. Figure 58 shows the timing with external clock.



Note: The clock edge is selectable

Figure 58. AC Timing (External Clock) Diagram

Figure 59 shows the timing with internal clock.



Note: The clock edge is selectable

Figure 59. AC Timing (Internal Clock) Diagram

3.3 TDM/SI

This section describes the DC and AC electrical specifications for the time-division-multiplexed and serial interface (TDM/SI).

3.3.1 TDM/SI DC Electrical Characteristics

Table 77 provides the TDM/SI DC electrical characteristics.

Table 77. TDM/SI DC Electrical Characteristics

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	V _{IH}	2.0	_	V	1
Input low voltage	V _{IL}	_	0.8	V	1
Input current ($BV_{IN} = 0 \text{ V or } BV_{IN} = BV_{DD}$)	I _{IN}	_	±40	μΑ	2

QUICC Engine Block Specifications

Table 77. TDM/SI DC Electrical Characteristics (continued)

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Max	Unit	Notes
Output high voltage (BV _{DD} = min, $I_{OH} = -2 \text{ mA}$)	V _{OH}	2.4	_	V	_
Output low voltage (BV _{DD} = min, I _{OH} = 2 mA)	V _{OL}	_	0.4	V	_

Note:

- 1. Note that the min V_{IL}and max V_{IH} values are based on the respective min and max BV_{IN} values found in Table 3.
- 2. Note that the symbol BV_{IN} represents the input voltage of the supply. It is referenced in Table 3.

3.3.2 TDM/SI AC Timing Specifications

Table 78 provides the TDM/SI input and output AC timing specifications.

Table 78. TDM/SI AC Timing Specifications ¹

Parameter	Symbol ²	Min	Max	Unit
TDM/SI outputs—External clock delay	t _{SEKHOV}	2	11	ns
TDM/SI outputs—External clock High Impedance	t _{SEKHOX}	2	10	ns
TDM/SI inputs—External clock input setup time	t _{SEIVKH}	5	_	ns
TDM/SI inputs—External clock input hold time	t _{SEIXKH}	2	_	ns

Notes:

- 1. Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin.
- 2. The symbols used for timing specifications follow the pattern of $t_{(first\ two\ letters\ of\ functional\ block)(signal)(state)}$ for inputs and $t_{(first\ two\ letters\ of\ functional\ block)(reference)(state)(signal)(state)}$ for outputs. For example, t_{SEKHOX} symbolizes the TDM/SI outputs external timing (SE) for the time $t_{TDM/SI}$ memory clock reference (K) goes from the high state (H) until outputs (O) are invalid (X).

Figure 60 provides the AC test load for the TDM/SI.





Figure 60. TDM/SI AC Test Load

Figure 61 represents the AC timing from Table 78. Note that although the specifications generally reference the rising edge of the clock, these AC timing diagrams also apply when the falling edge is the active edge. Figure 61 shows the TDM/SI timing with external clock.



Note: The clock edge is selectable on TDM/SI

Figure 61. TDM/SI AC Timing (External Clock) Diagram

3.4 UTOPIA Interface

This section describes the DC and AC electrical specifications for the UTOPIA.

3.4.1 UTOPIA DC Electrical Characteristics

Table 79 provides the DC electrical characteristics for the UTOPIA.

Table 79. UTOPIA DC Electrical Characteristics

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	V _{IH}	2.0	_	V	1
Input low voltage	V _{IL}	_	0.8	V	1
Input current (BV _{IN} = 0 V or BV _{IN} = BV _{DD})	I _{IN}	_	±40	μΑ	2
Output high voltage (BV _{DD} = min, I _{OH} = -2 mA)	V _{OH}	2.4	_	V	_
Output low voltage (BV _{DD} = min, I _{OH} = 2 mA)	V _{OL}	_	0.4	V	_

Note:

- 1. Note that the min V_{IL} and max V_{IH} values are based on the respective min and max BV_{IN} values found in Table 3.
- 2. Note that the symbol BV_{IN} represents the input voltage of the supply. It is referenced in Table 3.

3.4.2 UTOPIA AC Timing Specifications

Table 80 provides the UTOPIA input and output AC timing specifications.

Table 80. UTOPIA AC Timing Specifications¹

Parameter	Symbol ²	Min	Max	Unit
UTOPIA/POS outputs—Internal clock delay	t _{UIKHOV}	0	8	ns
UTOPIA/POS outputs—External clock delay	t _{UEKHOV}	1	10	ns
UTOPIA/POS outputs—Internal clock High Impedance	tuikhox	0	8	ns
UTOPIA/POS outputs—External clock High Impedance	t _{UEKHOX}	1	10	ns
UTOPIA/POS inputs—Internal clock input setup time	t _{UIIVKH}	6	_	ns
UTOPIA/POS inputs—External clock input setup time	t _{UEIVKH}	4	_	ns
UTOPIA/POS inputs—Internal clock input Hold time	t _{UIIXKH}	0	_	ns
UTOPIA/POS inputs—External clock input hold time	t _{UEIXKH}	1	_	ns

Notes:

- 1. Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin.
- 2. The symbols used for timing specifications follow the pattern of t_{(first two letters of functional block)(signal)(state)} (reference)(state) for inputs and t_(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t_{UIKHOX} symbolizes the UTOPIA/POS outputs internal timing (UI) for the time t_{Utopia} memory clock reference (K) goes from the high state (H) until outputs (O) are invalid (X).

Figure 62 provides the AC test load for the UTOPIA.




Figure 62. UTOPIA AC Test Load

Figure 63 through Figure 64 represent the AC timing from Table 80. Note that although the specifications generally reference the rising edge of the clock, these AC timing diagrams also apply when the falling edge is the active edge.

Figure 63 shows the UTOPIA timing with external clock.




Figure 63. UTOPIA AC Timing (External Clock) Diagram

Figure 64 shows the UTOPIA timing with internal clock.




Figure 64. UTOPIA AC Timing (Internal Clock) Diagram

3.5 SPI Interface

This section describes the SPI DC and AC electrical specifications.

3.5.1 SPI DC Electrical Characteristics

Table 81 provides the SPI DC electrical characteristics.

Table 81. SPI DC Electrical Characteristics

For recommended operating conditions, see Table 3

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	V _{IH}	2.0	_	V	1
Input low voltage	V _{IL}	_	0.8	V	1
Input current (OV _{IN} = 0 V or OV _{IN} = OV _{DD})	I _{IN}	_	±40	μΑ	2
Output high voltage (OV _{DD} = min, I _{OH} = -2 mA)	V _{OH}	2.4	_	V	_
Output low voltage (OV _{DD} = min, I _{OH} = 2 mA)	V _{OL}	_	0.4	V	_

Note:

- 1. The min V_{IL} and max V_{IH} values are based on the respective min and max OV_{IN} values found in Table 3.
- 2. The symbol OV_{IN} represents the input voltage of the supply. It is referenced in Table 3.

3.5.2 SPI AC Timing Specifications

Table 82 and provide the SPI input and output AC timing specifications.

Table 82. SPI AC Timing Specifications

For recommended operating conditions, see Table 3.

Parameter	Symbol ¹	Min	Max	Unit	Note
SPI outputs valid—Master mode (internal clock) delay	t _{NIKHOV}	_	6	ns	2
SPI outputs hold—Master mode (internal clock) delay	t _{NIKHOX}	0.5	_	ns	2
SPI outputs valid—Slave mode (external clock) delay	t _{NEKHOV}	_	9	ns	2
SPI outputs hold—Slave mode (external clock) delay	t _{NEKHOX}	2	_	ns	2

QUICC Engine Block Specifications

Table 82. SPI AC Timing Specifications (continued)

For recommended operating conditions, see Table 3.

Parameter	Symbol ¹	Min	Max	Unit	Note
SPI inputs—Master mode (internal clock) input setup time	t _{NIIVKH}	4	_	ns	_
SPI inputs—Master mode (internal clock) input hold time	t _{NIIXKH}	0	_	ns	_
SPI inputs—Slave mode (external clock) input setup time	t _{NEIVKH}	4	_	ns	_
SPI inputs—Slave mode (external clock) input hold time	t _{NEIXKH}	2	_	ns	_

Note:

- The symbols used for timing specifications follow the pattern of t_{(first two letters of functional block)(signal)(state)} (reference)(state) for inputs and t_(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t_{NIKHOX} symbolizes the internal timing (NI) for the time SPICLK clock reference (K) goes to the high state (H) until outputs (O) are invalid (X).
- Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin.

Figure 65 provides the AC test load for the SPI.





Figure 65. SPI AC Test Load

Figure 66 through Figure 67 represent the AC timing from Table 29. Note that although the specifications generally reference the rising edge of the clock, these AC timing diagrams also apply when the falling edge is the active edge.

Figure 66 shows the SPI timing in slave mode (external clock).



Note: The clock edge is selectable on SPI.

Figure 66. SPI AC Timing in Slave Mode (External Clock) Diagram

Figure 67 shows the SPI timing in master mode (internal clock).




Figure 67. SPI AC Timing in Master Mode (Internal Clock) Diagram

3.6 **GPIO**

This section describes the DC and AC electrical characteristics for the GPIO interface.

3.6.1 GPIO DC Electrical Characteristics

Table 83 provides the DC electrical characteristics for the GPIO interface when operating from a 3.3 V supply.

Table 83. GPIO DC Electrical Characteristics (3.3 V)

For recommended operating conditions, see Table 3

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	V _{IH}	2	_	V	1
Input low voltage	V _{IL}	_	0.8	V	1
Input current (OV _{IN} = 0 V or OV _{IN} = OV _{DD})	I _{IN}	_	±40	μΑ	2
Output high voltage (OV _{DD} = min, $I_{OH} = -2 \text{ mA}$)	V _{OH}	2.4	_	V	_
Output low voltage (OV _{DD} = min, I _{OL} = 2 mA)	V _{OL}	_	0.4	V	_

Note:

- 1. The min V_{IL} and max V_{IH} values are based on the min and max OV_{IN} respective values found in Table 3.
- 2. The symbol ${\rm OV}_{\rm IN}$ represents the input voltage of the supply. It is referenced in Table 3.

3.6.2 GPIO AC Timing Specifications

Table 84 provides the GPIO input and output AC timing specifications.

Table 84. GPIO Input AC Timing Specifications

For recommended operating conditions, see Table 3

Parameter	Symbol	Min	Unit	Notes
GPIO inputs—minimum pulse width	t _{PIWID}	20	ns	1

Notes:

1. GPIO inputs and outputs are asynchronous to any visible clock. GPIO outputs should be synchronized before use by any external synchronous logic. GPIO inputs are required to be valid for at least t_{PIWID} to ensure proper operation.

Hardware Design Considerations

Figure 68 provides the AC test load for the GPIO.




Figure 68. GPIO AC Test Load

4 Hardware Design Considerations

This section provides electrical and thermal design recommendations.

4.1 Clocking

This section describes the PLL configuration. Note that the platform clock is identical to the core complex bus (CCB) clock.

4.1.1 System Clocking

This device includes five PLLs:

- The platform PLL generates the platform clock from the externally supplied SYSCLK input. The frequency ratio between the platform and SYSCLK is selected using the platform PLL ratio configuration bits as described in Section 4.1.3, "CCB/SYSCLK PLL Ratio."
- The e500 core PLL generates the core clock as a slave to the platform clock. The frequency ratio between the e500 core clock and the platform clock is selected using the e500 PLL ratio configuration bits as described in Section 4.1.4, "e500 Core PLL Ratio."
- There is one PLL for the SerDes block.
- There is one PLL for DDR for asynchronous operation.

4.1.2 Clock Ranges

Table 85 provides the clocking specifications for the processor cores and Table 86 provides the clocking specifications for the memory bus.

Table 85. Processor Core Clocking Specifications

Parameter	Processor (Core Frequency	Unit	Notes	
T didinatei	Min	Мах	Onic		
e500 core processor frequency	333	800	MHz	1	

Notes:

1. **Caution:** The CCB to SYSCLK ratio and e500 core to CCB ratio settings must be chosen such that the resulting SYSCLK frequency, e500 (core) frequency, and CCB frequency do not exceed their respective maximum or minimum operating frequencies. Refer to Section 4.1.3, "CCB/SYSCLK PLL Ratio," and Section 4.1.4, "e500 Core PLL Ratio," for ratio settings.

The DDR memory controller can run in either synchronous or asynchronous mode. When running in synchronous mode, the memory bus is clocked relative to the platform clock frequency. When running in asynchronous mode, the memory bus is clocked with its own dedicated PLL. Table 86 provides the clocking specifications for the memory bus.

Table 86. Memory Bus Clocking Specifications

Characteristic	Min	Max	Unit	Notes
DDR2 Memory bus clock speed	200	333	MHz	1, 2
DDR3 Memory bus clock speed	300	333	MHz	1, 2

Notes:

- 1. Caution: The CCB clock to SYSCLK ratio and e500 core to CCB clock ratio settings must be chosen such that the resulting SYSCLK frequency, e500 (core) frequency, and CCB clock frequency do not exceed their respective maximum or minimum operating frequencies. Refer to Section 4.1.3, "CCB/SYSCLK PLL Ratio," Section 4.1.4, "e500 Core PLL Ratio," and Section 4.1.5, "DDR/DDRCLK PLL Ratio," for ratio settings.
- 2. In synchronous mode, the memory bus clock speed is half the platform clock frequency. In asynchronous mode, the memory bus clock speed is dictated by its own PLL. Refer to Section 4.1.5, "DDR/DDRCLK PLL Ratio."
- 3. In asynchronous mode, the memory bus clock speed must be less than or equal to the CCB clock rate which in turn must be less than the DDR PLL rate.

4.1.3 CCB/SYSCLK PLL Ratio

The CCB clock is the clock that drives the e500 core complex bus (CCB) and is also called the platform clock. The frequency of the CCB is set using the following reset signals, as shown in Table 87:

- SYSCLK input signal
- Binary value on LA[28:31] at power up

Note that there is no default for this PLL ratio; these signals must be pulled to the desired values.

Table 87. CCB Clock Ratio

Binary Value of LA[29:31] Signals	CCB:SYSCLK Ratio
000	4:1
001	5:1
010	6:1
011	Reserved
100	Reserved
101	Reserved
110	Reserved
111	Reserved

4.1.4 e500 Core PLL Ratio

Table 88 describes the clock ratio between the e500 core complex bus (CCB) and the e500 core clock. This ratio is determined by the binary value of LBCTL, LALE, and LGPL2 at power up for Core0 and LWE0,UART_SOUT1 and READY_P1 for Core1 as shown in Table 88.

Table 88, e500 Core 0 to CCB Clock Ratio

Binary Value of LBCTL, LALE, LGPL2 Signals	e500 core: CCB Clock Ratio	Binary Value of LBCTL, LALE, LGPL2 Signals	e500 core: CCB Clock Ratio
000	Reserved	100	2:1
001	Reserved	101	5:2
010	1:1	110	3:1
011	3:2	111	Reserved

e500 Core 1 PLL ratio is shown in Table 89

Table 89. e500 Core 1 to CCB Clock Ratio

Binary Value of LWE0, UART_SOUT1, READY_P1 Signals	e500 core: CCB Clock Ratio	Binary Value of LWE0, UART_SOUT1, READY_P1 Signals	e500 core: CCB Clock Ratio
000	Reserved	100	2:1
001	Reserved	101	5:2
010	1:1	110	3:1
011	3:2	111	Reserved

4.1.5 DDR/DDRCLK PLL Ratio

The DDR memory controller complex can be synchronous with, or asynchronous to, the CCB, depending on configuration.

Table 90 describes the clock ratio between the DDR memory controller complex and the DDR/DDRCLK PLL reference clock, DDRCLK, which is not the memory bus clock.

When synchronous mode is selected, the memory buses are clocked at half the CCB clock rate. The default mode of operation is for the DDR data rate for the DDR controller to be equal to the CCB clock rate in synchronous mode, or the resulting DDR PLL rate in asynchronous mode. The DDRCLKDR configuration register in the Global Utilities block allows the DDR controller to be run in a divided down mode where the DDR bus clock is half the speed of the default configuration. Changing these defaults must be completed prior to initialization of the DDR controller.

Table 90. DDR Clock Ratio

Binary Value of TSEC_1588_CLK_Out, TSEC_1588_PULSE_OUT1, TSEC_1588_PULSE_OUT2 Signals	DDR:DDRCLK Ratio	
000	3:1	
001	4:1	

P1021 QorlQ Integrated Processor Hardware Specifications, Rev. O

Table 90. DDR Clock Ratio (continued)

Binary Value of TSEC_1588_CLK_Out, TSEC_1588_PULSE_OUT1, TSEC_1588_PULSE_OUT2 Signals	DDR:DDRCLK Ratio
010	6:1
011	8:1
100	10:1
101	Reserved
110	Reserved
111	Synchronous mode

4.1.6 QUICC Engine Block to CCB Clock Ratio

The QUICC Engine block works on the same clock as CCB.

4.1.7 Frequency Options

4.1.7.1 SYSCLK to Platform Frequency Options

Table 91 shows the expected frequency values for the platform frequency when using a CCB clock to SYSCLK ratio in comparison to the memory bus clock speed.

Table 91. Frequency Options of SYSCLK with Respect to Memory Bus Speeds

CCB to SYSCLK Ratio	SYSCLK (MHz)	
	66.66	100
	Platform /CCB Frequency (MHz)	
4	267	400
5	333	
6	400	

4.1.7.2 Core to CCB Frequency Options

Table 92 shows the expected frequency values for the core frequency when the e500 core clock PLL inputs that program the core PLLs and establish the ratio between the e500 core clocks and the e500 core complex bus (CCB) clock.

Table 92. Frequency Options for e500 Core Frequency

Core to CCB Ratio	Platform /CCB Frequency (MHz)		
	266	333	400
	Core I	requency	(MHz)
1:1		333	400
1.5:1	400	500	600
2:1	533	666	800
2.5:1	666		
3:1	800		

4.1.7.3 DDRCLK to DDR Controller Operating Frequency Options

Table 93 shows the expected frequency values for the DDR controller operating frequency when using external asynchronous clock.

Table 93. DDRCLK to DDR Controller Frequency

DDRC to DDRCLK Ratio	DDRCLK (MHz)			
	66.66	100	133.33	166.66
	DDR (Controller F	requency	(MHz)
3			400	500
4		400	533	667
6	400	600		
8	533		•	
10	667			

4.1.8 Minimum Platform Frequency Requirements for High-speed Interfaces

The "I/O Port Selection" section of the *QorIQ P1021 Integrated Processor Reference Manual* describes various high-speed interface configuration options. Note that the CCB/platform clock frequency must be considered for proper operation of such interfaces as described below.

For proper PCI Express operation, the CCB/platform clock frequency must be greater than:

 $\frac{527 \text{ MHz} \times (\text{PCI Express link width})}{8}$

See the "Link Width" section of the *QorIQ P1021 Integrated Processor Reference Manual* for PCI Express interface width details. Note that the "PCI Express link width" in the above equation refers to the negotiated link width as the result of PCI Express link training, which may or may not be the same as the link width POR selection.

See the "System PLL Ratio," section of the *QorIQ P1021 Integrated Processor Reference Manual* for details about selecting this ratio.

4.2 Supply Power Default Setting

The processor is capable of supporting multiple power supply levels on its I/O supply. Table 94, Table 95, and Table 96 show the encoding used to select the voltage level for each I/O supply.

Table 94. Default Voltage Level for LV_{DD}

LV _{DD} VSEL	I/O Voltage Level
0	3.3 V
1	2.5 V

Table 95. Default Voltage Level for BV_{DD}

BV _{DD} VSEL [0:1]	I/O Voltage Level
00	3.3 V
01	2.5 V
10	1.8 V
11	3.3 V

Table 96. Default Voltage Level for CV_{DD}

CV _{DD} VSEL [0:1]	I/O Voltage Level
00	3.3 V
01	2.5 V
10	1.8 V
11	3.3 V

4.3 Power Supply Design and Sequencing

4.3.1 PLL Power Supply Filtering

Each of the PLLs listed above is provided with power through independent power supply pins (AV_{DD}_PLAT, AV_{DD}_CORE, AV_{DD}_DDR, and AV_{DD}_SRDS respectively). The AV_{DD} level should always be equivalent to V_{DD} , and these voltages must be derived directly from V_{DD} through a low frequency filter scheme.

The recommended solution for PLL filtering is to provide independent filter circuits per PLL power supply, as illustrated in Figure 69, one for each of the AV_{DD} pins. By providing independent filters to each PLL the opportunity to cause noise injection from one PLL to the other is reduced.


This circuit is intended to filter noise in the PLL's resonant frequency range from a 500-kHz to 10-MHz range. It should be built with surface mount capacitors with minimum effective series inductance (ESL). Consistent with the recommendations of Dr.

Hardware Design Considerations

Howard Johnson in *High Speed Digital Design: A Handbook of Black Magic* (Prentice Hall, 1993), multiple small capacitors of equal value are recommended over a single large value capacitor.

Each circuit should be placed as close as possible to the specific AV_{DD} pin being supplied to minimize noise coupled from nearby circuits. It should be possible to route directly from the capacitors to the AV_{DD} pin, which is on the periphery of 689 WB-TePBGA II the footprint, without the inductance of vias.

Figure 69 shows the PLL power supply filter circuit.



Notes:


1. $R = 5\Omega \pm 5\%$

2. C1 =10 μ F ± 10%, 603, X5R with ESL <= 0.5nH

 $3.C2 = 1.0 \mu F \pm 10\%$, 402 X5R with ESL <=0.5 nH

Figure 69. P1021 PLL Power Supply Filter Circuit

The AV_{DD}_SRDS signals provides power for the analog portions of the SerDes PLL. To ensure stability of the internal clock, the power supplied to the PLL is filtered using a circuit similar to the one shown in following Figure 70. For maximum effectiveness, the filter circuit is placed as closely as possible to the AV_{DD}_SRDSn balls to ensure it filters out as much noise as possible. The ground connection should be near the AV_{DD}_SRDSn balls. The 0.003- μ F capacitor is closest to the balls, followed by two 2.2- μ F capacitor, and finally the 1 ohm resistor to the board supply plane. The capacitors are connected from AV_{DD}_SRDSn to the ground plane. Use ceramic chip capacitors with the highest possible self-resonant frequency. All traces should be kept short, wide and direct.



1. An 0805 sized capacitor is recommended for system initial bring-up

Figure 70. SerDes PLL Power Supply Filter Circuit

Note the following:

- AV_{DD} should be a filtered version of SV_{DD}.
- Signals on the SerDes interface are fed from the XV_{DD} power plane.
- AV_{DD}_SRDS consumes less than 40 mW; SV_{DD} + AV_{DD}_SRDS consumes less than 750 mW.

4.4 Decoupling Recommendations

Due to large address and data buses, and high operating frequencies, the device can generate transient power surges and high frequency noise in its power supply, especially while driving large capacitive loads. This noise must be prevented from reaching other components in the processor's system, and the device itself requires a clean, tightly regulated source of power. Therefore, it is recommended that the system designer place at least one decoupling capacitor at each V_{DD} , BV_{DD} , OV_{DD} , OV_{DD} , OV_{DD} , OV_{DD} , and OV_{DD} , OV_{DD} , and $OV_$

These capacitors should have a value of 0.01 or $0.1 \mu F$. Only ceramic SMT (surface mount technology) capacitors should be used to minimize lead inductance, preferably 0402 or 0603 sizes.

In addition, it is recommended that there be several bulk storage capacitors distributed around the PCB, feeding the V_{DD} , BV_{DD} , OV_{DD} , CV_{DD} , GV_{DD} , and LV_{DD} planes, to enable quick recharging of the smaller chip capacitors. These bulk capacitors should have a low ESR (equivalent series resistance) rating to ensure the quick response time necessary. They should also be connected to the power and ground planes through two vias to minimize inductance. Suggested bulk capacitors—100–330 μ F (AVX TPS tantalum or Sanyo OSCON).

4.5 SerDes Block Power Supply Decoupling Recommendations

The SerDes block requires a clean, tightly regulated source of power (SV_{DD} and XV_{DD}) to ensure low jitter on transmit and reliable recovery of data in the receiver. An appropriate decoupling scheme is outlined below.

Only surface mount technology (SMT) capacitors should be used to minimize inductance. Connections from all capacitors to power and ground should be done with multiple vias to further reduce inductance.

- First, the board should have at least 10 × 10-nF SMT ceramic chip capacitors as close as possible to the supply balls
 of the device. Where the board has blind vias, these capacitors should be placed directly below the chip supply and
 ground connections. Where the board does not have blind vias, these capacitors should be placed in a ring around the
 device as close to the supply and ground connections as possible.
- Second, there should be a 1-μF ceramic chip capacitor on each side of the device. This should be done for all SerDes supplies.
- Third, between the device and any SerDes voltage regulator there should be a 10-μF, low equivalent series resistance (ESR) SMT tantalum chip capacitor and a 100-μF, low ESR SMT tantalum chip capacitor. This should be done for all SerDes supplies.

4.6 Connection Recommendations

To ensure reliable operation, it is highly recommended that unused inputs be connected to an appropriate signal level. All unused active low inputs should be tied to V_{DD} , BV_{DD} , CV_{DD} , CV_{DD} , CV_{DD} , CV_{DD} , CV_{DD} , CV_{DD} , and CV_{DD} as required. All unused active high inputs should be connected to GND. All NC (no-connect) signals must remain unconnected. Power and ground connections must be made to all external CV_{DD} , CV_{DD} , CV_{DD} , CV_{DD} , CV_{DD} , CV_{DD} , and CV_{DD} and CV_{DD} and CV_{DD} pins of the device.

4.7 Pull-Up and Pull-Down Resistor Requirements

The device requires pull-up resistors on open drain type pins including I^2C pins (1 $k\Omega$ is recommended) and MPIC interrupt pins (2–10 $k\Omega$ is recommended).

Correct operation of the JTAG interface requires configuration of a group of system control pins as demonstrated in Figure 73. Care must be taken to ensure that these pins are maintained at a valid deasserted state under normal operating conditions as most have asynchronous behavior and spurious assertion will give unpredictable results.

The following pins must NOT be pulled down during power-on reset: LA28, LA17 HRESET_REQ, MDVAL, TRIG_OUT/READY/QUIESCE, MSRCID[1:3], ASLEEP. The DMA1_DACK_B00, TEST_SEL_B, SCAN_MODE_B and USB_STP pins must be set to a proper state during POR configuration. Please refer to the pinlist table. See Table 97 for more details.

NOTE

External pull-ups should connect to the appropriate supply rail voltage for each specific signal as per Table 1.

Table 97. Test Mode Select

DMA1_DACK_B00	USB_STP	TEST_SEL_B	SCAN_MODE_B
1	0	1	1

4.8 Output Buffer DC Impedance

The processor's drivers are characterized over process, voltage, and temperature. For all buses, the driver is a push-pull single-ended driver type (open drain for I^2C).

To measure Z_0 for the single-ended drivers, an external resistor is connected from the chip pad to OV_{DD} (OV_{DD} in this section refers to IO power supply) or GND. Then, the value of each resistor is varied until the pad voltage is $OV_{DD}/2$ (see Figure 71). The output impedance is the average of two components, the resistances of the pull-up and pull-down devices. When data is held high, SW1 is closed (SW2 is open) and R_P is trimmed until the voltage at the pad equals $OV_{DD}/2$. R_P then becomes the resistance of the pull-up devices. R_P and R_N are designed to be close to each other in value. Then, $Z_0 = (R_P + R_N) \div 2$.




Figure 71. Driver Impedance Measurement

Table 98 summarizes the signal impedance targets. The driver impedances are targeted at minimum V_{DD} , nominal OV_{DD} , $90^{\circ}C$.

Table 98. Impedance Characteristics

Impedance	Enhanced Local Bus, Ethernet, DUART, Control, Configuration, Power Management	DDR DRAM	Symbol	Unit
R _N	43	20	Z ₀	Ω
R _P	43	20	Z ₀	Ω

Note: Nominal supply voltages. See Table 3

4.9 Configuration Pin Muxing

The processor provides the user with power-on configuration options that can be set through the use of external pull-up or pull-down resistors of 4.7 k Ω on certain output pins (see customer visible configuration pins). These pins are generally used as output only pins in normal operation.

While HRESET is asserted, however, these pins are treated as inputs. The value presented on these pins while HRESET is asserted, is latched when \overline{HRESET} deasserts, at which time the input receiver is disabled and the I/O circuit takes on its normal function. Most of these sampled configuration pins are equipped with an on-chip gated resistor of approximately $20~k\Omega$. This value should permit the 4.7- $k\Omega$ resistor to pull the configuration pin to a valid logic low level. The pull-up resistor is enabled only during \overline{HRESET} (and for platform /system clocks after \overline{HRESET} deassertion to ensure capture of the reset value). When the input receiver is disabled the pull-up is also, thus allowing functional operation of the pin as an output with minimal signal quality or delay disruption. The default value for all configuration bits treated this way has been encoded such that a high voltage level puts the device into the default state and external resistors are needed only when non-default settings are required by the user.

Careful board layout with stubless connections to these pull-down resistors coupled with the large value of the pull-down resistor should minimize the disruption of signal quality or speed for output pins thus configured.

The platform PLL ratio and e500 PLL ratio configuration pins are not equipped with these default pull-up devices.

4.10 JTAG Configuration Signals

Boundary-scan testing is enabled through the JTAG interface signals. The \overline{TRST} signal is optional in the IEEE 1149.1 specification, but is provided on all processors that implement the PowerPC architecture. The device requires \overline{TRST} to be asserted during reset conditions to ensure the JTAG boundary logic does not interfere with normal chip operation. While it is possible to force the TAP controller to the reset state using only the TCK and TMS signals, generally systems will assert \overline{TRST} during the power-on reset flow. Simply tying \overline{TRST} to \overline{HRESET} is not practical because the JTAG interface is also used for accessing the common on-chip processor (COP) function.

The COP function of these processors allow a remote computer system (typically, a PC with dedicated hardware and debugging software) to access and control the internal operations of the processor. The COP interface connects primarily through the JTAG port of the processor, with some additional status monitoring signals. The COP port requires the ability to independently assert HRESET or TRST in order to fully control the processor. If the target system has independent reset sources, such as voltage monitors, watchdog timers, power supply failures, or push-button switches, then the COP reset signals must be merged into these signals with logic.

The arrangement shown in Figure 73 allows the COP port to independently assert $\overline{\text{HRESET}}$ or $\overline{\text{TRST}}$, while ensuring that the target can drive $\overline{\text{HRESET}}$ as well.

The COP interface has a standard header, shown in Figure 73 for connection to the target system, and is based on the 0.025" square-post, 0.100" centered header assembly (often called a Berg header). The connector typically has pin 14 removed as a connector key.

The COP header adds many benefits such as breakpoints, watchpoints, register and memory examination/modification, and other standard debugger features. An inexpensive option can be to leave the COP header unpopulated until needed.

There is no standardized way to number the COP header; consequently, many different pin numbers have been observed from emulator vendors. Some are numbered top-to-bottom then left-to-right, while others use left-to-right then top-to-bottom, while still others number the pins counter clockwise from pin 1 (as with an IC). Regardless of the numbering, the signal placement recommended in Figure 73 is common to all known emulators.

4.10.1 Termination of Unused Signals


If the JTAG interface and COP header will not be used, Freescale recommends the following connections:

- TRST should be tied to HRESET through a 0 kΩ isolation resistor so that it is asserted when the system reset signal (HRESET) is asserted, ensuring that the JTAG scan chain is initialized during the power-on reset flow. Freescale recommends that the COP header be designed into the system as shown in Figure 73. If this is not possible, the isolation resistor will allow future access to TRST in case a JTAG interface may need to be wired onto the system in future debug situations.
- Tie TCK to OV_{DD} through a 10 k Ω resistor. This will prevent TCK from changing state and reading incorrect data into the device.

P1021 QorlQ Integrated Processor Hardware Specifications, Rev. O

Hardware Design Considerations

No connection is required for TDI, TMS, or TDO.



Notes:

- 1. The COP port and target board should be able to independently assert HRESET and TRST to the processor in order to fully control the processor as shown here.
- 2. Populate this with a 10 Ω resistor for short-circuit/current-limiting protection.
- 3. The KEY location (pin 14) is not physically present on the COP header.
- 4. Although pin 12 is defined as a No-Connect, some debug tools may use pin 12 as an additional GND pin for improved signal integrity.
- 5. This switch is included as a precaution for BSDL testing. The switch should be open during BSDL testing to avoid accidentally asserting the TRST line. If BSDL testing is not being performed, this switch should be closed or removed.
- 6. Asserting SRESET causes a machine check interrupt to the e500 core.

Figure 72. JTAG Interface Connection




Figure 73. COP Connector Physical Pinout

4.11 Guidelines for High-Speed Interface Termination

If the high-speed SerDes interface is not used at all, the unused pin should be terminated as described in this section. However, the SerDes must always have power applied to its supply pins.

The following pins must be left unconnected (float):

- SD_TX[3:0]
- SD_TX[3:0]

The following pins must be connected to GND:

- SD_RX[3:0]
- SD_RX[3:0]
- SD_REF_CLK
- SD_REF_CLK

4.12 Thermal

This section describes the thermal specifications.

4.12.1 Thermal Characteristics

Table 99 provides the package thermal characteristics.

Table 99. Package Thermal Characteristics

Parameter	JEDEC Board	Symbol	Value	Unit	Notes
Junction-to-ambient Natural Convection	Single layer board (1s)	$R_{\theta JA}$	23	°C/W	1, 2
Junction-to-ambient Natural Convection	Four layer board (2s2p)	$R_{\theta JA}$	17	°C/W	1, 2,
Junction-to-ambient (at 200 ft/min)	Single layer board (1s)	$R_{\theta JA}$	18	°C/W	1, 2
Junction-to-ambient (at 200 ft/min)	Four layer board (2s2p)	$R_{\theta JA}$	14	°C/W	1, 2
Junction-to-board thermal	_	$R_{\theta JB}$	9	°C/W	3

P1021 QorlQ Integrated Processor Hardware Specifications, Rev. O

Hardware Design Considerations

Table 99. Package Thermal Characteristics

Parameter	JEDEC Board	Symbol	Value	Unit	Notes
Junction-to-case thermal	_	$R_{\theta JC}$	7	°C/W	4
Junction-to-package top thermal	Natural Convection	Ψ_{JT}	7	°C/W	5

Notes

- 1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
- 2. Per JEDEC JESD51-2 and JESD51-6 with the board (JESD51-9) horizontal.
- 3. Thermal resistance between the die and the printed-circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- 4. Junction-to-case at the top of the package determined using MIL-STD 883 Method 1012.1. The cold plate temperature is used for the case temperature. Reported value includes the thermal resistance of the interface layer.
- 5. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.

4.12.1.1 Estimation of Junction Temperature with Junction-to-Ambient Thermal Resistance

An estimation of the chip junction temperature, TJ, can be obtained from the equation:

$$T_{J} = T_{A} + (R_{\theta JA} \times P_{D})$$

where:

 T_I = junction temperature (°C)

 T_A = ambient temperature for the package (°C)

 R_{qJA} = junction to ambient thermal resistance (°C/W)

PD = power dissipation in the package (W) The junction to ambient thermal resistance is an industry standard value that provides a quick and easy estimation of thermal performance. As a general statement, the value obtained on a single layer board is appropriate for a tightly packed printed circuit board. The value obtained on the board with the internal planes is usually appropriate if the board has low power dissipation and the components are well separated. Test cases have demonstrated that errors of a factor of two (in the quantity TJ - TA) are possible.

4.12.1.2 Heat Sinks and Junction-to-Case Thermal Resistance

In application environments, a heat sink is frequently required to provide the necessary thermal management of the device. When a heat sink is used, the thermal resistance is frequently approximated as the sum of a junction to case thermal resistance and a case to ambient thermal resistance:

$$R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$$

where:

 $R_{\theta IA}$ = junction to ambient thermal resistance (°C/W)

 $R_{\theta JC}$ = junction to case thermal resistance (°C/W)

 $R_{\theta CA}$ = case to ambient thermal resistance (°C/W)

For the processor in the WB-TEPBGA package, a substantial portion of the heat flow is to the board. Not all the heat flows to the heat sink. As a result, it is inappropriate to size a heat sink based on this equation. The heat sink choice is determined by the application environment (temperature, air flow, adjacent component power dissipation) and the physical space available. Because there is not a standard application environment, a standard heat sink is not required. To illustrate the thermal

performance of the devices with heat sinks, the thermal performance has been simulated with a few commercially available heat sinks. Table 100 provides the thermal resistance with a heat sink in an open flow

Table 100. Thermal Resistance with Heat Sink in Open Flow

Heat Sink with Thermal Grease	Air Flow	Thermal Resistance (°C/W)
23 x 23 x 10mm Extruded cross cut pin fin, Base is	Natural Convection	16.9
1.5mm thick AAVID374024B60023G	0.5 m/s	13.8
	1 m/s	12.1
	2 m/s	10.6
38 × 38 × 16.5 mm Extruded cross cut pin fin, Base is 5	Natural Convection	13.8
mm thick AAVID2330B	0.5 m/s	11.5
	1 m/s	10.7
	2 m/s	9.5
53 × 54 × 25 mm Extruded cross cut pin fin Base is 3.7	Natural Convection	13.0
mm thick Wakefield 698100AB	0.5 m/s	10.4
	1 m/s	9.3
	2 m/s	8.8

The thermal resistances with heat sinks were simulated in an open flow environment per JEDEC JESD51-6 with the part on a 2s2p board as specified in JESD51-9. The thermal interface material was a typical thermal grease such as Dow Corning 340 or Wakefield 120 grease.

4.12.2 Recommended Thermal Model

The results in Table 100 may not be appropriate for your application. If the air is ducted into the heat sink in forced convection, the thermal resistance will be lower (better) than the values shown above. If there is an adjacent board or other obstruction reducing the air flow around the heat sink, the thermal resistance will be higher (worse) than the values shown above. These results also assumed that the entire board was available to act as a heat sink with no additional heat sources on the board.

Since a substantial fraction of the power is dissipated to the board, both the board and the heat sink must be modeled to determine the thermal performance of the system. Accurate thermal design requires thermal modeling of the application environment using computational fluid dynamics software which can model the conduction cooling, the convection cooling of the air moving through the application, and heat transfer resulting from radiation. Simplified thermal models of the packages can be assembled using the junction-to-case and junction-to-board thermal resistances listed in the thermal resistance table. More detailed thermal models can be made available on request, normally under NDA

4.12.3 Thermal Management Information

This section provides thermal management information for the flip chip plastic ball grid array (WB-TePBGA) package for air-cooled applications. Proper thermal control design is primarily dependent on the system-level design—the heat sink, airflow, and thermal interface material. The processor implements several features designed to assist with thermal management, including the temperature diode. The temperature diode allows an external device to monitor the die temperature in order to detect excessive temperature conditions and alert the system.

Hardware Design Considerations

The recommended attachment method to the heat sink is illustrated in Figure 74. The heat sink should be attached to the printed-circuit board with the spring force centered over the die. This spring force should not exceed 10 pounds force (45 Newton).




Figure 74. Package Exploded Cross-Sectional View with Several Heat Sink Options

The system board designer can choose between several types of heat sinks to place on the device. Ultimately, the final selection of an appropriate heat sink depends on factors such as thermal performance at a given air velocity, spatial volume, mass, attachment method, assembly, and cost.

The system board designer can choose between several types of thermal interface. There are several commercially-available thermal interfaces provided by the following vendors:

Aavid Thermalloy

Internet: www.aavidthermalloy.com

Alpha Novatech

Internet: www.alphanovatech.com

Wakefield Engineering

Internet: www.wakefield.com

Chomerics, Inc. 781-935-4850

77 Dragon Ct.

Woburn, MA 01801

Internet: www.chomerics.com

Dow-Corning Corporation 800-248-2481

Corporate Center P.O.Box 999

Midland, MI 48686-0997 Internet: www.dow.com

Shin-Etsu MicroSi, Inc. 888-642-7674

10028 S. 51st St. Phoenix, AZ 85044

Internet: www.microsi.com

The Bergquist Company 800-347-4572

18930 West 78th St. Chanhassen, MN 55317

Internet: www.bergquistcompany.com

888-246-9050

Thermagon Inc. 4707 Detroit Ave. Cleveland, OH 44102

Internet: www.thermagon.com

4.12.3.1 Heat Sink Attachment

When attaching heat sinks to these devices, an interface material is required. The best method is to use thermal grease and a spring clip. The spring clip should connect to the printed circuit board, either to the board itself, to hooks soldered to the board, or to a plastic stiffener. Avoid attachment forces which would lift the edge of the package or peel the package from the board. Such peeling forces reduce the solder joint lifetime of the package. Recommended maximum force on the top of the package is 10 lb force (45 Newtons). If an adhesive attachment is planned, the adhesive should be intended for attachment to painted or plastic surfaces and its performance verified under the application requirements.

4.12.3.2 Experimental Determination of the Junction Temperature with a Heat Sink

When heat sink is used, the junction temperature is determined from a thermocouple inserted between the case of the package and the heat sink. A clearance slot or hole is normally required in the heat sink. Minimizing the size of the clearance is important to minimize the change in thermal performance caused by removing part of the thermal interface to the heat sink temperature and then back calculate the case temperature using a separate measurement of the thermal resistance of the interface. From this case temperature, the junction temperature is determined from the junction to case thermal resistance.

$$T_J = T_C + (R_{\theta JC} x P_D)$$

Where

 $T_{\scriptscriptstyle C} is$ the case temperature of the package

 $R_{\theta IC}$ is the junction-to-case thermal resistance

P_D is the power dissipation

5 Package Information

This section provides the package parameters and ordering information.

5.1 Package Parameters for the P1021 WB-TePBGA II

The package parameters are provided in the following list. The package type is $31 \text{ mm} \times 31 \text{ mm}$, 689 plastic ball grid array (WB-TePBGA II).

Package outline $31 \text{ mm} \times 31 \text{ mm}$

Interconnects 689
Pitch 1.00 mm

Module height (typical) 2.0 mm to 2.46 mm (Maximum)

Solder Balls 3.5% Ag, 96.5% Sn

Ball diameter (typical) 0.60 mm

Package Information

Figure 75 shows the P1021 package.




Figure 75. P1021 Package

NOTES for Figure 75:

- 1. All dimensions are in millimeters.
- 2. Dimensioning and tolerancing per ASME Y14. 5M-1994.
- 3. Maximum solder ball diameter measured parallel to Datum A.
- 4. Datum A, the seating plane, is determined by the spherical crowns of the solder balls.
- 5. Parallelism measurement shall exclude any effect of mark on top surface of package.

Ordering Information 5.2

02 or 01

Table 101 provides the Freescale part numbering nomenclature. Each part number also contains a revision code which refers to the die mask revision number.


Table 101. Part Numbering Nomenclature

Р	1	02 or 01	1	q	t	е	n	dd	r
Generat ion	Platform	Number of Cores	Deriva tive	Qual Status	Temperature Range	Encryptio n	Package Type	CPU/CCB/DDR Frequency (MHz)	Die Revisio n
P = 45 nm	1	01 = Single Core 02 = Dual Core	0-9	P = Prototype N = Qual'd to Industral Tier S = Special	S = Std Temp X = Ext. Temp	E = SEC Present N = SEC Not Present	2 = TePBGA II Pbfree	HF = 800/400/667 FF = 667/333/667 DF = 533/267/667	A = 1.0 B = 1.1

Notes:

- 1. See Section 5, "Package Information," for more information on available package types.
- 2. Processor core frequencies supported by parts addressed by this specification only. Not all parts described in this specification support all core frequencies. Additionally, parts addressed by part number specifications may support other maximum core frequencies.
- 3) The QUICC Engine RISC clock speed is equal to the CCB/Platform speed.

Parts are marked as the example shown in Figure 76.



Notes:

- P1020xtenddr is the orderable part number
- *MMMMM is the mask number
- YWWLAZ is the assembly traceability code.
- CCCCC is the country code
- ATWLYYWW is the standard assembly, test, year, and work week codes.

Figure 76. Part Marking for WB-TePBGA II Device

Product Documentation 6

The following documents are required for a complete description of the device and are needed to design properly with the part:

- QorIQ P1021 Integrated Processor Reference Manual (document number P1021RM)
- e500 PowerPC Core Reference Manual (E500CORERM)

P1021 QorlQ Integrated Processor Hardware Specifications, Rev. O

7 Revision History

Table 102 provides a revision history.

Table 102. Document Revision History

Rev. Number	Date	Substantive Change(s)
0	04/2011	 Removed all references of RTBI and TBI Moved note 37 from USB_DIR to USB_STP in Table 1 Added note 19 to LA28 Added a note in Section 2.7, "Input Clocks" stating "The rise / fall time on QE input pins should not exceed 5ns" Added note 3 in Table 86 Updated Section 4.12, "Thermal" Added max value of t_{MCK} in Table 23
N	03/2011	 Changed SGMII IO power numbers from 0.96 to 0.096 in Table 9 Removed row of core frequency 533Mhz and CCB of 333Mhz in Table 8 In formula given in Section 4.1.8, "Minimum Platform Frequency Requirements for High-speed Interfaces", replaced 500 with 527 Removed note 5 from rows of LGLP0 and LGPL1 in Table 1 Added Section 3.6, "GPIO" Changed minimum core frequency to 333 in Table 85 Replaced "Thermal" with "Typical" in Table 8 Re-worded "CAUTION" in Section 2.7.2, "SYSCLK and Spread Spectrum Sources" to include DDR clock

Rev. Number	Date	Substantive Change(s)
M	02/2011	On page 1, modified "Four SerDes to 3.125 GHz multiplexed across controllers" to "Four SerDes upto 2.5 GHz/lane" in page 1 Updated SEC features in page 1. Added note 4 for IIC signals in Table 1. Removed notes 6, 7, 13, 14, 16, 22, 24, 30, and 35 from Table 1. Added note 36 in Table 1. Added note 36 in Table 1. Added note 37 to DMA1_DACK_B00, USB_STP, TEST_SEL_B, and SCAN_MODE_B in Table 1. Added note 27 to LA[20:22] in Table 1. Removed note 9 from all QUICC Engine block pins. Added note 27 to LA[20:22] in Table 1. Removed note 19 from LA28 in Table 1. In figure note of Figure 7, updated MCLK with MCK. Moved reset initialization information to Section 2.4, "RESST Initialization." Added two rows for "Minimum assertion time of TRESET simultaneous to HRESET assertion" and "Maximum rise/fall time of HRESET" in Table 5. Added note 1, 2, and 3 in Table 5. Moved 1st column to 4th column in Table 8. Changed the name of Table 16 from "SYSCLK DC Electrical Characteristics (OVDD = 3.3 V ± 165 mV)" to "SYSCLK DC Electrical Characteristics" Updated min of VIH from 1.7 to 2 V, max value if VIL from 0.9 to 0.8 V, min value of VOH from 2.1 to 2.4, max value of VOL from 0.5 to 0.4 in Table 83, Table 43, and Table 69. Added notes in figure Figure 69. Updated Table 98. Changed min freq of core to 533 in page 1, Table 85 and Table 92. Added a row for "EC_GTX_CLK125 jitter" parameter in Table 14 Added Section 2.7.3, "Real Time Clock Timing." Updated Section 2.7.6, "Other Input Clocks." Updated Added 399.96 and 39.996 as minimum value of tMTX for 10Mbps and 100Mbps respectively in Table 33. Added 400.04 and 40.004 as maximum value of tMTX for 10Mbps and 100Mbps respectively in Table 33. Updated onte 1 of Table 39. Removed rouse of figure 48.

Revision History

Rev. Number	Date	Substantive Change(s)
M, cont.	02/2011	 Changed pintype of CFG_IO_PORTS3 and CFG_DRAM_TYPE as input in Table 1. Added note 4 for CKSTP_OUT and IRQ_OUT in Table 1. Removed notes 9 and 27 from TRIG_IN in Table 1. Updated note 27 in Table 1. Updated Table 1 so as to show all NC pins as type NC and remove notes from NC pin. Updated MSRCID[1:4] to MSRCID[1:3] in note 19 of Table 1. Removed note 27 from MSRCID00 in Table 1. Removed BVDD = 2.5 V and 1.8 V from Table 4, Table 55, and Section 2.13.1, "Enhanced Local
		 Bus DC Electrical Characteristics." Removed GPIO from Table 2 and Table 4. Added note 6 to Table 50.
		 Changed min of VIH, max value if VIL, min value of VOH, and max value of VOL in Table 69. Updated the list of PLLs in Section 4.1.1, "System Clocking." Updated range of t_{MTKHDX} in Table 70. Added note "The frequency of RX_CLK should not exceed frequency of TX_CLK/GTX_CLK125 by
		 more than 300ppm" in Table 71, Table 34 and Table 38. Added Section 3.5, "SPI Interface." Section 3.4, "UTOPIA Interface," and Section 3.1, "Ethernet Interface
		 Updated watts consumed in note #3 below Figure 70. Updated Table 5. Added Section 2.6.1, "I/O DC Power Supply Recommendation."
		 Added note 6 in Table 50. Added "Steady state" in conditions column of "Frequency range" in Table 51. Updated VOH and VOL in Table 17.
		 Removed TSECn_XTRNL_TX_STMP and TSECn_XTRNL_RX_STMP signals from Table 1. Removed all values < 400 from Table 93. Removed 667/333/533 ("FD") part number option from Table 101.
		 Modified "DF = 533/333/667" to "DF = 533/267/667" in Table 101. Added the line "In RMII mode, the REF_CLK is fed to TSECn_TX_CLK" to Section 2.11.2, "RMII AC Timing Specifications."
		 Replaced all TSECn_RX_CLK with TSECn_TX_CLK in Section 2.11.2, "RMII AC Timing Specifications." Updated note 2 of Table 85. Added MII, RMII to feature list of eTSEC in Page 1.
		 Added will, Rivill to leature list of e13EC in Page 1. Added a note stating "External pull-ups should connect to the appropriate supply rail voltage for each specific signal as per Table 1 to Section 4.7, "Pull-Up and Pull-Down Resistor Requirements."
L	10/2010	 Updated Package Numbering Nomenclature Table 101 Updated the Thermal Characteristic Section 4.12, "Thermal" Replaced DDR3 DC Electrical Spec with DDR2 DC Electrical Spec Table 17
К	9/2010	Swapped AV _{DD} _CORE0 and AV _{DD} _CORE1 to F16 and F15 in Table 1as this pins are swapped in silicon. Minor edit on footnotes of Table 1 Updated DDR Spec Table 19 and Table 21 Updated Package Numbering Nomenclature Table 101 Removed DDR2 DC electrical spec Added DDR3 DC electrical spec

Rev. Number	Date	Substantive Change(s)
J	6/2010	Added Footnotes to pins Changed R&C values of Core PLL filter circuit Removed DDR3 DC Electrical spec Removed t _{NIKHOX} and t _{NIKHOV} spec from eSPI as it is not required with new feature Hold adjust Removed eLBC PLL enabled mode AC spec
Н	5/2010	 Added TEST_SEL_B and SCAN_MODE_B pins in Table 97, "Test Mode Select" Updated eLBC spec to match standard C45 spec Added DC and AC Spec for MII and RMII Removed qq parameter from Table 95, "Part Numbering Nomenclature"
G	3/2010	Changed SYSCLK min to 64MHz from 66.7Mhz Changed all 0.95V Spec to 1.0V Added table for e500 core1 PLL ratio POR configuration bits Added USB DC Electrical Specification for 2.5V and 1.8V Added eSPI DC Electrical Specification for 2.5V and 1.8V Changed RGMII T _{SKRGT_RX} from 2.8ns to 2.6ns Added Part Ordering Information table
F	10/2009	Modified Table 5 HREST Min parameter Modified Table 71 Synchronous UART parameter t _{HIIVKH} Modified Table 57 eSDHC parameter t _{SFSIVKH} Remove eSPI AC Spec Note 3 , As SPCOM[RxDelay] bit is removed. Added Table 15 max PLL Lock Time Changed the conditional texting of partnumber P1011202112 in order to generate separate document for single core products.

Revision History

Rev. Number	Date	Substantive Change(s)
E	5/2009	 Added Section 4.1.7.2, "Core to CCB Frequency Options" and Section 4.1.7.3, "DDRCLK to DDR Controller Operating Frequency Options" Modified Table 91 to remove option of 33MHz In Table 90, marked options 110 as reserved. In Table 88, marked options 000, 001, & 111 as reserved. In Table 88, marked options 100 & 101 as reserved. Removed min & max values of t_{RMR} and typical value of t_{RMRH} in Table 72 and Table 73 Added min & max values of t_{RMR} and typical value of t_{RMRH} in Table 72 and Table 73 Added from the row of t_{I2CR} and changed all the notes of Table 63 Modified all the notes in Table 61 Added Section 2.15.1, "PIC DC Electrical Characteristics", Section 2.15.2, "PIC AC Timing Specifications", and Section 2.16.1, "JTAG DC Electrical Characteristics" Changed all the values in Table 57 Removed min value of V_{IL}, max value for V_{IH} and changed value of V_{OH} & V_{OL} in Table 56, Table 62, Table 69, Table 74, Table 77 and Table 79 Modified Figure 34 and Figure 33 and removed figure titled as "Enhanced Local Bus Signals, GPCM/UPM Signals for LCRR[CLKDIV] = 4 (PLL Bypass Mode)" Removed min value of V_{IL}, max value for V_{IH} and changed value of V_{OH} & V_{OL} in Table 52 Changed notes of Table 50 Removed min value of V_{IL}, max value for V_{IH} and changed value of V_{OH} & V_{OL} in Table 41 Rewrote Section 2.9, "Ethernet: Enhanced Three-Speed Ethernet (eTSEC)," Section 2.18, "High-Speed Serial Interfaces (HSSI)," and Section 2.19, "PCI Express." Removed min value of V_{IL}, max value for V_{IH} and changed value of V_{OH} & V_{OL} in Table 30 Modified Table 14 Added two rows for t_{NIKHOX2} and t_{NIKHOY2} inTable 29 Added a row each for t_{NIKHOX2} and t_{NIKHOY2} inTable 29 Removed min value of VIL, max value for VIH and added two notes in Table 26 Renamed Table 10 Added rows on the basis of frequen
		 Added a row in Table 19 for DDR3 Added note 2 in Table 18 Changed all the values and notes in Table 19 Added note 4, 5, and 6 in Table 17 Added note 2 in Table 5 In Table 12, removed min valie of Frequency modulcation and added note 2. Replace old notes with new notes in Table 11 In Table 11, changed the min value for fSYSCLK from 33MHz to 66.7 MHz and hence max SYSCLK cycle time to 15ns. Added Table 6, Table 13, Section 2.7.5, "DDR Clock Timing", Figure 9, Section 2.8.2.3, "DDR2 and DDR3 SDRAM Differential Timing Specifications, Section 2.13.2.1, "Test Condition, Changed the range of all 1V signal from 0.95V to 1.05V in Figure 2 Shortenned feature list in intorductory section Replaced SENSEVDD and SENSEVSS with NC103 and NC104 in Table 1 Removed IRQ6 from Table 1 Changed frequency combination from 400–600Mhz to 267–533 MHz in Table 6

Rev. Number	Date	Substantive Change(s)
D	4/2009	Changes done on Table 1 Renamed all XVDD_SRDS to XV _{DD} _SRDS Renamed all AVDD_CORE0 to AV _{DD} _CORE0, AVDD_CORE1 to AV _{DD} _CORE1, AVDD_DDR to AV _{DD} _DDR, AVDD_PLAT to AV _{DD} _PLAT, AVDD_SRDS to AV _{DD} _SRDS, SVDD_SRDS to SV _{DD} _SRDS Removed TDM signals Replaced AV _{DD} _LBIU with NC102 as eLBC PLL has been removed CE_PA29 muxed with LBCTL swapped with CE_PB20 muxed with CFG_DDR_DEBUG V _{DD} has been split into V _{DD} & V _{DDC}
		 Changes in Table 2 and Table 3 Added a row for V_{DDC} PLL AVDD expanded to AV_{DD}_CORE0, AV_{DD}_CORE1, AV_{DD}_DDR, AV_{DD}_PLAT, and AV_{DD}_SRDS Changed SVDD to SV_{DD}_SRDS, XVDD to XV_{DD}_SRDS

Revision History

Table 102. Document Revision History (continued)

Rev. Number	Date	Substantive Change(s)
С	2/2009	 Deleted MCC from Figure 1 Shifted Pinout List from Section 5.2 to Section 1.2, "Pinout Assignments" Following changes were done on Table 1:
		Replaced NC54 with MECC05, NC55 with MECC06, NC56 with MECC07, CE_PA22 with CE_PA13, CE_PA23 with CE_PA25, CE_PA23 with CE_PA26, CE_PA24 with CE_PA26, CE_PA25 with CE_PA23, CE_PA26 with CE_PA23, CE_PA26 with CE_PA24, CE_PA28 with CE_PB44, CE_PA18 with CE_PB17, CE_PB15 with CE_PB16, CE_PB15 with CE_PB16, CE_PB16 with CE_PB15, CE_PB16 with CE_PB15, CE_PB9 with CE_PA15, DMA2_DACK_B00 with CFG_MEM_DEBUG, and DMA2_DDONE_B00 with CFG_DDR_DEBUG Added LB_MSRCID00 / PLL_PER_OUT00 to P28, LB_MSRCID03 / PLL_PER_OUT03 to P27, LB_MSRCID03 / PLL_PER_OUT03 to P26, LB_MSRCID04 / PLL_PER_OUT03 to P26, LB_MSRCID04 / PLL_PER_OUT01 M24
		Removed • DMA2_DREQ_B1, • DMA2_DACK_B1, • DMA2_DDONE_B[1], • DMA2_DREQ_B00, • IRQ07, • IRQ08, • IRQ09, • IRQ10, • IRQ11, • and USB_VBUSEN

Rev. Number	Date	Substantive Change(s)
В	12/2008	 Removed adjective "weak" for pull up from first line of first paragraph of Section 4.7, "Pull-Up and Pull-Down Resistor Requirements" Removed Note 3 stating "memory bus clock should be less than CCB clock rate" in Table 86 Renamed t_{LBKHOV4} to t_{LBKLOV4} in Table 51 Added a note below Table 51 Changed the platform frequency from 400 to 333 Mhz in second row of Table 6 Removed E from P1012/21 Modified eTSEC features in introductory section. Added TSEC1_GTX_CLK125, TSEC3_RX_DV, TSEC3_RX_CLK, TSEC3_RXD[3:0], CFG_DRAM_TYPE, CFG_IO_PORTS3, SDHC_DAT[7:4], TDM_TFS, TDM_TX_CLK, TDM_RFS, TDM_RX_DATA in Table 1 Removed TSEC2_TXD05, TSEC2_TXD04, TSEC2_TXD01, TSEC2_TX_ER, TSEC2_CRS and TSEC2_COL from Table 1.
		 Added suppport for x2 and x4 port in PCle feature list Added Note 1 in Table 1 Removed all the references, figures and tables for PLL Enable. Added figures and tables for PLL Bypas mode in Section 2.13, "Enhanced Local Bus" Changed minimum time of t_{MCK} from 2.5ns to 3ns in Table 23 Changed P1021 to P1012/21 on all occurences. Modified Figure 1 to show P1012. Added Section 2.11.5, "MII Management" Table 1Added simlation details in Section 4.12.1, "Thermal Characteristics" Added data in Table 99 and Table 110.
Α	10/2008	Initial release.

How to Reach Us:

Home Page:

www.freescale.com

Web Support:

http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center 1-800-441-2447 or +303-675-2140 Fax: +303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale and the Freescale logo are trademarks of Freescale Semiconductor, Inc. Reg. U.S. Pat. & Tm. Off. QorlQ and QUICC Engine are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© 2008–11 Freescale Semiconductor, Inc.

Document Number: P1021EC

Rev. O 04/2011

