P1021 QorIQ Integrated Processor Reference Manual

Supports
P1021
P1012

P1021RM
Rev 4 NDA
2/2011

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

How to Reach Us:

Home Page:
www.freescale.com

Web Support:
http://www.freescale.com/support

USA/Europe or Locations Not Listed:
Freescale Semiconductor, Inc.
Technical Information Center, EL516
2100 East Elliot Road
Tempe, Arizona 85284
+1-800-521-6274 or
+1-480-768-2130
www.freescale.com/support

Europe, Middle East, and Africa:
Freescale Halbleiter Deutschland GmbH
Technical Information Center
Schatzbogen 7
81829 Muenchen, Germany
+44 1296 380 456 (English)
+46 8 52200080 (English)
+49 89 92103 559 (German)
+33 1 69 35 48 48 (French)
www.freescale.com/support

Japan:
Freescale Semiconductor Japan Ltd.
Headquarters
ARCO Tower 15F
1-8-1, Shimo-Meguro, Meguro-ku
Tokyo 153-0064
Japan
0120 191014 or
+81 3 5437 9125
support.japan@freescale.com

Asia/Pacific:
Freescale Semiconductor China Ltd.
Exchange Building 23F
No. 118 Jianguo Road
Chaoyang District
Beijing 100022
China
+86 010 5879 8000
support.asia@freescale.com

For Literature Requests Only:
Freescale Semiconductor
Literature Distribution Center
+1-800 441-2447 or
+1-303-675-2140
Fax: +1-303-675-2150
LDCForFreescaleSemiconductor
@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. “Typical” parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale, the Freescale logo, CodeWarrior, ColdFire, PowerQUICC, StarCore, and Symphony are trademarks of Freescale Semiconductor, Inc. Reg. U.S. Pat. & Tm. Off. CoreNet, QorIQ, QUICC Engine, and VortiQa are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org. IEEE 802.3, 802.3u, 802.3x, 802.3z, 802.3ac, and 802.11i are registered trademarks of the Institute of Electrical and Electronics Engineers, Inc. (IEEE). This product is not endorsed or approved by the IEEE.

Portions of Chapter 16, “Universal Serial Bus Interface” relating to the EHCI specification are Copyright © Intel Corporation 1999-2001. The EHCI specification is provided “As Is” with no warranties whatsoever, including any warranty of merchantability, non-infringement, fitness for any particular purpose, or any warranty otherwise arising out of any proposal, specification or sample. Intel disclaims all liability, including liability for infringement of any proprietary rights, relating to use of information in the EHCI specification. Intel may make changes to the EHCI specifications at any time, without notice.

© 2011 Freescale Semiconductor, Inc.

Document Number: P1021RM
Rev 4 NDA, 2/2011

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Contents

Paragraph Number | **Title** | **Page Number**

About This Book

Audience xcvii
Organization xcvii
Suggested Reading c
General Information c
Related Documentation c
Conventions ci
Signal Conventions cii
Acronyms and Abbreviations ciii

Part I
Overview

Chapter 1
Overview

1.1 P1021 Overview 1-2
1.1.1 Block Diagram 1-2
1.1.2 Critical Performance Parameters 1-2
1.1.3 Chip-Level Features 1-2
1.2 P1021 Application Examples 1-4
1.2.1 Integrated Services Router 1-4
1.2.2 Home Office/Micro Office Gateway 1-4
1.3 P1021 Architecture Overview 1-5
1.3.1 e500v2 Cores and Memory Unit 1-5
1.3.2 e500 Coherency Module (ECM) and Address Map 1-6
1.3.3 Integrated Security Engine (SEC 3.3.2) 1-6
1.3.4 Enhanced Three-Speed Ethernet Controllers 1-6
1.3.5 Universal Serial Bus (USB) 2.0 Controller 1-8
1.3.6 Enhanced Secure Digital Host Controller 1-8
1.3.7 Serial Peripheral Interface (SPI) 1-9
1.3.8 DDR SDRAM Controller 1-9
1.3.9 High-Speed I/O Interfaces 1-10
1.3.9.1 PCI Express Interfaces 1-10
1.3.9.2 SGMII 1-10
1.3.10 QUICC Engine Subsystem 1-10
1.3.10.1 High-Speed Interface Multiplexing 1-11
1.3.11 Programmable Interrupt Controller (PIC) 1-11
1.3.12 DMA, I^2C, DUART, and Enhanced Local Bus Controller 1-11

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Contents

Paragraph Number	Title	Page Number
1.3.13	Device Boot Locations	1-12
1.3.14	Boot Sequencer	1-12
1.3.15	System Performance Monitor	1-13

Chapter 2
Memory Map

2.1	Overview	2-1
2.2	Configuration, Control, and Status Registers	2-1
2.2.1	Accessing CCSR Memory from the Local Processor	2-2
2.2.2	Accessing CCSR Memory from External Masters	2-3
2.2.3	Organization of CCSR Space	2-3
2.2.3.1	General Utilities Registers	2-3
2.2.3.1.1	General Utilities Register Organization	2-4
2.2.3.2	Programmable Interrupt Controller Registers	2-5
2.2.4	QUICC Engine Block and CCSR	2-6
2.2.4.1	Device-Specific Utilities Registers	2-7
2.2.5	CCSR Address Map	2-8
2.3	Local Access Windows	2-11
2.3.1	Local Access Window Registers	2-11
2.3.1.1	Local Access Window *n* Base Address Registers (LAWBAR0–LAWBAR11)	2-12
2.3.1.2	Local Access Window *n* Attributes Registers (LAWAR0–LAWAR11)	2-13
2.3.2	Configuring Local Access Windows	2-14
2.3.3	Distinguishing Local Access Windows from Other Mapping Functions	2-14
2.3.4	Illegal Interaction Between Local Access Windows and DDR Chip Selects	2-15
2.3.5	Local Address Map Example	2-15
2.4	Address Translation and Mapping Units	2-16
2.4.1	Address Translation	2-17
2.4.2	Outbound ATMUs	2-17
2.4.3	Inbound ATMUs	2-17
2.4.3.1	Illegal Interaction Between Inbound ATMUs and LAWs	2-18

Chapter 3
Signal Descriptions

3.1	Signals Overview	3-1
3.2	Configuration Signals Sampled at Reset	3-25
3.3	Output Signal States During Reset	3-27

Contents

Paragraph Number	Title	Page Number
3.4	Parallel I/O Ports	3-27
3.4.1	QUICC Engine Block Port Block Diagram	3-28
3.4.2	Port Pins Functions	3-28
3.4.2.1	General Purpose I/O Pins	3-29
3.4.2.2	Dedicated Pins	3-29
3.4.3	QUICC Engine Port Interrupts	3-29
3.4.3.1	QUICC Engine Port Interrupt Event Register (CEPIER)	3-29
3.4.3.1.1	QUICC Engine Port Interrupt Mask Register (CEPIMR)	3-30
3.4.3.1.2	QUICC Engine Port Interrupt Control Register (CEPICR)	3-30
3.4.4	Ports Tables	3-31

Chapter 4
Reset, Clocking, and Initialization

4.1	Overview	4-1
4.2	External Signal Descriptions	4-1
4.2.1	System Control Signals	4-2
4.2.2	Clock Signals	4-3
4.3	Memory Map/Register Definition	4-3
4.3.1	Local Configuration Control	4-3
4.3.1.1	Accessing Configuration, Control, and Status Registers	4-4
4.3.1.1.1	Updating CCSRBAR	4-4
4.3.1.1.2	Configuration, Control, and Status Base Address Register (CCSRBAR)	4-5
4.3.1.2	Accessing Alternate Configuration Space	4-5
4.3.1.2.1	Alternate Configuration Base Address Register (ALTCBAR)	4-6
4.3.1.2.2	Alternate Configuration Attribute Register (ALTCAR)	4-6
4.3.1.3	Boot Page Translation	4-7
4.3.1.3.1	Boot Page Translation Register (BPTR)	4-8
4.3.2	Boot Sequencer	4-8
4.4	Functional Description	4-8
4.4.1	Reset Operations	4-8
4.4.1.1	Soft Reset	4-8
4.4.1.2	Hard Reset	4-9
4.4.2	Power-On Reset Sequence	4-9
4.4.3	Power-On Reset Configuration	4-11
4.4.3.1	System PLL Ratio	4-12
4.4.3.2	DDR PLL Ratio	4-12
4.4.3.3	e500 Core PLL Ratios	4-13
4.4.3.4	Boot ROM Location	4-14
4.4.3.5	Host/Agent Configuration	4-15
4.4.3.6	I/O Port Selection	4-16

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Contents

Paragraph Number	Title	Page Number
4.4.3.7	CPU Boot Configuration	4-17
4.4.3.8	Boot Sequencer Configuration	4-17
4.4.3.9	DDR SDRAM Type	4-18
4.4.3.10	SerDes Reference Clock Configuration	4-18
4.4.3.11	eTSECn Configuration	4-19
4.4.3.11.1	eTSEC3 SGMII Mode	4-19
4.4.3.11.2	eTSEC1 Width	4-20
4.4.3.11.3	eTSEC1 Protocol	4-20
4.4.3.11.4	eTSEC3 Protocol	4-21
4.4.3.12	Memory Debug Configuration	4-21
4.4.3.13	DDR Debug Configuration	4-22
4.4.3.14	General-Purpose POR Configuration	4-22
4.4.3.15	Engineering Use POR Configuration	4-23
4.4.3.16	eLBC ECC Enable Configuration	4-23
4.4.3.17	System Speed	4-23
4.4.3.18	Platform Speed	4-24
4.4.3.19	Core 0 Speed	4-24
4.4.3.20	Core 1 Speed	4-24
4.4.3.21	DDR Speed	4-25
4.4.4	Voltage Selection Configuration	4-25
4.4.5	Clocking	4-26
4.4.5.1	System Clock and DDR Controller Complex Clock	4-27
4.4.5.2	PCI Express Clock	4-29
4.4.5.2.1	Minimum Frequency Requirements	4-29
4.4.5.3	SGMII Clocks	4-29
4.4.5.4	Ethernet Clocks	4-29
4.4.5.5	Real Time Clock	4-29
4.5	Initialization/Applications Information	4-30
4.5.1	eSDHC Boot	4-31
4.5.1.1	Overview	4-31
4.5.1.2	Features	4-32
4.5.1.3	SD/MMC Card Data Structure	4-32
4.5.1.3.1	Configuration Words Section	4-34
4.5.1.3.2	Notes on compatibility with FAT12/FAT16/FAT32 Filesystems	4-36
4.5.1.4	eSDHC Controller Initial Configuration	4-36
4.5.1.5	eSDHC Controller Boot Sequence	4-37
4.5.1.6	eSDHC Boot Error Handling	4-38
4.5.2	eSPI Boot ROM	4-39
4.5.2.1	Overview	4-39
4.5.2.2	Features	4-40
4.5.2.3	EEPROM Data Structure	4-40

Contents

Paragraph Number	Title	Page Number
4.5.2.3.1	Configuration Words Section	4-42
4.5.2.4	eSPI Controller Configuration	4-44
4.5.3	Default e500 Addressing During System Boot	4-45

Part II
e500 Core Complex and L2 Cache

Chapter 5
e500 Core Integration Details

5.1	e500 Core Overview	5-1
5.2	e500 Core Integration and the Core Complex Bus (CCB)	5-3
5.3	Summary of Core Integration Details	5-5
5.3.1	Processor Version Register (PVR) and System Version Register (SVR)	5-6

Chapter 6
L2 Look-Aside Cache/SRAM

6.1	L2 Cache Overview	6-1
6.1.1	L2 Cache and SRAM Features	6-2
6.2	L2 Cache and SRAM Organization	6-4
6.2.1	Accessing the On-Chip Array as an L2 Cache	6-5
6.2.2	Accessing the On-Chip Array as an SRAM	6-5
6.2.3	Connection of the On-Chip Memory to the System	6-7
6.3	Memory Map/Register Definition	6-8
6.3.1	L2/SRAM Register Descriptions	6-10
6.3.1.1	L2 Control Register (L2CTL)	6-10
6.3.1.2	L2 Cache Way Allocation for Processors Register (L2CWAP)	6-13
6.3.1.3	L2 Cache External Write Registers	6-16
6.3.1.3.1	L2 Cache External Write Address Registers 0–3 (L2CEWAR*n*)	6-16
6.3.1.3.2	L2 Cache External Write Address Registers Extended Address 0–3 (L2CEWAREA*n*)	6-17
6.3.1.3.3	L2 Cache External Write Control Registers 0–3 (L2CEWCR*n*)	6-17
6.3.1.4	L2 Memory-Mapped SRAM Registers	6-18
6.3.1.4.1	L2 Memory-Mapped SRAM Base Address Registers 0–1 (L2SRBAR*n*)	6-19
6.3.1.4.2	L2 Memory-Mapped SRAM Base Address Registers Extended Address 0–1 (L2SRBAREA*n*)	6-20
6.3.1.5	L2 Error Registers	6-20
6.3.1.5.1	Error Injection Registers	6-21
6.3.1.5.2	Error Control and Capture Registers	6-23
6.4	External Writes to the L2 Cache (Cache Stashing)	6-29

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Contents

Paragraph Number	Title	Page Number
6.4.1	Stash-Only Cache Regions	6-29
6.5	L2 Cache Timing	6-30
6.6	L2 Cache and SRAM Coherency	6-30
6.6.1	L2 Cache Coherency Rules	6-31
6.6.2	Memory-Mapped SRAM Coherency Rules	6-32
6.7	L2 Cache Locking	6-32
6.7.1	Locking the Entire L2 Cache	6-32
6.7.2	Locking Programmed Memory Ranges	6-33
6.7.3	Locking Selected Lines	6-33
6.7.4	Clearing Locks on Selected Lines	6-33
6.7.5	Flash Clearing of Instruction and Data Locks	6-34
6.7.6	Locks with Stale Data	6-34
6.8	PLRU L2 Replacement Policy	6-34
6.8.1	PLRU Bit Update Considerations	6-35
6.8.2	Allocation of Lines	6-35
6.9	L2 Cache Operation	6-36
6.9.1	Initialization	6-36
6.9.1.1	L2 Cache Initialization	6-36
6.9.1.2	Memory-Mapped SRAM Initialization	6-36
6.9.2	Flash Invalidation of the L2 Cache	6-37
6.9.3	Managing Errors	6-37
6.9.3.1	ECC Errors	6-37
6.9.3.2	Tag Parity Errors	6-37
6.9.4	L2 Cache States	6-37
6.9.5	L2 State Transitions	6-38
6.9.6	Error Checking and Correcting (ECC)	6-42

Part III
Memory, Security, and I/O Interfaces

Chapter 7
e500 Coherency Module

7.1	Introduction	7-1
7.1.1	Overview	7-2
7.1.2	Features	7-2
7.2	Memory Map/Register Definition	7-3
7.2.1	Register Descriptions	7-3
7.2.1.1	ECM CCB Address Configuration Register (EEBACR)	7-3
7.2.1.2	ECM CCB Port Configuration Register (EEBPCR)	7-4
7.2.1.3	ECM IP Block Revision Register 1 (EIPBRR1)	7-5

Contents

Paragraph Number	Title	Page Number
7.2.1.4	ECM IP Block Revision Register 2 (EIPBRR2)	7-6
7.2.1.5	ECM Error Detect Register (EEDR)	7-6
7.2.1.6	ECM Error Enable Register (EEER)	7-7
7.2.1.7	ECM Error Attributes Capture Register (EEATR)	7-8
7.2.1.8	ECM Error Low Address Capture Register (EELADR)	7-9
7.2.1.9	ECM Error High Address Capture Register (EEHADR)	7-9
7.3	Functional Description	7-10
7.3.1	I/O Arbiter	7-10
7.3.2	CCB Arbiter	7-10
7.3.3	Transaction Queue	7-10
7.3.4	Global Data Multiplexor	7-11
7.3.5	CCB Interface	7-11
7.4	Initialization/Application Information	7-11

Chapter 8
DDR Memory Controller

8.1	Introduction	8-1
8.2	Features	8-2
8.2.1	Modes of Operation	8-3
8.3	External Signal Descriptions	8-3
8.3.1	Signals Overview	8-3
8.3.2	Detailed Signal Descriptions	8-6
8.3.2.1	Memory Interface Signals	8-6
8.3.2.2	Clock Interface Signals	8-10
8.3.2.3	Debug Signals	8-10
8.4	Memory Map/Register Definition	8-10
8.4.1	Register Descriptions	8-12
8.4.1.1	Chip Select Memory Bounds (CS*n*_BNDS)	8-12
8.4.1.2	Chip Select Configuration (CS*n*_CONFIG)	8-13
8.4.1.3	Chip Select Configuration 2 (CSn_CONFIG_2)	8-15
8.4.1.4	DDR SDRAM Timing Configuration 3 (TIMING_CFG_3)	8-15
8.4.1.5	DDR SDRAM Timing Configuration 0 (TIMING_CFG_0)	8-17
8.4.1.6	DDR SDRAM Timing Configuration 1 (TIMING_CFG_1)	8-19
8.4.1.7	DDR SDRAM Timing Configuration 2 (TIMING_CFG_2)	8-21
8.4.1.8	DDR SDRAM Control Configuration (DDR_SDRAM_CFG)	8-23
8.4.1.9	DDR SDRAM Control Configuration 2 (DDR_SDRAM_CFG_2)	8-26
8.4.1.10	DDR SDRAM Mode Configuration (DDR_SDRAM_MODE)	8-29
8.4.1.11	DDR SDRAM Mode 2 Configuration (DDR_SDRAM_MODE_2)	8-29
8.4.1.12	DDR SDRAM Mode Control Register (DDR_SDRAM_MD_CNTL)	8-30
8.4.1.13	DDR SDRAM Interval Configuration (DDR_SDRAM_INTERVAL)	8-33

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Contents

Paragraph Number	Title	Page Number
8.4.1.14	DDR SDRAM Data Initialization (DDR_DATA_INIT)	8-33
8.4.1.15	DDR SDRAM Clock Control (DDR_SDRAM_CLK_CNTL)	8-34
8.4.1.16	DDR Initialization Address (DDR_INIT_ADDR)	8-35
8.4.1.17	DDR Initialization Enable Extended Address (DDR_INIT_EXT_ADDR)	8-35
8.4.1.18	DDR SDRAM Timing Configuration 4 (TIMING_CFG_4)	8-36
8.4.1.19	DDR SDRAM Timing Configuration 5 (TIMING_CFG_5)	8-38
8.4.1.20	DDR ZQ Calibration Control (DDR_ZQ_CNTL)	8-39
8.4.1.21	DDR Write Leveling Control (DDR_WRLVL_CNTL)	8-41
8.4.1.22	DDR Self-Refresh Counter (DDR_SR_CNTR)	8-44
8.4.1.23	DDR SDRAM Register Control Word 1 (DDR_SDRAM_RCW_1)	8-45
8.4.1.24	DDR SDRAM Register Control Word 2 (DDR_SDRAM_RCW_2)	8-46
8.4.1.25	DDR Write Leveling Control 2 (DDR_WRLVL_CNTL_2)	8-47
8.4.1.26	DDR Write Leveling Control 3 (DDR_WRLVL_CNTL_3)	8-50
8.4.1.27	DDR Debug Status Register 1 (DDRDSR_1)	8-53
8.4.1.28	DDR Debug Status Register 2 (DDRDSR_2)	8-54
8.4.1.29	DDR Control Driver Register 1 (DDRCDR_1)	8-54
8.4.1.30	DDR Control Driver Register 2 (DDRCDR_2)	8-57
8.4.1.31	DDR IP Block Revision 1 (DDR_IP_REV1)	8-58
8.4.1.32	DDR IP Block Revision 2 (DDR_IP_REV2)	8-59
8.4.1.33	Memory Data Path Error Injection Mask High (DATA_ERR_INJECT_HI)	8-59
8.4.1.34	Memory Data Path Error Injection Mask Low (DATA_ERR_INJECT_LO)	8-60
8.4.1.35	Memory Data Path Error Injection Mask ECC (ERR_INJECT)	8-60
8.4.1.36	Memory Data Path Read Capture High (CAPTURE_DATA_HI)	8-61
8.4.1.37	Memory Data Path Read Capture Low (CAPTURE_DATA_LO)	8-61
8.4.1.38	Memory Data Path Read Capture ECC (CAPTURE_ECC)	8-62
8.4.1.39	Memory Error Detect (ERR_DETECT)	8-62
8.4.1.40	Memory Error Disable (ERR_DISABLE)	8-63
8.4.1.41	Memory Error Interrupt Enable (ERR_INT_EN)	8-64
8.4.1.42	Memory Error Attributes Capture (CAPTURE_ATTRIBUTES)	8-65
8.4.1.43	Memory Error Address Capture (CAPTURE_ADDRESS)	8-66
8.4.1.44	Memory Error Extended Address Capture (CAPTURE_EXT_ADDRESS)	8-67
8.4.1.45	Single-Bit ECC Memory Error Management (ERR_SBE)	8-67
8.5	Functional Description	8-68
8.5.1	DDR SDRAM Interface Operation	8-72
8.5.1.1	Supported DDR SDRAM Organizations	8-72
8.5.2	DDR SDRAM Address Multiplexing	8-74
8.5.3	JEDEC Standard DDR SDRAM Interface Commands	8-77
8.5.4	DDR SDRAM Interface Timing	8-79
8.5.5	DDR SDRAM Registered DIMM Mode	8-82
8.5.6	DDR SDRAM Write Timing Adjustments	8-83
8.5.7	DDR SDRAM Refresh	8-84

Contents

Paragraph Number	Title	Page Number
8.5.7.1	DDR SDRAM Refresh Timing	8-85
8.5.7.2	DDR SDRAM Refresh and Power-Saving Modes	8-85
8.5.7.2.1	Self-Refresh in Sleep Mode	8-87
8.5.8	DDR Data Beat Ordering	8-88
8.5.9	Page Mode and Logical Bank Retention	8-88
8.5.10	Error Checking and Correcting (ECC)	8-89
8.5.11	Error Management	8-90
8.6	Initialization/Application Information	8-90
8.6.1	Programming Differences between Memory Types	8-93
8.6.2	DDR SDRAM Initialization Sequence	8-96

Chapter 9
Programmable Interrupt Controller (PIC)

9.1	Introduction	9-1
9.1.1	Overview	9-2
9.1.2	The PIC in Multiple-Processor Implementations	9-4
9.1.3	Interrupts to the e500 Processor Core	9-4
9.1.4	Modes of Operation	9-5
9.1.4.1	Mixed Mode (GCR[M] = 1)	9-5
9.1.4.2	Pass-Through Mode (GCR[M] = 0)	9-5
9.1.5	Interrupt Sources	9-6
9.1.5.1	Interrupt Routing—Mixed Mode	9-7
9.1.5.2	Interrupt Destinations	9-7
9.1.5.3	Internal Interrupt Sources	9-7
9.2	External Signal Descriptions	9-8
9.2.1	Signal Overview	9-9
9.2.2	Detailed Signal Descriptions	9-9
9.3	Memory Map/Register Definition	9-10
9.3.1	Global Registers	9-20
9.3.1.1	Block Revision Register 1 (BRR1)	9-20
9.3.1.2	Block Revision Register 2 (BRR2)	9-21
9.3.1.3	Feature Reporting Register (FRR)	9-21
9.3.1.4	Global Configuration Register (GCR)	9-22
9.3.1.5	Vendor Identification Register (VIR)	9-22
9.3.1.6	Processor Core Initialization Register (PIR)	9-23
9.3.1.7	Interprocessor Interrupt Vector/Priority Registers (IPIVPR0–IPIVPR3)	9-23
9.3.1.8	Spurious Vector Register (SVR)	9-24
9.3.2	Global Timer Registers	9-25
9.3.2.1	Timer Frequency Reporting Registers (TFRRA–TFRRB)	9-25

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Contents

Paragraph Number	Title	Page Number
9.3.2.2	Global Timer Current Count Registers (GTCCRA0–GTCCRA3, GTCCRB0–GTCCRB3)	9-25
9.3.2.3	Global Timer Base Count Registers (GTBCRA0–GTBCRA3, GTBCRB0–GTBCRB3)	9-26
9.3.2.4	Global Timer Vector/Priority Registers (GTVPRA0–GTVPRA3, GTVPRB0–GTVPRB3)	9-27
9.3.2.5	Global Timer Destination Registers (GTDRA0–GTDRA3, GTDRB0–GTDRB3)	9-27
9.3.2.6	Timer Control Registers (TCRA–TCRB)	9-28
9.3.3	$\overline{\text{IRQ_OUT}}$ and Critical Interrupt Summary Registers	9-30
9.3.3.1	External Interrupt Summary Register (ERQSR)	9-30
9.3.3.2	$\overline{\text{IRQ_OUT}}$ Summary Register 0 (IRQSR0)	9-31
9.3.3.3	$\overline{\text{IRQ_OUT}}$ Summary Register 1 (IRQSR1)	9-31
9.3.3.4	IRQ_OUT Summary Register 2 (IRQSR2)	9-32
9.3.3.5	Critical Interrupt Summary Register 0 (CISR0)	9-32
9.3.3.6	Critical Interrupt Summary Register 1 (CISR1)	9-33
9.3.3.7	Critical Interrupt Summary Register 2 (CISR2)	9-33
9.3.4	Performance Monitor Mask Registers (PMMRs)	9-33
9.3.4.1	Performance Monitor Mask Registers 0 (PM0MR0–PM3MR0)	9-34
9.3.4.2	Performance Monitor Mask Registers 1 (PM0MR1–PM3MR1)	9-35
9.3.4.3	Performance Monitor Mask Registers 2 (PM0MR2–PM3MR2)	9-35
9.3.5	Message Registers	9-35
9.3.5.1	Message Registers (MSGR0–MSGR7)	9-36
9.3.5.2	Message Enable Register (MER)	9-36
9.3.5.3	Message Status Register (MSR)	9-37
9.3.6	Shared Message Signaled Registers	9-37
9.3.6.1	Shared Message Signaled Interrupt Registers (MSIR0–MSIR7)	9-37
9.3.6.2	Shared Message Signaled Interrupt Status Register (MSISR)	9-38
9.3.6.3	Shared Message Signaled Interrupt Index Register (MSIIR)	9-38
9.3.6.4	Shared Message Signaled Interrupt Vector/Priority Register (MSIVPRs)	9-39
9.3.6.5	Shared Message Signaled Interrupt Destination Registers 0–7 (MSIDR*n*)	9-40
9.3.7	Interrupt Source Configuration Registers	9-41
9.3.7.1	External Interrupt Vector/Priority Registers (EIVPR0–EIVPR5)	9-42
9.3.7.2	External Interrupt Destination Registers (EIDR0–EIDR5)	9-43
9.3.7.3	Internal Interrupt Vector/Priority Registers (IIVPRn)	9-44
9.3.7.4	Internal Interrupt Destination Registers (IIDRn)	9-45
9.3.7.5	Messaging Interrupt Vector/Priority Registers (MIVPRn)	9-46
9.3.7.6	Messaging Interrupt Destination Registers (MIDR0–MIDR7)	9-47
9.3.8	Per-CPU (Private Access) Registers	9-48
9.3.8.1	Interprocessor Interrupt Dispatch Registers (IPIDR0–IPIDR3)	9-49
9.3.8.2	Processor Core Current Task Priority Registers 0–1 (CTPR0–CTPR1)	9-50
9.3.8.3	Who Am I Registers 0–1 (WHOAMI0–WHOAMI1)	9-51

Contents

Paragraph Number	Title	Page Number
9.3.8.4	Processor Core Interrupt Acknowledge Registers 0–1 (IACK0–IACK1)	9-51
9.3.8.5	Processor Core End of Interrupt Registers 0–1 (EOI0–EOI1)	9-52
9.4	Functional Description	9-53
9.4.1	Flow of Interrupt Control	9-53
9.4.1.1	Interrupts Routed to $\overline{\text{cint}}$ or $\overline{\text{IRQ_OUT}}$	9-53
9.4.1.2	Interrupts Routed to *int*	9-53
9.4.1.2.1	Interrupt Source Priority	9-55
9.4.1.2.2	Interrupt Acknowledge	9-55
9.4.1.2.3	Spurious Vector Generation	9-56
9.4.1.2.4	Nesting of Interrupts	9-56
9.4.2	Interprocessor Interrupts	9-56
9.4.3	Message Interrupts	9-57
9.4.4	Shared Message Signaled Interrupts	9-57
9.4.5	PCI Express INTx/IRQ*n* Sharing	9-57
9.4.6	Global Timers	9-58
9.4.7	Resets	9-58
9.4.8	Resetting the PIC	9-58
9.4.8.1	Processor Core Initialization	9-59
9.5	Initialization/Application Information	9-59
9.5.1	Programming Guidelines	9-59
9.5.1.1	PIC Registers	9-59
9.5.1.2	Changing Interrupt Source Configuration	9-60

Chapter 10
I^2C Interfaces

10.1	Introduction	10-1
10.1.1	Overview	10-2
10.1.2	Features	10-2
10.1.3	Modes of Operation	10-2
10.2	External Signal Descriptions	10-3
10.2.1	Signal Overview	10-3
10.2.2	Detailed Signal Descriptions	10-3
10.3	Memory Map/Register Definition	10-4
10.3.1	Register Descriptions	10-5
10.3.1.1	I^2C Address Register (I2CADR)	10-6
10.3.1.2	I^2C Frequency Divider Register (I2CFDR)	10-6
10.3.1.3	I^2C Control Register (I2CCR)	10-7
10.3.1.4	I^2C Status Register (I2CSR)	10-9
10.3.1.5	I^2C Data Register (I2CDR)	10-10
10.3.1.6	Digital Filter Sampling Rate Register (I2CDFSRR)	10-11

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Contents

Paragraph Number	Title	Page Number
10.4	Functional Description	10-11
10.4.1	Transaction Protocol	10-11
10.4.1.1	START Condition	10-12
10.4.1.2	Slave Address Transmission	10-12
10.4.1.3	Repeated START Condition	10-13
10.4.1.4	STOP Condition	10-13
10.4.1.5	Protocol Implementation Details	10-13
10.4.1.5.1	Transaction Monitoring—Implementation Details	10-14
10.4.1.5.2	Control Transfer—Implementation Details	10-14
10.4.1.6	Address Compare—Implementation Details	10-15
10.4.2	Arbitration Procedure	10-15
10.4.2.1	Arbitration Control	10-15
10.4.3	Handshaking	10-16
10.4.4	Clock Control	10-16
10.4.4.1	Clock Synchronization	10-16
10.4.4.2	Input Synchronization and Digital Filter	10-16
10.4.4.2.1	Input Signal Synchronization	10-16
10.4.4.2.2	Filtering of SCL and SDA Lines	10-17
10.4.4.3	Clock Stretching	10-17
10.4.5	Boot Sequencer Mode	10-17
10.4.5.1	EEPROM Calling Address	10-18
10.4.5.2	EEPROM Data Format	10-19
10.5	Initialization/Application Information	10-21
10.5.1	Initialization Sequence	10-21
10.5.2	Generation of START	10-21
10.5.3	Post-Transfer Software Response	10-22
10.5.4	Generation of STOP	10-22
10.5.5	Generation of Repeated START	10-23
10.5.6	Generation of SCL When SDA Low	10-23
10.5.7	Slave Mode Interrupt Service Routine	10-23
10.5.7.1	Slave Transmitter and Received Acknowledge	10-23
10.5.7.2	Loss of Arbitration and Forcing of Slave Mode	10-24
10.5.8	Interrupt Service Routine Flowchart	10-25

Chapter 11
DUART

11.1	Overview	11-1
11.1.1	Features	11-2
11.1.2	Modes of Operation	11-3
11.2	External Signal Descriptions	11-3

Contents

Paragraph Number	Title	Page Number
11.3	Memory Map/Register Definition	11-4
11.3.1	Register Descriptions	11-5
11.3.1.1	Receiver Buffer Registers (URBR*n*) (ULCR[DLAB] = 0)	11-5
11.3.1.2	Transmitter Holding Registers (UTHR*n*) (ULCR[DLAB] = 0)	11-6
11.3.1.3	Divisor Most and Least Significant Byte Registers (UDMB and UDLB) (ULCR[DLAB] = 1)	11-6
11.3.1.4	Interrupt Enable Register (UIER) (ULCR[DLAB] = 0)	11-8
11.3.1.5	Interrupt ID Registers (UIIR*n*) (ULCR[DLAB] = 0)	11-9
11.3.1.6	FIFO Control Registers (UFCR*n*) (ULCR[DLAB] = 0)	11-10
11.3.1.7	Alternate Function Registers (UAFR*n*) (ULCR[DLAB] = 1)	11-11
11.3.1.8	Line Control Registers (ULCR*n*)	11-12
11.3.1.9	Modem Control Registers (UMCR*n*)	11-14
11.3.1.10	Line Status Registers (ULSR*n*)	11-14
11.3.1.11	Modem Status Registers (UMSR*n*)	11-15
11.3.1.12	Scratch Registers (USCR*n*)	11-16
11.3.1.13	DMA Status Registers (UDSR*n*)	11-16
11.4	Functional Description	11-18
11.4.1	Serial Interface	11-19
11.4.1.1	START Bit	11-19
11.4.1.2	Data Transfer	11-19
11.4.1.3	Parity Bit	11-20
11.4.1.4	STOP Bit	11-20
11.4.2	Baud-Rate Generator Logic	11-20
11.4.3	Local Loopback Mode	11-20
11.4.4	Errors	11-21
11.4.4.1	Framing Error	11-21
11.4.4.2	Parity Error	11-21
11.4.4.3	Overrun Error	11-21
11.4.5	FIFO Mode	11-21
11.4.5.1	FIFO Interrupts	11-22
11.4.5.2	DMA Mode Select	11-22
11.4.5.3	Interrupt Control Logic	11-22
11.5	DUART Initialization/Application Information	11-23

Chapter 12
Enhanced Local Bus Controller

12.1	Introduction	12-1
12.1.1	Overview	12-2
12.1.2	Features	12-2
12.1.3	Modes of Operation	12-3

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Contents

Paragraph Number	Title	Page Number
12.1.3.1	eLBC Bus Clock and Clock Ratios	12-3
12.1.3.2	Source ID Debug Mode	12-4
12.2	External Signal Descriptions	12-4
12.3	Memory Map/Register Definition	12-8
12.3.1	Register Descriptions	12-10
12.3.1.1	Base Registers (BR0–BR7)	12-10
12.3.1.2	Option Registers (OR0–OR7)	12-12
12.3.1.2.1	Address Mask	12-12
12.3.1.2.2	Option Registers (OR*n*)—GPCM Mode	12-14
12.3.1.2.3	Option Registers (OR*n*)—FCM Mode	12-16
12.3.1.2.4	Option Registers (OR*n*)—UPM Mode	12-19
12.3.1.3	UPM Memory Address Register (MAR)	12-20
12.3.1.4	UPM Mode Registers (M*x*MR)	12-21
12.3.1.5	Memory Refresh Timer Prescaler Register (MRTPR)	12-23
12.3.1.6	UPM/FCM Data Register (MDR)	12-23
12.3.1.7	Special Operation Initiation Register (LSOR)	12-24
12.3.1.8	UPM Refresh Timer (LURT)	12-25
12.3.1.9	Transfer Error Status Register (LTESR)	12-26
12.3.1.10	Transfer Error Check Disable Register (LTEDR)	12-28
12.3.1.11	Transfer Error Interrupt Enable Register (LTEIR)	12-29
12.3.1.12	Transfer Error Attributes Register (LTEATR)	12-30
12.3.1.13	Transfer Error Address Register (LTEAR)	12-31
12.3.1.14	Transfer Error ECC Register (LTECCR)	12-31
12.3.1.15	Local Bus Configuration Register (LBCR)	12-32
12.3.1.16	Clock Ratio Register (LCRR)	12-34
12.3.1.17	Flash Mode Register (FMR)	12-35
12.3.1.18	Flash Instruction Register (FIR)	12-37
12.3.1.19	Flash Command Register (FCR)	12-38
12.3.1.20	Flash Block Address Register (FBAR)	12-39
12.3.1.21	Flash Page Address Register (FPAR)	12-39
12.3.1.22	Flash Byte Count Register (FBCR)	12-41
12.3.1.23	Flash ECC Block*n* Register (FECC0–FECC3)	12-41
12.4	Functional Description	12-42
12.4.1	Basic Architecture	12-43
12.4.1.1	Address and Address Space Checking	12-43
12.4.1.2	External Address Latch Enable Signal (LALE)	12-44
12.4.1.3	Data Transfer Acknowledge (TA)	12-45
12.4.1.4	Data Buffer Control (LBCTL)	12-46
12.4.1.5	Parity Generation and Checking (LDP)	12-46
12.4.1.6	Bus Monitor	12-46
12.4.1.7	PLL Bypass Mode	12-47

Contents

Paragraph Number	Title	Page Number
12.4.2	General-Purpose Chip-Select Machine (GPCM)	12-47
12.4.2.1	GPCM Read Signal Timing	12-49
12.4.2.2	GPCM Write Signal Timing	12-50
12.4.2.3	Chip-Select Assertion Timing	12-52
12.4.2.3.1	Programmable Wait State Configuration	12-52
12.4.2.3.2	Chip-Select and Write Enable Negation Timing	12-53
12.4.2.3.3	Relaxed Timing	12-53
12.4.2.3.4	Output Enable (LOE) Timing	12-56
12.4.2.3.5	Extended Hold Time on Read Accesses	12-56
12.4.2.4	External Access Termination (LGTA)	12-58
12.4.2.5	GPCM Boot Chip-Select Operation	12-58
12.4.3	Flash Control Machine (FCM)	12-59
12.4.3.1	FCM Buffer RAM	12-61
12.4.3.1.1	Buffer Layout and Page Mapping for Small-Page NAND Flash Devices	12-62
12.4.3.1.2	Buffer Layout and Page Mapping for Large-Page NAND Flash Devices	12-63
12.4.3.1.3	Error Correcting Codes and the Spare Region	12-64
12.4.3.2	Programming FCM	12-66
12.4.3.2.1	FCM Command Instructions	12-67
12.4.3.2.2	FCM No-Operation Instruction	12-67
12.4.3.2.3	FCM Address Instructions	12-67
12.4.3.2.4	FCM Data Read Instructions	12-68
12.4.3.2.5	FCM Data Write Instructions	12-68
12.4.3.3	FCM Signal Timing	12-69
12.4.3.3.1	FCM Chip-Select Timing	12-69
12.4.3.3.2	FCM Command, Address, and Write Data Timing	12-69
12.4.3.3.3	FCM Ready/Busy Timing	12-71
12.4.3.3.4	FCM Read Data Timing	12-71
12.4.3.3.5	FCM Extended Read Hold Timing	12-72
12.4.3.4	FCM Boot Chip-Select Operation	12-73
12.4.3.4.1	FCM Bank 0 Reset Initialization	12-73
12.4.3.4.2	Boot Block Loading into the FCM Buffer RAM	12-74
12.4.4	User-Programmable Machines (UPMs)	12-75
12.4.4.1	UPM Requests	12-76
12.4.4.1.1	Memory Access Requests	12-77
12.4.4.1.2	UPM Refresh Timer Requests	12-78
12.4.4.1.3	Software Requests—RUN Command	12-78
12.4.4.1.4	Exception Requests	12-78
12.4.4.2	Programming the UPMs	12-79
12.4.4.2.1	UPM Programming Example (Two Sequential Writes to the RAM Array)	12-80
12.4.4.2.2	UPM Programming Example (Two Sequential Reads from the RAM Array)	12-80
12.4.4.3	UPM Signal Timing	12-81

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Contents

Paragraph Number	Title	Page Number
12.4.4.4	RAM Array	12-82
12.4.4.4.1	RAM Words	12-82
12.4.4.4.2	Chip-Select Signal Timing (CST*n*)	12-85
12.4.4.4.3	Byte Select Signal Timing (BST*n*)	12-86
12.4.4.4.4	General-Purpose Signals (G*n*T*n*, GO*n*)	12-87
12.4.4.4.5	Loop Control (LOOP)	12-87
12.4.4.4.6	Repeat Execution of Current RAM Word (REDO)	12-87
12.4.4.4.7	Address Multiplexing (AMX)	12-88
12.4.4.4.8	LGPL[0:5] Signal Negation (LAST)	12-89
12.4.4.4.9	Wait Mechanism (WAEN)	12-89
12.4.4.5	Extended Hold Time on Read Accesses	12-90
12.5	Initialization/Application Information	12-91
12.5.1	Interfacing to Peripherals in Different Address Modes	12-91
12.5.1.1	Non-Multiplexed Address and Data Buses	12-91
12.5.1.2	Multiplexed Address and Data to Save Maximum Pins in 8- to 16-Bit Addressing	12-91
12.5.1.3	Peripheral Hierarchy on the Local Bus for High Bus Speeds	12-92
12.5.1.4	GPCM Timings	12-92
12.5.2	Bus Turnaround	12-93
12.5.2.1	Address Phase after Previous Read	12-93
12.5.2.2	Read Data Phase after Address Phase	12-94
12.5.2.3	Read-Modify-Write Cycle for Parity Protected Memory Banks	12-94
12.5.2.4	UPM Cycles with Additional Address Phases	12-94
12.5.3	Interface to Different Port-Size Devices	12-94
12.5.4	Command Sequence Examples for NAND Flash EEPROM	12-96
12.5.4.1	NAND Flash Soft Reset Command Sequence Example	12-96
12.5.4.2	NAND Flash Read Status Command Sequence Example	12-97
12.5.4.3	NAND Flash Read Identification Command Sequence Example	12-97
12.5.4.4	NAND Flash Page Read Command Sequence Example	12-98
12.5.4.5	NAND Flash Block Erase Command Sequence Example	12-98
12.5.4.6	NAND Flash Program Command Sequence Example	12-99
12.5.5	Interfacing to Fast-Page Mode DRAM Using UPM	12-100
12.5.6	Interfacing to ZBT SRAM Using UPM	12-105

Chapter 13
DMA Controller

13.1	Introduction	13-1
13.1.1	Block Diagram	13-1
13.1.2	Overview	13-2
13.1.3	Features	13-2

Contents

Paragraph Number	Title	Page Number
13.1.4	Modes of Operation	13-2
13.2	External Signal Description	13-5
13.2.1	Signal Overview	13-5
13.2.2	Detailed Signal Descriptions	13-5
13.3	Memory Map/Register Definition	13-6
13.3.1	DMA Register Descriptions	13-9
13.3.1.1	Mode Registers (MR*n*)	13-9
13.3.1.2	Status Registers (SR*n*)	13-12
13.3.1.3	Extended Current Link Descriptor Address Registers (ECLNDAR*n*)	13-13
13.3.1.4	Current Link Descriptor Address Registers (CLNDAR*n*)	13-14
13.3.1.5	Source Attributes Registers (SATR*n*)	13-15
13.3.1.6	Source Address Registers (SAR*n*)	13-16
13.3.1.7	Destination Attributes Registers (DATR*n*)	13-17
13.3.1.8	Destination Address Registers (DAR*n*)	13-17
13.3.1.9	Byte Count Registers (BCR*n*)	13-18
13.3.1.10	Extended Next Link Descriptor Address Registers (ENLNDAR*n*)	13-18
13.3.1.11	Next Link Descriptor Address Registers (NLNDAR*n*)	13-19
13.3.1.12	Extended Current List Descriptor Address Registers (ECLSDAR*n*)	13-20
13.3.1.13	Current List Descriptor Address Registers (CLSDAR*n*)	13-20
13.3.1.14	Extended Next List Descriptor Address Registers (ENLSDAR*n*)	13-21
13.3.1.15	Next List Descriptor Address Registers (NLSDAR*n*)	13-22
13.3.1.16	Source Stride Registers (SSR*n*)	13-22
13.3.1.17	Destination Stride Registers (DSR*n*)	13-23
13.3.1.18	DMA General Status Register (DGSR)	13-24
13.4	Functional Description	13-25
13.4.1	DMA Channel Operation	13-25
13.4.1.1	Source/Destination Transaction Size Calculations	13-26
13.4.1.2	Basic DMA Mode Transfer	13-28
13.4.1.2.1	Basic Direct Mode	13-28
13.4.1.2.2	Basic Direct Single-Write Start Mode	13-28
13.4.1.2.3	Basic Chaining Mode	13-29
13.4.1.2.4	Basic Chaining Single-Write Start Mode	13-29
13.4.1.3	Extended DMA Mode Transfer	13-30
13.4.1.3.1	Extended Direct Mode	13-30
13.4.1.3.2	Extended Direct Single-Write Start Mode	13-30
13.4.1.3.3	Extended Chaining Mode	13-30
13.4.1.3.4	Extended Chaining Single-Write Start Mode	13-31
13.4.1.4	External Control Mode Transfer	13-31
13.4.1.5	Channel Continue Mode for Cascading Transfer Chains	13-32
13.4.1.5.1	Basic Mode	13-33
13.4.1.5.2	Extended Mode	13-33

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Contents

Paragraph Number	Title	Page Number
13.4.1.6	Channel Abort	13-33
13.4.1.7	Bandwidth Control	13-33
13.4.1.8	Channel State	13-34
13.4.1.9	Illustration of Stride Size and Stride Distance	13-34
13.4.2	DMA Transfer Interfaces	13-35
13.4.3	DMA Errors	13-35
13.4.4	DMA Descriptors	13-35
13.4.5	Limitations and Restrictions	13-38
13.5	DMA System Considerations	13-39
13.5.1	Unusual DMA Scenarios	13-39
13.5.1.1	DMA to e500 Core	13-40
13.5.1.2	DMA to QUICC Engine Block	13-40
13.5.1.3	DMA to Configuration, Control, and Status Registers	13-40
13.5.1.4	DMA to I^2C	13-40
13.5.1.5	DMA to DUART	13-40

Chapter 14
Enhanced Three-Speed Ethernet Controllers

14.1	Overview	14-1
14.2	Features	14-2
14.3	Modes of Operation	14-4
14.4	External Signals Description	14-6
14.4.1	Detailed Signal Descriptions	14-8
14.5	Memory Map/Register Definition	14-12
14.5.1	Top-Level Module Memory Map	14-12
14.5.2	Detailed Memory Map	14-13
14.5.3	Memory-Mapped Register Descriptions	14-25
14.5.3.1	eTSEC General Control and Status Registers	14-26
14.5.3.1.1	Controller ID Register (TSEC_ID)	14-26
14.5.3.1.2	Controller ID Register (TSEC_ID2)	14-26
14.5.3.1.3	Group Interrupt Event Register (IEVENTG*g*)	14-27
14.5.3.1.4	MDIO Interrupt Event Register (IEVENTM)	14-31
14.5.3.1.5	Group Interrupt Mask Register (IMASKG*g*)	14-32
14.5.3.1.6	MDIO Interrupt Mask Register (IMASKM)	14-34
14.5.3.1.7	Error Disabled Register (EDIS)	14-35
14.5.3.1.8	Group Error Mapping Register (EMAPG)	14-36
14.5.3.1.9	MDIO Error Mapping Register (EMAPM)	14-39
14.5.3.1.10	Ethernet Control Register (ECNTRL)	14-40
14.5.3.1.11	Pause Time Value Register (PTV)	14-42
14.5.3.1.12	DMA Control Register (DMACTRL)	14-43

Contents

Paragraph Number	Title	Page Number
14.5.3.1.13	TBI Physical Address Register (TBIPA)	14-44
14.5.3.2	eTSEC Transmit Control and Status Registers	14-45
14.5.3.2.1	Transmit Control Register (TCTRL)	14-45
14.5.3.2.2	Transmit Status Register for Group *g* (TSTAT*g*)	14-46
14.5.3.2.3	Default VLAN Control Word Register (DFVLAN)	14-50
14.5.3.2.4	Transmit Interrupt Coalescing Register (TXIC)	14-51
14.5.3.2.5	Transmit Queue Control Register (TQUEUE)	14-52
14.5.3.2.6	TxBD Ring 0–3 Weighting Register (TR03WT)	14-53
14.5.3.2.7	TxBD Ring 4–7 Weighting Register (TR47WT)	14-54
14.5.3.2.8	Transmit Data Buffer Pointer High Register (TBDBPH)	14-54
14.5.3.2.9	Transmit Buffer Descriptor Pointers 0–7 (TBPTR0–TBPTR7)	14-55
14.5.3.2.10	Transmit Descriptor Base Address High Register (TBASEH)	14-55
14.5.3.2.11	Transmit Descriptor Base Address Registers (TBASE0–TBASE7)	14-56
14.5.3.2.12	Transmit Time Stamp Identification Register (TMR_TXTS1–2_ID)	14-56
14.5.3.2.13	Transmit Time Stamp Register (TMR_TXTS1–2_H/L)	14-57
14.5.3.3	eTSEC Receive Control and Status Registers	14-58
14.5.3.3.1	Receive Control Register (RCTRL)	14-58
14.5.3.3.2	Receive Status Register (RSTATn)	14-60
14.5.3.3.3	Receive Interrupt Coalescing Register (RXIC)	14-63
14.5.3.3.4	Receive Queue Control Register (RQUEUE)	14-64
14.5.3.3.5	Ring Mapping Register *m* (RIR*m*)	14-65
14.5.3.3.6	Receive Bit Field Extract Control Register (RBIFX)	14-66
14.5.3.3.7	Receive Queue Filer Table Address Register (RQFAR)	14-67
14.5.3.3.8	Receive Queue Filer Table Control Register (RQFCR)	14-68
14.5.3.3.9	Receive Queue Filer Table Property Register (RQFPR)	14-69
14.5.3.3.10	Maximum Receive Buffer Length Register (MRBLR)	14-73
14.5.3.3.11	Receive Packet Wakeup Timer Register (RPWT)	14-74
14.5.3.3.12	Receive Data Buffer Pointer High Register (RBDBPH)	14-74
14.5.3.3.13	Receive Buffer Descriptor Pointers 0–7 (RBPTR0–RBPTR7)	14-75
14.5.3.3.14	Receive Descriptor Base Address High Register (RBASEH)	14-75
14.5.3.3.15	Receive Descriptor Base Address Registers (RBASE0–RBASE7)	14-76
14.5.3.3.16	Receive Stamp Register (TMR_RXTS_H/L)	14-77
14.5.3.4	MAC Functionality	14-77
14.5.3.4.1	Configuring the MAC	14-77
14.5.3.4.2	Controlling CSMA/CD	14-78
14.5.3.4.3	Handling Packet Collisions	14-78
14.5.3.4.4	Controlling Packet Flow	14-79
14.5.3.4.5	Controlling PHY Links	14-79
14.5.3.5	MAC Registers	14-80
14.5.3.5.1	MAC Configuration 1 Register (MACCFG1)	14-80
14.5.3.5.2	MAC Configuration 2 Register (MACCFG2)	14-82

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Contents

Paragraph Number	Title	Page Number
14.5.3.5.3	Interpacket Gap/Interframe Gap Register (IPGIFG)	14-84
14.5.3.5.4	Half-Duplex Register (HAFDUP)	14-85
14.5.3.5.5	Maximum Frame Length Register (MAXFRM)	14-86
14.5.3.5.6	MII Management Configuration Register (MIIMCFG)	14-86
14.5.3.5.7	MII Management Command Register (MIIMCOM)	14-87
14.5.3.5.8	MII Management Address Register (MIIMADD)	14-88
14.5.3.5.9	MII Management Control Register (MIIMCON)	14-88
14.5.3.5.10	MII Management Status Register (MIIMSTAT)	14-88
14.5.3.5.11	MII Management Indicator Register (MIIMIND)	14-89
14.5.3.5.12	Interface Status Register (IFSTAT)	14-90
14.5.3.5.13	MAC Station Address Part 1 Register (MACSTNADDR1)	14-90
14.5.3.5.14	MAC Station Address Part 2 Register (MACSTNADDR2)	14-91
14.5.3.5.15	MAC Exact Match Address 1–15 Part 1 Registers (MAC01ADDR1–MAC15ADDR1)	14-91
14.5.3.5.16	MAC Exact Match Address 1–15 Part 2 Registers (MAC01ADDR2–MAC15ADDR2)	14-92
14.5.3.6	MIB Registers	14-92
14.5.3.6.1	Transmit and Receive 64-Byte Frame Counter (TR64)	14-93
14.5.3.6.2	Transmit and Receive 65- to 127-Byte Frame Counter (TR127)	14-93
14.5.3.6.3	Transmit and Receive 128- to 255-Byte Frame Counter (TR255)	14-94
14.5.3.6.4	Transmit and Receive 256- to 511-Byte Frame Counter (TR511)	14-94
14.5.3.6.5	Transmit and Receive 512- to 1023-Byte Frame Counter (TR1K)	14-95
14.5.3.6.6	Transmit and Receive 1024- to 1518-Byte Frame Counter (TRMAX)	14-95
14.5.3.6.7	Transmit and Receive 1519- to 1522-Byte VLAN Frame Counter (TRMGV)	14-95
14.5.3.6.8	Receive Byte Counter (RBYT)	14-96
14.5.3.6.9	Receive Packet Counter (RPKT)	14-96
14.5.3.6.10	Receive FCS Error Counter (RFCS)	14-97
14.5.3.6.11	Receive Multicast Packet Counter (RMCA)	14-97
14.5.3.6.12	Receive Broadcast Packet Counter (RBCA)	14-97
14.5.3.6.13	Receive Control Frame Packet Counter (RXCF)	14-98
14.5.3.6.14	Receive Pause Frame Packet Counter (RXPF)	14-98
14.5.3.6.15	Receive Unknown Opcode Packet Counter (RXUO)	14-99
14.5.3.6.16	Receive Alignment Error Counter (RALN)	14-99
14.5.3.6.17	Receive Frame Length Error Counter (RFLR)	14-99
14.5.3.6.18	Receive Code Error Counter (RCDE)	14-100
14.5.3.6.19	Receive Carrier Sense Error Counter (RCSE)	14-100
14.5.3.6.20	Receive Undersize Packet Counter (RUND)	14-101
14.5.3.6.21	Receive Oversize Packet Counter (ROVR)	14-101
14.5.3.6.22	Receive Fragments Counter (RFRG)	14-101
14.5.3.6.23	Receive Jabber Counter (RJBR)	14-102

Contents

Paragraph Number	Title	Page Number
14.5.3.6.24	Receive Dropped Packet Counter (RDRP)	14-102
14.5.3.6.25	Transmit Byte Counter (TBYT)	14-103
14.5.3.6.26	Transmit Packet Counter (TPKT)	14-103
14.5.3.6.27	Transmit Multicast Packet Counter (TMCA)	14-103
14.5.3.6.28	Transmit Broadcast Packet Counter (TBCA)	14-104
14.5.3.6.29	Transmit Pause Control Frame Counter (TXPF)	14-104
14.5.3.6.30	Transmit Deferral Packet Counter (TDFR)	14-105
14.5.3.6.31	Transmit Excessive Deferral Packet Counter (TEDF)	14-105
14.5.3.6.32	Transmit Single Collision Packet Counter (TSCL)	14-105
14.5.3.6.33	Transmit Multiple Collision Packet Counter (TMCL)	14-106
14.5.3.6.34	Transmit Late Collision Packet Counter (TLCL)	14-106
14.5.3.6.35	Transmit Excessive Collision Packet Counter (TXCL)	14-107
14.5.3.6.36	Transmit Total Collision Counter (TNCL)	14-107
14.5.3.6.37	Transmit Drop Frame Counter (TDRP)	14-107
14.5.3.6.38	Transmit Jabber Frame Counter (TJBR)	14-108
14.5.3.6.39	Transmit FCS Error Counter (TFCS)	14-108
14.5.3.6.40	Transmit Control Frame Counter (TXCF)	14-109
14.5.3.6.41	Transmit Oversize Frame Counter (TOVR)	14-109
14.5.3.6.42	Transmit Undersize Frame Counter (TUND)	14-109
14.5.3.6.43	Transmit Fragment Counter (TFRG)	14-110
14.5.3.6.44	Carry Register 1 (CAR1)	14-110
14.5.3.6.45	Carry Register 2 (CAR2)	14-112
14.5.3.6.46	Carry Mask Register 1 (CAM1)	14-113
14.5.3.6.47	Carry Mask Register 2 (CAM2)	14-114
14.5.3.6.48	Receive Filer Rejected Packet Counter (RREJ)	14-115
14.5.3.7	Hash Function Registers	14-115
14.5.3.7.1	Individual/Group Address Registers 0–7 (IGADDR*n*)	14-116
14.5.3.7.2	Group Address Registers 0–7 (GADDR*n*)	14-116
14.5.3.8	DMA Attribute Registers	14-117
14.5.3.8.1	Attribute Register (ATTR)	14-117
14.5.3.8.2	Attribute Extract Length and Extract Index Register (ATTRELI)	14-118
14.5.3.9	Lossless Flow Control Configuration Registers	14-119
14.5.3.9.1	Receive Queue Parameters 0–7 (RQPRM0–PQPRM7)	14-119
14.5.3.9.2	Receive Free Buffer Descriptor Pointer Registers 0–7 (RFBPTR0–RFBPTR7)	14-120
14.5.3.10	Hardware Assist for IEEE1588 Compliant Timestamping	14-120
14.5.3.10.1	Timer Control Register (TMR_CTRL)	14-120
14.5.3.10.2	Timer Event Register (TMR_TEVENT)	14-123
14.5.3.10.3	Timer Event Mask Register (TMR_TEMASK)	14-124
14.5.3.10.4	Timer PTP Packet Event Register (TMR_PEVENT)	14-125
14.5.3.10.5	Timer Event Mask Register (TMR_PEMASK)	14-126

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Contents

Paragraph Number	Title	Page Number
14.5.3.10.6	Timer Status Register (TMR_STAT)	14-126
14.5.3.10.7	Timer Counter Register (TMR_CNT_H/L)	14-127
14.5.3.10.8	Timer Drift Compensation Addend Register (TMR_ADD)	14-127
14.5.3.10.9	Timer Accumulator Register (TMR_ACC)	14-128
14.5.3.10.10	Timer Prescale Register (TMR_PRSC)	14-128
14.5.3.10.11	Timer Offset Register (TMROFF_H/L)	14-129
14.5.3.10.12	Alarm Time Comparator Register (TMR_ALARM1–2_H/L)	14-130
14.5.3.10.13	Timer Fixed Interval Period Register (TMR_FIPER1–3)	14-130
14.5.3.10.14	External Trigger Stamp Register (TMR_ETTS1–2_H/L)	14-131
14.5.3.11	Interrupt Steering and Coalescing Registers	14-131
14.5.3.11.1	Interrupt Steering Register Group *g* (ISRG*g*)	14-132
14.5.3.11.2	Ring *r* Rx Interrupt Coalescing Register (RXIC*r*)	14-134
14.5.3.11.3	Ring *r* Tx Interrupt Coalescing Register (TXIC*r*)	14-135
14.5.4	Ten-Bit Interface (TBI)	14-136
14.5.4.1	TBI MII Set Register Descriptions	14-136
14.5.4.1.1	Control Register (CR)	14-137
14.5.4.1.2	Status Register (SR)	14-138
14.5.4.1.3	AN Advertisement Register (ANA)	14-139
14.5.4.1.4	AN Link Partner Base Page Ability Register (ANLPBPA)	14-141
14.5.4.1.5	AN Expansion Register (ANEX)	14-142
14.5.4.1.6	AN Next Page Transmit Register (ANNPT)	14-142
14.5.4.1.7	AN Link Partner Ability Next Page Register (ANLPANP)	14-143
14.5.4.1.8	Extended Status Register (EXST)	14-144
14.5.4.1.9	Jitter Diagnostics Register (JD)	14-144
14.5.4.1.10	TBI Control Register (TBICON)	14-146
14.6	Functional Description	14-147
14.6.1	Connecting to Physical Interfaces on Ethernet	14-147
14.6.1.1	Media-Independent Interface (MII)	14-148
14.6.1.2	Reduced Media-Independent Interface (RMII)	14-148
14.6.1.3	Reduced Gigabit Media-Independent Interface (RGMII)	14-149
14.6.1.4	Serial Gigabit Media-Independent Interface (SGMII)	14-150
14.6.1.5	SGMII Interface	14-151
14.6.2	Gigabit Ethernet Controller Channel Operation	14-151
14.6.2.1	Initialization Sequence	14-151
14.6.2.1.1	Hardware Controlled Initialization	14-151
14.6.2.1.2	User Initialization	14-152
14.6.2.2	Soft Reset and Reconfiguring Procedure	14-152
14.6.2.2.1	Timer Soft Reset and Reconfiguring Procedure	14-153
14.6.2.3	Gigabit Ethernet Frame Transmission	14-154
14.6.2.4	Gigabit Ethernet Frame Reception	14-156
14.6.2.5	Ethernet Preamble Customization	14-157

Contents

Paragraph Number	Title	Page Number
14.6.2.5.1	User-Defined Preamble Transmission	14-157
14.6.2.5.2	User-Visible Preamble Reception	14-158
14.6.2.6	RMON Support	14-159
14.6.2.7	Frame Recognition	14-159
14.6.2.7.1	Destination Address Recognition and Frame Filtering	14-160
14.6.2.7.2	Hash Table Algorithm	14-161
14.6.2.8	Magic Packet Mode	14-163
14.6.2.9	Flow Control	14-163
14.6.2.10	Grouping of Rings	14-164
14.6.2.11	Interrupt Handling	14-165
14.6.2.11.1	Interrupt Coalescing	14-166
14.6.2.11.2	Interrupt Coalescing By Frame Count Threshold	14-166
14.6.2.11.3	Interrupt Coalescing By Timer Threshold	14-166
14.6.2.12	Interframe Gap Time	14-167
14.6.2.13	Internal and External Loop Back	14-168
14.6.2.14	Error-Handling Procedure	14-168
14.6.3	TCP/IP Offload	14-171
14.6.3.1	Frame Control Blocks	14-172
14.6.3.2	Transmit Path Off-Load and Tx PTP Packet Parsing	14-172
14.6.3.3	Receive Path Offload	14-174
14.6.4	Quality of Service (QoS) Provision	14-176
14.6.4.1	Receive Parser	14-177
14.6.4.2	Receive Queue Filer	14-178
14.6.4.2.1	Filing Rules	14-179
14.6.4.2.2	Comparing Properties with Bit Masks	14-180
14.6.4.2.3	Special-Case Rules	14-181
14.6.4.2.4	Filer Hash Engine	14-181
14.6.4.2.5	Ring Index Mapping Logic	14-183
14.6.4.2.6	Hash Function	14-183
14.6.4.2.7	Filer Interrupt Events	14-184
14.6.4.2.8	Setting Up the Receive Queue Filer Table	14-184
14.6.4.2.9	Filer Example—802.1p Priority Filing	14-185
14.6.4.2.10	Filer Example—IP Diff-Serv Code Points Filing	14-185
14.6.4.2.11	Filer Example—TCP and UDP Port Filing	14-186
14.6.4.2.12	Filer Example—Hash on AND Chain (2-tuple)	14-187
14.6.4.2.13	Filer Example—Hash on AND Chain (3-tuple)	14-187
14.6.4.2.14	Filer Example—Hash on AND Chain (5-tuple)	14-188
14.6.4.2.15	Filer Example—Hash on Cluster Rules	14-188
14.6.4.2.16	Filer Example—Hash on Compound Rule	14-189
14.6.4.2.17	Filer Example—Interrupt from Deep Sleep	14-190
14.6.4.3	Transmission Scheduling	14-192

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Contents

Paragraph Number	Title	Page Number
14.6.4.3.1	Priority-Based Queuing (PBQ)	14-192
14.6.4.3.2	Modified Weighted Round-Robin Queuing (MWRR)	14-193
14.6.5	Lossless Flow Control	14-194
14.6.5.1	Back Pressure Determination through Free Buffers	14-194
14.6.5.2	Software Use of Hardware-Initiated Back Pressure	14-196
14.6.5.2.1	Initialization	14-196
14.6.5.2.2	Operation	14-197
14.6.6	Hardware Assist for IEEE Std. 1588 Compliant Timestamping	14-197
14.6.6.1	Features	14-197
14.6.6.2	Timer Logic Overview	14-198
14.6.6.3	Time Stamp Insertion on the Received Packets	14-200
14.6.6.3.1	Time Stamp Point	14-200
14.6.6.4	PTP Packet Parsing	14-201
14.6.6.4.1	General Purpose Filer Rule	14-202
14.6.6.5	Time Stamp Insertion on Transmit Packets	14-202
14.6.6.5.1	Interrupts	14-202
14.6.6.5.2	Error Condition	14-203
14.6.6.6	Tx PTP Packet Parsing	14-203
14.6.7	Buffer Descriptors	14-205
14.6.7.1	Data Buffer Descriptors	14-206
14.6.7.2	Transmit Data Buffer Descriptors (TxBD)	14-207
14.6.7.3	Receive Buffer Descriptors (RxBD)	14-211
14.7	Initialization/Application Information	14-213
14.7.1	Interface Mode Configuration	14-213
14.7.1.1	MII Interface Mode	14-214
14.7.1.2	RMII Interface Mode	14-217
14.7.1.3	RGMII Interface Mode	14-221
14.7.1.4	SGMII Interface Support	14-225
14.7.2	Multigroup Mode Initialization	14-228

Chapter 15
PCI Express Interface Controller

15.1	Introduction	15-1
15.1.1	Overview	15-1
15.1.1.1	Outbound Transactions	15-2
15.1.1.2	Inbound Transactions	15-3
15.1.2	Features	15-3
15.1.3	Modes of Operation	15-4
15.1.3.1	Root Complex/Endpoint Modes	15-4
15.1.3.2	Link Width	15-4

Contents

Paragraph Number	Title	Page Number
15.2	External Signal Descriptions	15-4
15.3	Memory Map/Register Definitions	15-5
15.3.1	PCI Express Memory Mapped Registers	15-6
15.3.1.1	PCI Express Configuration Address Register (PEX_CONFIG_ADDR)	15-10
15.3.1.2	PCI Express Configuration Data Register (PEX_CONFIG_DATA)	15-11
15.3.1.3	PCI Express Outbound Completion Timeout Register (PEX_OTB_CPL_TOR)	15-11
15.3.1.4	PCI Express Configuration Retry Timeout Register (PEX_CONF_RTY_TOR)	15-12
15.3.1.5	PCI Express Configuration Register (PEX_CONFIG)	15-12
15.3.1.6	PCI Express PME and Message Detect Register (PEX_PME_MES_DR)	15-13
15.3.1.7	PCI Express PME and Message Disable Register (PEX_PME_MES_DISR)	15-15
15.3.1.8	PCI Express PME and Message Interrupt Enable Register (PEX_PME_MES_IER)	15-16
15.3.1.9	PCI Express Power Management Command Register (PEX_PMCR)	15-18
15.3.1.10	PCI Express IP Block Revision Register 1 (PEX_IP_BLK_REV1)	15-18
15.3.1.11	PCI Express IP Block Revision Register 2 (PEX_IP_BLK_REV2)	15-19
15.3.1.12	PCI Express Outbound ATMU Registers	15-19
15.3.1.12.1	PCI Express Outbound Translation Address Registers (PEXOTAR*n*)	15-20
15.3.1.12.2	PCI Express Outbound Translation Extended Address Registers (PEXOTEAR*n*)	15-20
15.3.1.12.3	PCI Express Outbound Window Base Address Registers (PEXOWBAR*n*)	15-21
15.3.1.12.4	PCI Express Outbound Window Attributes Registers (PEXOWAR*n*)	15-21
15.3.1.13	PCI Express Inbound ATMU Registers	15-24
15.3.1.13.1	EP Inbound ATMU Implementation	15-24
15.3.1.13.2	RC Inbound ATMU Implementation	15-24
15.3.1.13.3	PCI Express Inbound Translation Address Registers (PEXITAR*n*)	15-25
15.3.1.13.4	PCI Express Inbound Window Base Address Registers (PEXIWBAR*n*)	15-26
15.3.1.13.5	PCI Express Inbound Window Base Extended Address Registers (PEXIWBEAR*n*)	15-26
15.3.1.13.6	PCI Express Inbound Window Attributes Registers (PEXIWAR*n*)	15-27
15.3.1.14	PCI Express Error Detect Register (PEX_ERR_DR)	15-29
15.3.1.15	PCI Express Error Interrupt Enable Register (PEX_ERR_EN)	15-31
15.3.1.16	PCI Express Error Disable Register (PEX_ERR_DISR)	15-33
15.3.1.17	PCI Express Error Capture Status Register (PEX_ERR_CAP_STAT)	15-34
15.3.1.18	PCI Express Error Capture Register 0 (PEX_ERR_CAP_R0)	15-35
15.3.1.18.1	PEX_ERR_CAP_R0—Outbound Case	15-35
15.3.1.18.2	PEX_ERR_CAP_R0—Inbound Case	15-36
15.3.1.19	PCI Express Error Capture Register 1 (PEX_ERR_CAP_R1)	15-37

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Contents

Paragraph Number	Title	Page Number
15.3.1.19.1	PEX_ERR_CAP_R1—Outbound Case	15-37
15.3.1.19.2	PEX_ERR_CAP_R1—Inbound Case	15-38
15.3.1.20	PCI Express Error Capture Register 2 (PEX_ERR_CAP_R2)	15-39
15.3.1.20.1	PEX_ERR_CAP_R2—Outbound Case	15-39
15.3.1.20.2	PEX_ERR_CAP_R2—Inbound Case	15-40
15.3.1.21	PCI Express Error Capture Register 3 (PEX_ERR_CAP_R3)	15-41
15.3.1.21.1	PEX_ERR_CAP_R3—Outbound Case	15-41
15.3.1.21.2	PEX_ERR_CAP_R3—Inbound Case	15-41
15.3.2	PCI Express Configuration Space Registers	15-42
15.3.2.1	PCI Compatible Configuration Headers	15-43
15.3.2.2	Type 0 Configuration Header	15-44
15.3.2.2.1	PCI Express Vendor ID Register—Offset 0x00	15-44
15.3.2.2.2	PCI Express Device ID Register—Offset 0x02	15-44
15.3.2.2.3	PCI Express Command Register—Offset 0x04	15-45
15.3.2.2.4	PCI Express Status Register—Offset 0x06	15-47
15.3.2.2.5	PCI Express Revision ID Register—Offset 0x08	15-48
15.3.2.2.6	PCI Express Class Code Register—Offset 0x09	15-48
15.3.2.2.7	PCI Express Cache Line Size Register—Offset 0x0C	15-48
15.3.2.2.8	PCI Express Latency Timer Register—0x0D	15-49
15.3.2.2.9	PCI Express Header Type Register—0x0E	15-50
15.3.2.2.10	PCI Express BIST Register—0x0F	15-50
15.3.2.2.11	PCI Express Base Address Registers—0x10–0x27	15-50
15.3.2.2.12	PCI Express Subsystem Vendor ID Register (EP-Mode Only)—0x2C	15-53
15.3.2.2.13	PCI Express Subsystem ID Register (EP-Mode Only)—0x2E	15-53
15.3.2.2.14	Capabilities Pointer Register—0x34	15-53
15.3.2.2.15	PCI Express Interrupt Line Register (EP-Mode Only)—0x3C	15-54
15.3.2.2.16	PCI Express Interrupt Pin Register—0x3D	15-54
15.3.2.2.17	PCI Express Minimum Grant Register (EP-Mode Only)—0x3E	15-55
15.3.2.2.18	PCI Express Maximum Latency Register (EP-Mode Only)—0x3F	15-55
15.3.2.3	Type 1 Configuration Header	15-56
15.3.2.3.1	PCI Express Base Address Register 0—0x10	15-56
15.3.2.3.2	PCI Express Primary Bus Number Register—Offset 0x18	15-57
15.3.2.3.3	PCI Express Secondary Bus Number Register—Offset 0x19	15-57
15.3.2.3.4	PCI Express Subordinate Bus Number Register—Offset 0x1A	15-58
15.3.2.3.5	PCI Express Secondary Latency Timer Register—0x1B	15-58
15.3.2.3.6	PCI Express I/O Base Register—0x1C	15-58
15.3.2.3.7	PCI Express I/O Limit Register—0x1D	15-59
15.3.2.3.8	PCI Express Secondary Status Register—0x1E	15-59
15.3.2.3.9	PCI Express Memory Base Register—0x20	15-60
15.3.2.3.10	PCI Express Memory Limit Register—0x22	15-60
15.3.2.3.11	PCI Express Prefetchable Memory Base Register—0x24	15-61

Contents

Paragraph Number	Title	Page Number
15.3.2.3.12	PCI Express Prefetchable Memory Limit Register—0x26	15-61
15.3.2.3.13	PCI Express Prefetchable Base Upper 32 Bits Register—0x28	15-62
15.3.2.3.14	PCI Express Prefetchable Limit Upper 32 Bits Register—0x2C	15-63
15.3.2.3.15	PCI Express I/O Base Upper 16 Bits Register—0x30	15-63
15.3.2.3.16	PCI Express I/O Limit Upper 16 Bits Register—0x32	15-64
15.3.2.3.17	Capabilities Pointer Register—0x34	15-64
15.3.2.3.18	PCI Express Interrupt Line Register—0x3C (EP_Mode Only)	15-65
15.3.2.3.19	PCI Express Interrupt Pin Register—0x3D	15-65
15.3.2.3.20	PCI Express Bridge Control Register—0x3E	15-66
15.3.2.4	PCI Compatible Device-Specific Configuration Space	15-67
15.3.2.4.1	PCI Express Power Management Capability ID Register—0x44	15-68
15.3.2.4.2	PCI Express Power Management Capabilities Register—0x46	15-68
15.3.2.4.3	PCI Express Power Management Status and Control Register—0x48	15-69
15.3.2.4.4	PCI Express Power Management Data Register—0x4B	15-69
15.3.2.4.5	PCI Express Capability ID Register—0x4C	15-70
15.3.2.4.6	PCI Express Capabilities Register—0x4E	15-70
15.3.2.4.7	PCI Express Device Capabilities Register—0x50	15-71
15.3.2.4.8	PCI Express Device Control Register—0x54	15-72
15.3.2.4.9	PCI Express Device Status Register—0x56	15-72
15.3.2.4.10	PCI Express Link Capabilities Register—0x58	15-73
15.3.2.4.11	PCI Express Link Control Register—0x5C	15-74
15.3.2.4.12	PCI Express Link Status Register—0x5E	15-74
15.3.2.4.13	PCI Express Slot Capabilities Register—0x60	15-75
15.3.2.4.14	PCI Express Slot Control Register—0x64	15-76
15.3.2.4.15	PCI Express Slot Status Register (RC Mode Only)—0x66	15-77
15.3.2.4.16	PCI Express Root Control Register (RC Mode Only)—0x68	15-77
15.3.2.4.17	PCI Express Root Status Register (RC Mode Only)—0x6C	15-78
15.3.2.4.18	PCI Express MSI Message Capability ID Register (EP Mode Only)—0x70	15-78
15.3.2.4.19	PCI Express MSI Message Control Register (EP Mode Only)—0x72	15-79
15.3.2.4.20	PCI Express MSI Message Address Register (EP Mode Only)—0x74	15-79
15.3.2.4.21	PCI Express MSI Message Upper Address Register (EP Mode Only)—0x78	15-80
15.3.2.4.22	PCI Express MSI Message Data Register (EP Mode Only)—0x7C	15-80
15.3.2.5	PCI Express Extended Configuration Space	15-81
15.3.2.5.1	PCI Express Advanced Error Reporting Capability ID Register—0x100	15-82
15.3.2.5.2	PCI Express Uncorrectable Error Status Register—0x104	15-82
15.3.2.5.3	PCI Express Uncorrectable Error Mask Register—0x108	15-83
15.3.2.5.4	PCI Express Uncorrectable Error Severity Register—0x10C	15-84
15.3.2.5.5	PCI Express Correctable Error Status Register—0x110	15-85
15.3.2.5.6	PCI Express Correctable Error Mask Register—0x114	15-85

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Contents

Paragraph Number	Title	Page Number
15.3.2.5.7	PCI Express Advanced Error Capabilities and Control Register—0x118	15-86
15.3.2.5.8	PCI Express Header Log Register—0x11C–0x128	15-86
15.3.2.5.9	PCI Express Root Error Command Register—0x12C	15-87
15.3.2.5.10	PCI Express Root Error Status Register—0x130	15-88
15.3.2.5.11	PCI Express Correctable Error Source ID Register—0x134	15-88
15.3.2.5.12	PCI Express Error Source ID Register—0x136	15-89
15.3.2.6	PCI Express Controller Internal CSRs	15-90
15.3.2.6.1	LTSSM State Status Register—0x404	15-91
15.3.2.6.2	PCI Express Controller Core Clock Ratio Register—0x440	15-93
15.3.2.6.3	PCI Express Power Management Timer Register—0x450	15-93
15.3.2.6.4	PCI Express PME Time-Out Register (EP-Mode Only)—0x454	15-94
15.3.2.6.5	PCI Express Subsystem Vendor ID Update Register (EP Mode Only)—0x478	15-95
15.3.2.6.6	Configuration Ready Register—0x4B0	15-95
15.3.2.6.7	Flow Control Update Timeout Register—0x4B8	15-96
15.3.2.6.8	Secondary Status Interrupt Mask Register (RC-Mode Only)—0x5A0	15-96
15.4	Functional Description	15-97
15.4.1	Architecture	15-99
15.4.1.1	PCI Express Transactions	15-99
15.4.1.2	Byte Ordering	15-99
15.4.1.2.1	Byte Order for Configuration Transactions	15-101
15.4.1.3	Lane Reversal	15-101
15.4.1.4	Transaction Ordering Rules	15-102
15.4.1.5	Memory Space Addressing	15-103
15.4.1.6	I/O Space Addressing	15-103
15.4.1.7	Configuration Space Addressing	15-103
15.4.1.8	PCI Express Configuration Space Access	15-104
15.4.1.8.1	RC Configuration Register Access	15-104
15.4.1.8.2	EP Configuration Register Access	15-106
15.4.1.9	Serialization of Configuration and I/O Writes	15-106
15.4.1.10	Messages	15-106
15.4.1.10.1	Outbound ATMU Message Generation	15-106
15.4.1.10.2	Inbound Messages	15-108
15.4.1.11	Error Handling	15-110
15.4.1.11.1	PCI Express Error Logging and Signaling	15-110
15.4.1.11.2	PCI Express Controller Internal Interrupt Sources	15-112
15.4.1.11.3	Error Conditions	15-113
15.4.2	Interrupts	15-116
15.4.2.1	EP Interrupt Generation	15-116
15.4.2.1.1	Hardware INTx Message Generation	15-116
15.4.2.1.2	Hardware MSI Generation	15-116

Contents

Paragraph Number	Title	Page Number
15.4.2.1.3	Software INTx Message Generation	15-116
15.4.2.1.4	Software MSI Generation	15-116
15.4.2.2	RC Handling of INTx Message and MSI Interrupts	15-117
15.4.2.2.1	INTx Message Handling	15-117
15.4.2.2.2	MSI Handling	15-117
15.4.3	Initial Credit Advertisement	15-117
15.4.4	Power Management	15-118
15.4.4.1	L2/L3 Ready Link State	15-118
15.4.5	Hot Reset	15-119
15.4.6	Link Down	15-119
15.5	Initialization/Application Information	15-119
15.5.1	Boot Mode and Inbound Configuration Transactions	15-119
15.5.2	Automatic Link Retraining during Initialization	15-120
15.5.3	Configuration Accesses and Inbound Writes to CCSR Space	15-120

Chapter 16
Universal Serial Bus Interface

16.1	Introduction	16-1
16.1.1	Overview	16-2
16.1.2	Features	16-2
16.1.3	Modes of Operation	16-2
16.1.4	ULPI Interface	16-2
16.1.5	PHY Clocks	16-4
16.2	Memory Map/Register Definitions	16-4
16.2.1	Capability Registers	16-6
16.2.1.1	Capability Registers Length (CAPLENGTH)	16-6
16.2.1.2	Host Controller Interface Version (HCIVERSION)	16-7
16.2.1.3	Host Controller Structural Parameters (HCSPARAMS)	16-7
16.2.1.4	Host Controller Capability Parameters (HCCPARAMS)	16-8
16.2.1.5	Device Controller Interface Version (DCIVERSION)—Non-EHCI	16-9
16.2.1.6	Device Controller Capability Parameters (DCCPARAMS)—Non-EHCI	16-9
16.2.2	Operational Registers	16-10
16.2.2.1	USB Command Register (USBCMD)	16-10
16.2.2.2	USB Status Register (USBSTS)	16-12
16.2.2.3	USB Interrupt Enable Register (USBINTR)	16-14
16.2.2.4	Frame Index Register (FRINDEX)	16-16
16.2.2.5	Control Data Structure Segment Register (CTRLDSSEGMENT)	16-17
16.2.2.6	Periodic Frame List Base Address Register (PERIODICLISTBASE)	16-17
16.2.2.7	Device Address Register (DEVICEADDR)—Non-EHCI	16-18
16.2.2.8	Current Asynchronous List Address Register (ASYNCLISTADDR)	16-18

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Contents

Paragraph Number	Title	Page Number
16.2.2.9	Endpoint List Address Register (ENDPOINTLISTADDR)—Non-EHCI	16-19
16.2.2.10	Master Interface Data Burst Size Register (BURSTSIZE)—Non-EHCI	16-20
16.2.2.11	Transmit FIFO Tuning Controls Register (TXFILLTUNING)—Non-EHCI	16-20
16.2.2.12	ULPI Register Access (ULPI VIEWPORT)	16-22
16.2.2.13	Configure Flag Register (CONFIGFLAG)	16-23
16.2.2.14	Port Status and Control Register (PORTSC)	16-24
16.2.2.15	USB Mode Register (USBMODE)—Non-EHCI	16-28
16.2.2.16	Endpoint Setup Status Register (ENDPTSETUPSTAT)—Non-EHCI	16-29
16.2.2.17	Endpoint Initialization Register (ENDPTPRIME)—Non-EHCI	16-30
16.2.2.18	Endpoint Flush Register (ENDPTFLUSH)—Non-EHCI	16-31
16.2.2.19	Endpoint Status Register (ENDPTSTATUS)—Non-EHCI	16-31
16.2.2.20	Endpoint Complete Register (ENDPTCOMPLETE)—Non-EHCI	16-32
16.2.2.21	Endpoint Control Register 0 (ENDPTCTRL0)—Non-EHCI	16-33
16.2.2.22	Endpoint Control Register *n* (ENDPTCTRL*n*)—Non-EHCI	16-34
16.2.2.23	SNOOP1 and SNOOP2—Non-EHCI	16-35
16.2.2.24	Age Count Threshold Register (AGE_CNT_THRESH)—Non-EHCI	16-36
16.2.2.25	Priority Control Register (PRI_CTRL)—Non-EHCI	16-37
16.2.2.26	System Interface Control Register (SI_CTRL)—Non-EHCI	16-38
16.2.2.27	USB General Purpose Register (CONTROL)—Non-EHCI	16-38
16.3	Functional Description	16-39
16.3.1	System Interface	16-39
16.3.2	DMA Engine	16-40
16.3.3	FIFO RAM Controller	16-40
16.3.4	PHY Interface	16-40
16.4	Host Data Structures	16-40
16.4.1	Periodic Frame List	16-41
16.4.2	Asynchronous List Queue Head Pointer	16-42
16.4.3	Isochronous (High-Speed) Transfer Descriptor (iTD)	16-44
16.4.3.1	Next Link Pointer	16-44
16.4.3.2	iTD Transaction Status and Control List	16-45
16.4.3.3	iTD Buffer Page Pointer List (Plus)	16-46
16.4.4	Split Transaction Isochronous Transfer Descriptor (siTD)	16-47
16.4.4.1	Next Link Pointer	16-47
16.4.4.2	siTD Endpoint Capabilities/Characteristics	16-48
16.4.4.3	siTD Transfer State	16-49
16.4.4.4	siTD Buffer Pointer List (Plus)	16-50
16.4.4.5	siTD Back Link Pointer	16-51
16.4.5	Queue Element Transfer Descriptor (qTD)	16-51
16.4.5.1	Next qTD Pointer	16-52
16.4.5.2	Alternate Next qTD Pointer	16-52
16.4.5.3	qTD Token	16-53

Contents

Paragraph Number	Title	Page Number
16.4.5.4	qTD Buffer Page Pointer List	16-56
16.4.6	Queue Head	16-57
16.4.6.1	Queue Head Horizontal Link Pointer	16-57
16.4.6.2	Endpoint Capabilities/Characteristics	16-58
16.4.6.3	Transfer Overlay	16-60
16.4.7	Periodic Frame Span Traversal Node (FSTN)	16-61
16.4.7.1	FSTN Normal Path Pointer	16-62
16.4.7.2	FSTN Back Path Link Pointer	16-62
16.5	Host Operations	16-62
16.5.1	Host Controller Initialization	16-63
16.5.2	Power Port	16-63
16.5.3	Reporting Over-Current	16-64
16.5.4	Suspend/Resume	16-64
16.5.4.1	Port Suspend/Resume	16-65
16.5.5	Schedule Traversal Rules	16-66
16.5.6	Periodic Schedule Frame Boundaries vs. Bus Frame Boundaries	16-68
16.5.7	Periodic Schedule	16-70
16.5.8	Managing Isochronous Transfers Using iTDs	16-71
16.5.8.1	Host Controller Operational Model for iTDs	16-72
16.5.8.2	Software Operational Model for iTDs	16-73
16.5.8.2.1	Periodic Scheduling Threshold	16-75
16.5.9	Asynchronous Schedule	16-76
16.5.9.1	Adding Queue Heads to Asynchronous Schedule	16-77
16.5.9.2	Removing Queue Heads from Asynchronous Schedule	16-77
16.5.9.3	Empty Asynchronous Schedule Detection	16-79
16.5.9.4	Asynchronous Schedule Traversal: Start Event	16-80
16.5.9.5	Reclamation Status Bit (USBSTS Register)	16-80
16.5.10	Managing Control/Bulk/Interrupt Transfers via Queue Heads	16-80
16.5.10.1	Buffer Pointer List Use for Data Streaming with qTDs	16-81
16.5.10.2	Adding Interrupt Queue Heads to the Periodic Schedule	16-83
16.5.10.3	Managing Transfer Complete Interrupts from Queue Heads	16-83
16.5.11	Ping Control	16-84
16.5.12	Split Transactions	16-85
16.5.12.1	Split Transactions for Asynchronous Transfers	16-85
16.5.12.1.1	Asynchronous—Do-Start-Split	16-86
16.5.12.1.2	Asynchronous—Do-Complete-Split	16-86
16.5.12.2	Split Transaction Interrupt	16-87
16.5.12.2.1	Split Transaction Scheduling Mechanisms for Interrupt	16-87
16.5.12.2.2	Host Controller Operational Model for FSTNs	16-90
16.5.12.2.3	Software Operational Model for FSTNs	16-92
16.5.12.2.4	Tracking Split Transaction Progress for Interrupt Transfers	16-93

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Contents

Paragraph Number	Title	Page Number
16.5.12.2.5	Split Transaction Execution State Machine for Interrupt	16-93
16.5.12.2.6	Periodic Interrupt—Do-Start-Split	16-94
16.5.12.2.7	Periodic Interrupt—Do-Complete-Split	16-95
16.5.12.2.8	Managing the QH[FrameTag] Field	16-98
16.5.12.2.9	Rebalancing the Periodic Schedule	16-99
16.5.12.3	Split Transaction Isochronous	16-99
16.5.12.3.1	Split Transaction Scheduling Mechanisms for Isochronous	16-100
16.5.12.3.2	Tracking Split Transaction Progress for Isochronous Transfers	16-104
16.5.12.3.3	Split Transaction Execution State Machine for Isochronous	16-105
16.5.12.3.4	Periodic Isochronous—Do-Start-Split	16-106
16.5.12.3.5	Periodic Isochronous—Do Complete Split	16-108
16.5.12.3.6	Complete-Split for Scheduling Boundary Cases 2a, 2b	16-110
16.5.12.3.7	Split Transaction for Isochronous—Processing Example	16-112
16.5.13	Port Test Modes	16-113
16.5.14	Interrupts	16-114
16.5.14.1	Transfer/Transaction Based Interrupts	16-114
16.5.14.1.1	Transaction Error	16-115
16.5.14.1.2	Serial Bus Babble	16-115
16.5.14.1.3	Data Buffer Error	16-116
16.5.14.1.4	USB Interrupt (Interrupt on Completion (IOC))	16-116
16.5.14.1.5	Short Packet	16-117
16.5.14.2	Host Controller Event Interrupts	16-117
16.5.14.2.1	Port Change Events	16-117
16.5.14.2.2	Frame List Rollover	16-117
16.5.14.2.3	Interrupt on Async Advance	16-117
16.5.14.2.4	Host System Error	16-117
16.6	Device Data Structures	16-118
16.6.1	Endpoint Queue Head	16-119
16.6.1.1	Endpoint Capabilities/Characteristics	16-120
16.6.1.2	Transfer Overlay	16-121
16.6.1.3	Current dTD Pointer	16-121
16.6.1.4	Setup Buffer	16-121
16.6.2	Endpoint Transfer Descriptor (dTD)	16-122
16.7	Device Operational Model	16-124
16.7.1	Device Controller Initialization	16-124
16.7.2	Port State and Control	16-125
16.7.2.1	Bus Reset	16-127
16.7.2.2	Suspend/Resume	16-128
16.7.2.2.1	Suspend Description	16-128
16.7.2.2.2	Suspend Operational Model	16-128
16.7.2.2.3	Resume	16-128

Contents

Paragraph Number	Title	Page Number
16.7.3	Managing Endpoints	16-128
16.7.3.1	Endpoint Initialization	16-129
16.7.3.1.1	Stalling	16-129
16.7.3.2	Data Toggle	16-130
16.7.3.2.1	Data Toggle Reset	16-130
16.7.3.2.2	Data Toggle Inhibit	16-130
16.7.3.3	Device Operational Model for Packet Transfers	16-131
16.7.3.3.1	Priming Transmit Endpoints	16-131
16.7.3.3.2	Priming Receive Endpoints	16-131
16.7.3.4	Interrupt/Bulk Endpoint Operational Model	16-132
16.7.3.4.1	Interrupt/Bulk Endpoint Bus Response Matrix	16-133
16.7.3.5	Control Endpoint Operation Model	16-134
16.7.3.5.1	Setup Phase	16-134
16.7.3.5.2	Data Phase	16-134
16.7.3.5.3	Status Phase	16-135
16.7.3.5.4	Control Endpoint Bus Response Matrix	16-135
16.7.3.6	Isochronous Endpoint Operational Model	16-136
16.7.3.6.1	Isochronous Pipe Synchronization	16-137
16.7.3.6.2	Isochronous Endpoint Bus Response Matrix	16-138
16.7.4	Managing Queue Heads	16-138
16.7.4.1	Queue Head Initialization	16-139
16.7.4.2	Operational Model for Setup Transfers	16-139
16.7.5	Managing Transfers with Transfer Descriptors	16-140
16.7.5.1	Software Link Pointers	16-140
16.7.5.2	Building a Transfer Descriptor	16-140
16.7.5.3	Executing a Transfer Descriptor	16-141
16.7.5.4	Transfer Completion	16-142
16.7.5.5	Flushing/Depriming an Endpoint	16-142
16.7.5.6	Device Error Matrix	16-143
16.7.6	Servicing Interrupts	16-143
16.7.6.1	High-Frequency Interrupts	16-143
16.7.6.2	Low-Frequency Interrupts	16-144
16.7.6.3	Error Interrupts	16-144
16.8	Deviations from the EHCI Specifications	16-144
16.8.1	Embedded Transaction Translator Function	16-145
16.8.1.1	Capability Registers	16-145
16.8.1.2	Operational Registers	16-145
16.8.1.3	Discovery	16-145
16.8.1.4	Data Structures	16-146
16.8.1.5	Operational Model	16-146
16.8.1.5.1	Microframe Pipeline	16-147

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Contents

Paragraph Number	Title	Page Number
16.8.1.5.2	Split State Machines	16-147
16.8.1.5.3	Asynchronous Transaction Scheduling and Buffer Management	16-148
16.8.1.5.4	Periodic Transaction Scheduling and Buffer Management	16-148
16.8.1.5.5	Multiple Transaction Translators	16-148
16.8.2	Device Operation	16-148
16.8.3	Non-Zero Fields the Register File	16-149
16.8.4	SOF Interrupt	16-149
16.8.5	Embedded Design	16-149
16.8.5.1	Frame Adjust Register	16-149
16.8.6	Miscellaneous Variations from EHCI	16-149
16.8.6.1	Discovery	16-149
16.8.6.1.1	Port Reset	16-149
16.8.6.1.2	Port Speed Detection	16-150

Chapter 17
Enhanced Secure Digital Host Controller

17.1	Overview	17-1
17.2	Features	17-2
17.2.1	Data Transfer Modes	17-3
17.3	External Signal Description	17-3
17.4	Memory Map/Register Definition	17-4
17.4.1	DMA System Address Register (DSADDR)	17-6
17.4.2	Block Attributes Register (BLKATTR)	17-6
17.4.3	Command Argument Register (CMDARG)	17-7
17.4.4	Transfer Type Register (XFERTYP)	17-8
17.4.5	Command Response 0–3 (CMDRSP0–3)	17-10
17.4.6	Buffer Data Port Register (DATPORT)	17-12
17.4.7	Present State Register (PRSSTAT)	17-12
17.4.8	Protocol Control Register (PROCTL)	17-16
17.4.9	System Control Register (SYSCTL)	17-19
17.4.10	Interrupt Status Register (IRQSTAT)	17-22
17.4.11	Interrupt Status Enable Register (IRQSTATEN)	17-25
17.4.12	Interrupt Signal Enable Register (IRQSIGEN)	17-27
17.4.13	Auto CMD12 Error Status Register (AUTOC12ERR)	17-30
17.4.14	Host Controller Capabilities (HOSTCAPBLT)	17-32
17.4.15	Watermark Level Register (WML)	17-33
17.4.16	Force Event Register (FEVT)	17-34
17.4.17	Host Controller Version Register (HOSTVER)	17-35
17.4.18	DMA Control Register (DCR)	17-36
17.5	Functional Description	17-37

Contents

Paragraph Number	Title	Page Number
17.5.1	Data Buffer	17-37
17.5.1.1	Write Operation Sequence	17-37
17.5.1.2	Read Operation Sequence	17-38
17.5.1.3	Data Buffer Size	17-38
17.5.2	DMA CCB Interface	17-39
17.5.2.1	Internal DMA Request	17-39
17.5.2.2	DMA Burst Length	17-39
17.5.2.3	CCB Master Interface	17-40
17.5.3	SD Protocol Unit	17-40
17.5.3.1	SD Transceiver	17-40
17.5.3.2	SD Clock and Monitor	17-40
17.5.3.3	Command Agent	17-41
17.5.3.4	Data Agent	17-41
17.5.4	Clock & Reset Manager	17-41
17.5.5	Clock Generator	17-41
17.5.6	Card Insertion and Removal Detection	17-42
17.5.7	Power Management and Wake-Up Events	17-42
17.5.7.1	Setting Wake-Up Events	17-43
17.6	Initialization/Application Information	17-43
17.6.1	Command Send and Response Receive Basic Operation	17-43
17.6.2	Card Identification Mode	17-44
17.6.2.1	Card Detect	17-45
17.6.2.2	Reset	17-45
17.6.2.3	Voltage Validation	17-46
17.6.2.4	Card Registry	17-47
17.6.3	Card Access	17-48
17.6.3.1	Block Write	17-48
17.6.3.1.1	Normal Write	17-48
17.6.3.1.2	Write with Pause	17-49
17.6.3.2	Block Read	17-50
17.6.3.2.1	Normal Read	17-50
17.6.3.2.2	Read with Pause	17-50
17.6.3.3	Transfer Error	17-51
17.6.3.3.1	CRC Error	17-51
17.6.3.3.2	Internal DMA Error	17-51
17.6.3.3.3	Auto CMD12 Error	17-52
17.6.3.4	Card Interrupt	17-52
17.6.4	Switch Function	17-52
17.6.4.1	Query, Enable and Disable SD High Speed Mode	17-52
17.6.4.2	Query, Enable and Disable MMC High Speed Mode	17-53
17.6.4.3	Set MMC Bus Width	17-53

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Contents

Paragraph Number	Title	Page Number
17.6.5	Commands for MMC/SD	17-54
17.6.6	Software Restrictions	17-60

Chapter 18
Enhanced Serial Peripheral Interface

18.1	Introduction	18-1
18.1.1	Features	18-1
18.1.2	eSPI Transmission and Reception process	18-2
18.1.3	Modes of Operation	18-2
18.2	External Signal Descriptions	18-3
18.2.1	Overview	18-4
18.2.2	Detailed Signal Descriptions	18-4
18.3	Memory Map/Register Definition	18-5
18.3.1	Register Descriptions	18-6
18.3.1.1	eSPI Mode Register (SPMODE)	18-6
18.3.1.2	eSPI Event Register (SPIE)	18-6
18.3.1.3	eSPI Mask Register (SPIM)	18-7
18.3.1.4	eSPI Command Register (SPCOM)	18-9
18.3.1.5	eSPI Transmit FIFO Access Register (SPITF)	18-10
18.3.1.6	eSPI Receive FIFO Access Register (SPIRF)	18-11
18.3.1.7	eSPI CS0 Mode Register (SPMODE0)	18-12
18.3.1.8	eSPI CS1 Mode Register (SPMODE1)	18-13
18.3.1.9	eSPI CS2 Mode Register (SPMODE2)	18-15
18.3.1.10	eSPI CS3 Mode Register (SPMODE3)	18-16
18.3.1.11	eSPI Transfer Formats	18-18
18.3.1.12	CI and CP Values for Various eSPI Devices	18-18
18.4	eSPI Programming Examples	18-19
18.4.1	24-bit Address Example	18-19
18.4.2	16-bit Address Example	18-19

Chapter 19
Security Engine (SEC) 3.3.2

19.1	SEC Architecture Overview	19-3
19.1.1	Descriptor Overview	19-4
19.1.2	Polychannel Overview	19-5
19.1.3	Controller Overview	19-6
19.1.4	Execution Units (EUs) Overview	19-7
19.1.4.1	Public Key Execution Unit (PKEU)	19-7
19.1.4.1.1	Elliptic Curve Operations	19-7

Contents

Paragraph Number	Title	Page Number
19.1.4.1.2	Modular Exponentiation Operations	19-8
19.1.4.2	Data Encryption Standard Execution Unit (DEU)	19-8
19.1.4.3	Advanced Encryption Standard Execution Unit (AESU)	19-9
19.1.4.4	Message Digest Execution Unit (MDEU)	19-9
19.1.4.5	Cyclical Redundancy Check Unit (CRCU)	19-10
19.1.4.6	Random Number Generator Unit (RNGU)	19-10
19.2	Configuration of Internal Memory Space	19-11
19.3	Descriptors	19-17
19.3.1	Descriptor Structure	19-17
19.3.2	Descriptor Format: Header Dword	19-18
19.3.2.1	Selecting Execution Units—EU_SEL0 and EU_SEL1	19-20
19.3.2.2	Selecting Descriptor Type—DESC_TYPE	19-21
19.3.3	Descriptor Format: Pointer Dwords	19-22
19.3.4	Link Table Format	19-23
19.3.4.1	Example of Link Table Operation	19-27
19.3.5	Descriptor Types	19-28
19.4	Polychannel	19-30
19.4.1	Channel Operation	19-30
19.4.1.1	Channel Descriptor Processing	19-30
19.4.1.2	Channel Arbitration	19-31
19.4.1.3	Channel Host Notification	19-31
19.4.2	Channel Interrupts	19-32
19.4.2.1	Channel Done Interrupt	19-32
19.4.2.2	Channel Error Interrupt	19-33
19.4.3	Polychannel Registers	19-33
19.4.3.1	Traffic Counters	19-33
19.4.3.1.1	Fetch FIFO Enqueue Counter	19-33
19.4.3.1.2	Descriptor Finished Counter	19-33
19.4.3.1.3	Data Bytes In Counter	19-34
19.4.3.1.4	Data Bytes Out Counter	19-34
19.4.4	Channel Registers	19-35
19.4.4.1	Channel Configuration Register (CCR)	19-35
19.4.4.2	Channel Status Register (CSR)	19-38
19.4.4.3	Current Descriptor Pointer Register (CDPR)	19-41
19.4.4.4	Fetch FIFO Enqueue Register (FFER)	19-41
19.4.5	Channel Buffers and Tables	19-42
19.4.5.1	Descriptor Buffer (DB)	19-43
19.4.5.2	Scatter and Gather Link Tables (SLT, GLT)	19-43
19.5	Controller	19-43
19.5.1	Bus Transfers	19-44
19.5.1.1	Host-Controlled Access	19-44

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Contents

Paragraph Number	Title	Page Number
19.5.1.2	Channel-Controlled Access	19-44
19.5.1.2.1	Channel Controlled Read—Detailed Description	19-45
19.5.1.2.2	System Bus Master Write—Detailed Description	19-45
19.5.2	Arbitration Algorithms	19-45
19.5.2.1	Round-Robin Arbitration	19-46
19.5.2.2	Weighted Priority Arbitration	19-46
19.5.3	Controller Interrupts	19-46
19.5.3.1	Single- and Multi-host Interrupt Behavior	19-46
19.5.3.2	Controller Interrupt Conditions and Interrupt Generation	19-47
19.5.3.3	Blocking of Interrupts	19-47
19.5.3.4	Interrupt Handling	19-47
19.5.4	Controller Registers	19-48
19.5.4.1	EU Assignment Status Register (EUASR)	19-48
19.5.4.2	Interrupt Enable, Interrupt Status, and Interrupt Clear Registers (IER, ISR, ICR)	19-49
19.5.4.2.1	Interrupt Enable Register (IER)	19-51
19.5.4.2.2	Interrupt Status Register (ISR)	19-51
19.5.4.3	Interrupt Clear Register (ICR)	19-51
19.5.4.4	ID Register	19-52
19.5.4.5	IP Block Revision Register	19-52
19.5.4.6	Master Control Register (MCR)	19-53
19.6	Power Saving Mode	19-55
19.7	Execution Units	19-55
19.7.1	Advanced Encryption Standard Execution Unit (AESU)	19-56
19.7.1.1	ICV Checking in AESU	19-56
19.7.1.2	AESU Mode Register	19-56
19.7.1.3	AESU Key Size Register	19-60
19.7.1.4	AESU Data Size Register	19-60
19.7.1.5	AESU Reset Control Register	19-61
19.7.1.6	AESU Status Register	19-61
19.7.1.7	AESU Interrupt Status Register	19-62
19.7.1.8	AESU Interrupt Mask Register	19-64
19.7.1.9	AESU ICV Size Register	19-66
19.7.1.10	AESU End of Message Register	19-66
19.7.1.11	AESU Context Registers	19-67
19.7.1.11.1	Context for Confidentiality Cipher Modes	19-67
19.7.1.11.2	Context for Data Integrity Cipher Modes	19-70
19.7.1.11.3	Context for Confidentiality and Data Integrity Cipher Modes	19-73
19.7.1.12	AESU Key Registers	19-85
19.7.1.12.1	AESU FIFOs	19-85
19.7.2	Cyclical Redundancy Check Unit (CRCU)	19-86

Contents

Paragraph Number	Title	Page Number
19.7.2.1	ICV Checking in CRCU	19-86
19.7.2.2	CRCU Mode Register	19-87
19.7.2.3	CRCU Key Size Register	19-88
19.7.2.4	CRCU Data Size Register	19-88
19.7.2.5	CRCU Reset Control Register	19-88
19.7.2.6	CRCU Control Register	19-89
19.7.2.7	CRCU Status Register	19-89
19.7.2.8	CRCU Interrupt Status Register	19-91
19.7.2.9	CRCU Interrupt Mask Register	19-92
19.7.2.10	CRCU ICV Size Register	19-94
19.7.2.11	CRCU End of Message Register	19-94
19.7.2.12	CRCU Context Register	19-94
19.7.2.13	CRCU Key Register	19-96
19.7.2.14	CRCU FIFO	19-97
19.7.3	Data Encryption Standard Execution Unit (DEU)	19-97
19.7.3.1	DEU Mode Register	19-97
19.7.3.2	DEU Key Size Register	19-98
19.7.3.3	DEU Data Size Register (DEUDSR)	19-99
19.7.3.4	DEU Reset Control Register	19-99
19.7.3.5	DEU Status Register	19-100
19.7.3.6	DEU Interrupt Status Register	19-101
19.7.3.7	DEU Interrupt Mask Register	19-103
19.7.3.8	DEU End of Message Register	19-105
19.7.3.9	DEU IV Register	19-105
19.7.3.10	DEU Key Registers	19-105
19.7.3.11	DEU FIFOs	19-105
19.7.4	Message Digest Execution Unit (MDEU)	19-106
19.7.4.1	ICV Checking in MDEU	19-106
19.7.4.2	MDEU Mode Register	19-107
19.7.4.3	Recommended Settings for MDEU Mode Register	19-110
19.7.4.4	MDEU Key Size Register	19-111
19.7.4.5	MDEU Data Size Register	19-111
19.7.4.6	MDEU Reset Control Register	19-112
19.7.4.7	MDEU Status Register	19-113
19.7.4.8	MDEU Interrupt Status Register	19-114
19.7.4.9	MDEU Interrupt Mask Register	19-116
19.7.4.10	MDEU ICV Size Register	19-117
19.7.4.11	MDEU End of Message Register	19-117
19.7.4.12	MDEU Context Registers	19-118
19.7.4.13	MDEU Key Registers	19-121
19.7.4.14	MDEU FIFOs	19-121

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Contents

Paragraph Number	Title	Page Number
19.7.5	Public Key Execution Units (PKEU)	19-121
19.7.5.1	PKEU Mode Register	19-121
19.7.5.2	PKEU Key Size Register	19-123
19.7.5.3	PKEU AB Size Register	19-123
19.7.5.4	PKEU Data Size Register	19-124
19.7.5.5	PKEU Reset Control Register	19-124
19.7.5.6	PKEU Status Register	19-125
19.7.5.7	PKEU Interrupt Status Register	19-126
19.7.5.8	PKEU Interrupt Mask Register	19-127
19.7.5.9	PKEU End of Message Register	19-129
19.7.5.10	PKEU Parameter Memories	19-129
19.7.5.10.1	PKEU Parameter Memory A	19-129
19.7.5.10.2	PKEU Parameter Memory B	19-129
19.7.5.10.3	PKEU Parameter Memory E	19-130
19.7.5.10.4	PKEU Parameter Memory N	19-130
19.7.6	Random Number Generator Unit (RNGU)	19-130
19.7.6.1	RNGU Mode Register	19-131
19.7.6.2	RNGU Data Size Register	19-131
19.7.6.3	RNGU Reset Control Register	19-131
19.7.6.4	RNGU Status Register	19-132
19.7.6.5	RNGU Interrupt Status Register	19-133
19.7.6.6	RNGU Interrupt Mask Register	19-134
19.7.6.7	RNGU End of Message Register	19-135
19.7.6.8	RNGU Entropy Registers	19-135
19.7.6.9	RNGU FIFO	19-136

Part IV
Global Functions and Debug

Chapter 20
Global Utilities

20.1	Overview	20-1
20.2	Global Utilities Features	20-1
20.2.1	Power Management and Block Disables	20-1
20.2.2	Accessing Current POR Configuration Settings	20-1
20.2.3	Clock Control	20-1
20.3	External Signal Description	20-1
20.3.1	Signals Overview	20-2
20.3.2	Detailed Signal Descriptions	20-2
20.4	Memory Map/Register Definition	20-3

Contents

Paragraph Number	Title	Page Number
20.4.1	Register Descriptions	20-5
20.4.1.1	POR PLL Status Register (PORPLLSR)	20-5
20.4.1.2	POR Boot Mode Status Register (PORBMSR)	20-6
20.4.1.3	POR Device Status Register (PORDEVSR)	20-8
20.4.1.4	POR Debug Mode Status Register (PORDBGMSR)	20-9
20.4.1.5	POR Device Status Register 2 (PORDEVSR2)	20-10
20.4.1.6	General-Purpose POR Configuration Register (GPPORCR)	20-11
20.4.1.7	Alternate Function Signal Multiplex Control Register (PMUXCR)	20-11
20.4.1.8	Device Disable Register (DEVDISR)	20-14
20.4.1.9	Power Management Control and Status Register (POWMGTCSR)	20-17
20.4.1.10	Power Management Clock Disable Register (PMCDR)	20-18
20.4.1.11	Machine Check Summary Register (MCPSUMR)	20-19
20.4.1.12	Reset Request Status and Control Register (RSTRSCR)	20-20
20.4.1.13	Exception Reset Control Register (ECTRSTCR)	20-21
20.4.1.14	Automatic Reset Status Register (AUTORSTSR)	20-22
20.4.1.15	Processor Version Register (PVR)	20-23
20.4.1.16	System Version Register (SVR)	20-24
20.4.1.17	Reset Control Register (RSTCR)	20-24
20.4.1.18	IO Voltage Select Status Register (IOVSELSR)	20-24
20.4.1.19	Port Open-Drain Registers (CPODRA–CPODRC)	20-25
20.4.1.20	Port Data Registers (CPDATA–CPDATC)	20-26
20.4.1.21	Port Direction Registers (CPDIR1A–CPDIR1C and CPDIR2A–CPDIR2C)	20-27
20.4.1.22	Port Pin Assignment Registers (CPPAR1A–CPPARD1C and CPPAR2A–CPPAR2C)	20-28
20.4.1.23	CE Interrupt Mux Control Register 0–3 (CEIMXCR0–CEIMXCR3)	20-29
20.4.1.24	CE Multiplexed Interrupt Mask Register (CEIMXMASK)	20-30
20.4.1.25	CE Interrupt Polarity Register (CEIMXPOLAR)	20-31
20.4.1.26	DDR Clock Disable Register (DDRCLKDR)	20-31
20.4.1.27	Clock Out Control Register (CLKOCR)	20-32
20.4.1.28	ECM Control Register (ECMCR)	20-33
20.4.1.29	SRDS Control Register 0 (SRDSCR0)	20-33
20.4.1.30	SRDS Control Register 1 (SRDSCR1)	20-35
20.4.1.31	SRDS Control Register 2 (SRDSCR2)	20-36
20.4.1.32	SRDS Control Register 3 (SRDSCR3)	20-37
20.4.1.33	SRDS Control Register 4 (SRDSCR4)	20-40
20.5	Functional Description	20-42
20.5.1	Power Management	20-42
20.5.1.1	Relationship Between Both Cores and Device Power Management States	20-42
20.5.1.2	$\overline{\text{CKSTP_IN0/1}}$ is Not Power Management	20-43
20.5.1.3	Dynamic Power Management	20-43
20.5.1.4	Shutting Down Unused Blocks	20-43

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Contents

Paragraph Number	Title	Page Number
20.5.1.5	Software-Controlled Power-Down States	20-44
20.5.1.5.1	Doze Mode	20-44
20.5.1.5.2	Nap Mode	20-44
20.5.1.5.3	Sleep Mode	20-44
20.5.1.6	Power Management Control Fields	20-45
20.5.1.7	Power-Down Sequence Coordination	20-45
20.5.1.8	Interrupts and Power Management	20-48
20.5.1.8.1	Interrupts and Power Management Controlled by MSR[WE]	20-48
20.5.1.8.2	Interrupts and Power Management Controlled by POWMGTCSR	20-48
20.5.1.9	Snooping in Power-Down Modes	20-49
20.5.1.10	Software Considerations for Power Management	20-49
20.5.1.11	Requirements for Reaching and Recovering from Sleep State	20-49

Chapter 21
Device Performance Monitor

21.1	Introduction	21-1
21.1.1	Overview	21-2
21.1.2	Features	21-3
21.2	Signal Descriptions	21-3
21.3	Memory Map and Register Definition	21-3
21.3.1	Register Summary	21-4
21.3.2	Control Registers	21-6
21.3.2.1	Performance Monitor Global Control Register (PMGC0)	21-6
21.3.2.2	Performance Monitor Local Control Registers (PMLCA*n*, PMLCB*n*)	21-6
21.3.3	Counter Registers	21-10
21.3.3.1	Performance Monitor Counters (PMC0–PMC11)	21-10
21.4	Functional Description	21-11
21.4.1	Performance Monitor Interrupt	21-11
21.4.2	Event Counting	21-11
21.4.3	Threshold Events	21-12
21.4.4	Chaining	21-13
21.4.5	Triggering	21-13
21.4.6	Burstiness Counting	21-14
21.4.7	Performance Monitor Events	21-16
21.4.8	Performance Monitor Examples	21-26

Chapter 22
Debug Features and Watchpoint Facility

22.1	Introduction	22-1

Contents

Paragraph Number	Title	Page Number
22.1.1	Overview	22-1
22.1.2	Features	22-3
22.1.3	Modes of Operation	22-3
22.1.3.1	Memory Debug Mode (eLBC and DDR)	22-4
22.1.3.2	DDR SDRAM Interface Debug Mode	22-4
22.1.3.3	Watchpoint Monitor Modes	22-4
22.1.3.4	Trace Buffer Modes	22-5
22.2	External Signal Description	22-5
22.2.1	Overview	22-5
22.2.2	Detailed Signal Descriptions	22-6
22.2.2.1	Debug Signals—Details	22-7
22.2.2.2	Watchpoint Monitor Trigger Signals—Details	22-8
22.2.2.3	JTAG Test Signals—Details	22-8
22.3	Memory Map/Register Definition	22-10
22.3.1	Watchpoint Monitor Register Descriptions	22-11
22.3.1.1	Watchpoint Monitor Control Registers 0–1 (WMCR0, WMCR1)	22-11
22.3.1.2	Watchpoint Monitor Address Register (WMAR)	22-13
22.3.1.3	Watchpoint Monitor Address Mask Register (WMAMR)	22-14
22.3.1.4	Watchpoint Monitor Transaction Mask Register (WMTMR)	22-14
22.3.1.5	Watchpoint Monitor Status Register (WMSR)	22-16
22.3.2	Trace Buffer Register Descriptions	22-16
22.3.2.1	Trace Buffer Control Registers (TBCR0, TBCR1)	22-16
22.3.2.2	Trace Buffer Address Register (TBAR)	22-19
22.3.2.3	Trace Buffer Address Mask Register (TBAMR)	22-19
22.3.2.4	Trace Buffer Transaction Mask Register (TBTMR)	22-20
22.3.2.5	Trace Buffer Status Register (TBSR)	22-21
22.3.2.6	Trace Buffer Access Control Register (TBACR)	22-21
22.3.2.7	Trace Buffer Access Data High Register (TBADHR)	22-22
22.3.2.8	Trace Buffer Access Data Register (TBADR)	22-23
22.3.3	Context ID Registers	22-23
22.3.3.1	Programmed Context ID Register (PCIDR)	22-23
22.3.3.2	Current Context ID Register (CCIDR)	22-24
22.3.4	Trigger Out Function	22-24
22.3.4.1	Trigger Out Source Register (TOSR)	22-25
22.4	Functional Description	22-25
22.4.1	Source and Target ID	22-25
22.4.2	DDR SDRAM Interface Debug	22-27
22.4.2.1	Debug Information on Debug Pins	22-27
22.4.2.2	Debug Information on ECC Pins	22-27
22.4.3	Local Bus Interface Debug	22-27
22.4.4	Watchpoint Monitor	22-28

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Contents

Paragraph Number	Title	Page Number
22.4.4.1	Watchpoint Monitor Performance Monitor Events	22-28
22.4.5	Trace Buffer	22-28
22.4.5.1	Traced Data Formats (as a Function of TBCR1[IFSEL])	22-29
22.5	Initialization	22-30

Part V
QUICC Engine Overview

Chapter 23
QUICC Engine Block on the P1021

23.1	QUICC Engine Block	23-1
23.2	QUICC Engine Implementation Details for the P1021	23-3
23.2.1	System Interface	23-5
23.2.1.1	System Interface—Data Paths	23-6
23.2.1.2	System Interface—Interrupt Configuration	23-8
23.2.1.3	System Interface—Bus Arbitration	23-8
23.2.2	Configuration	23-8
23.2.2.1	Configuration—Parameter RAM	23-8
23.2.3	Multiplexing and Timers	23-9
23.2.3.1	Multiplexing and Timers—NMSI Configuration	23-10
23.2.3.2	Multiplexing and Timers—CMX UCC Clock Route Register (CMXUCR3)	23-13
23.2.3.3	Multiplexing and Timers—Baud-Rate Generators (BRGs), BRG Configuration Registers 1–16 (BRGC*n*)	23-13
23.2.4	Unified Communications Controllers (UCCs)	23-14
23.2.4.1	Unified Communications Controllers (UCCs)—UCC Page Base Address	23-15
23.2.5	UCC for Fast Protocols	23-15
23.2.6	UCC Ethernet Controller (UEC)	23-15
23.2.6.1	UCC Ethernet Controller (UEC)—Init Tx, Init Rx, and Init Tx and Rx Parameters Command	23-15
23.2.6.2	UCC Ethernet Controller (UEC)—Multiuser RAM Usage	23-15
23.2.7	IEEE Standard 1588 Assist	23-16
23.2.8	UTOPIA POS Bus Controller (UPC)	23-16
23.2.9	ATM Controller AAL0, AAL1, and AAL5	23-16
23.2.10	HDLC Controller	23-16
23.2.10.1	HDLC Controller—Introduction	23-16
23.2.11	Transparent Controller	23-16
23.2.12	UCC for Slow Protocols	23-16
23.2.13	Serial Peripheral Interface (SPI)	23-16
23.2.14	BISYNC Mode	23-16
23.2.15	Serial Interface with Time-Slot Assigner	23-17

Contents

Paragraph Number	Title	Page Number
23.2.16	Serial ATM Microcode	23-17
23.2.17	Inverse Multiplexing for ATM (IMA)	23-17

Appendix A
Complete List of Configuration, Control, and Status Registers

A.1	General Utilities	24-1
A.1.1	Local Configuration Control	24-1
A.1.2	Local Access Windows	24-1
A.1.3	e500 Coherency Module (ECM)	24-2
A.1.4	DDR Memory Controller	24-3
A.1.5	I^2C Controllers	24-5
A.1.6	Dual UART	24-5
A.1.7	Enhanced Local Bus Controller	24-6
A.1.8	Enhanced Serial Peripheral Interface (eSPI)	24-8
A.1.9	PCI Express Controllers	24-8
A.1.10	L2 Cache	24-12
A.1.11	DMA Controller	24-13
A.1.12	USB Dual Role Controllers	24-16
A.1.13	eTSEC MDIO	24-18
A.1.14	eSDHC	24-18
A.1.15	Security Engine	24-19
A.2	Programmable Interrupt Controller (PIC)	24-24
A.2.1	PIC—Global Registers	24-24
A.2.2	PIC—Interrupt Source Registers	24-28
A.2.3	PIC—Processor (per-CPU) Registers	24-34
A.3	eTSEC	24-35
A.3.1	eTSEC Group Registers	24-35
A.4	Device-Specific Utilities	24-46
A.4.1	Global Utilities	24-46
A.4.2	Performance Monitor	24-48
A.4.3	Watchpoint Monitor and Trace Buffer	24-49
A.4.4	SerDes Control	24-50
A.5	QUICC Engine Internal Memory Map	24-50

Appendix B
P1012—A Single Core Version

Appendix C
Revision History

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Contents

Paragraph Number	Title	Page Number

Figures

Figure Number	Title	Page Number
1-1	P1021/1012 Block Diagram	1-2
1-2	Integrated Services Router	1-4
1-3	Home Office/Micro Office Gateway	1-5
2-1	CCSR Space	2-2
2-2	General Utilities Register Map within CCSR Space	2-4
2-3	General Utility Register Block	2-5
2-4	PIC Register Map within CCSR Space	2-6
2-5	QUICC Engine Block Mapping to Configuration, Control, and Status Memory Block	2-7
2-6	Device-Specific Register Map within CCSR Space	2-8
2-7	Local Access Window Base Address Registers (LAWBAR0 to LAWBAR11)	2-12
2-8	Local Access Window Attributes Registers (LAWAR0 to LAWAR11)	2-13
2-9	Local Address Map Example	2-15
3-1	P1021 Signal Groupings (1/3)	3-3
3-2	P1021 Signal Groupings (2/3) (Continued)	3-4
3-3	P1021 Signal Groupings (3/3) (continued)	3-5
3-4	Port Functional Block Diagram	3-28
3-5	QUICC Engine Port Interrupt Event Register (CEPIER)	3-29
3-6	QUICC Engine Port Interrupt Mask Register (CEPIMR)	3-30
3-7	QUICC Engine Port Interrupt Control Register (CEPICR)	3-30
3-8	Primary and Secondary Option Programming	3-31
4-1	Configuration, Control, and Status Register Base Address Register (CCSRBAR)	4-5
4-2	Alternate Configuration Base Address Register (ALTCBAR)	4-6
4-3	Alternate Configuration Attribute Register (ALTCAR)	4-6
4-4	Boot Page Translation Register (BPTR)	4-8
4-5	Power-On Reset Sequence	4-11
4-6	P1021 Clock Subsystem Block Diagram	4-28
4-7	RTC and Core Timer Facilities Clocking Options	4-30
4-8	SD/MMC Card Data Structure	4-33
4-9	Config Address Fields	4-35
4-10	SD/MMC Card Data Structure for Maximum Redundancy	4-39
4-11	eSPI EEPROM Data Structure	4-41
4-12	Config Address Fields	4-43
4-13	External Signal Connection	4-44
4-14	eSPI CS1 Mode Register (SPMODE1) Configuration	4-45
4-15	Read Instruction Timing Diagram (24-bit addressable eSPI memory)	4-45
5-1	e500 Core Complex Block Diagram	5-2
5-2	e500 Core Integration	5-3
6-1	L2 Cache/SRAM Configuration	6-1
6-2	Cache Organization	6-4
6-3	Physical Address Usage for L2 Cache Accesses	6-5
6-4	Physical Address Usage for SRAM Accesses	6-6

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Figures

Figure Number	Title	Page Number
6-5	Data Bus Connection of CCB	6-8
6-6	Address Bus Connection of CCB	6-8
6-7	L2 Control Register (L2CTL)	6-10
6-8	L2 Cache Way Allocation for Processors Register (L2CWAP)	6-13
6-9	Cache External Write Address Registers (L2CEWAR*n*)	6-16
6-10	Cache External Write Address Registers Extended Address (L2CEWAREA*n*)	6-17
6-11	Cache External Write Control Registers (L2CEWCR0–L2CEWCR3)	6-17
6-12	L2 Memory-Mapped SRAM Base Address Registers (L2SRBAR*n*)	6-19
6-13	L2 Memory-Mapped SRAM Base Address Registers Extended Address 0–1 (L2SRBAREA*n*)	6-20
6-14	L2 Error Injection Mask High Register (L2ERRINJHI)	6-21
6-15	L2 Error Injection Mask Low Register (L2ERRINJLO)	6-21
6-16	L2 Error Injection Mask Control Register (L2ERRINJCTL)	6-22
6-17	L2 Error Capture Data High Register (L2CAPTDATAHI)	6-23
6-18	L2 Error Capture Data Low Register (L2CAPTDATALO)	6-23
6-19	L2 Error Syndrome Register (L2CAPTECC)	6-23
6-20	L2 Error Detect Register (L2ERRDET)	6-24
6-21	L2 Error Disable Register (L2ERRDIS)	6-25
6-22	L2 Error Interrupt Enable Register (L2ERRINTEN)	6-25
6-23	L2 Error Attributes Capture Register (L2ERRATTR)	6-26
6-24	L2 Error Address Capture Register (L2ERRADDRL)	6-27
6-25	L2 Error Address Capture Register (L2ERRADDRH)	6-28
6-26	L2 Error Control Register (L2ERRCTL)	6-28
6-27	L2 Cache Line Replacement Algorithm	6-34
7-1	e500 Coherency Module Block Diagram	7-1
7-2	ECM CCB Address Configuration Register (EEBACR)	7-3
7-3	ECM CCB Port Configuration Register (EEBPCR)	7-4
7-4	ECM IP Block Revision Register 1 (EIPBRR1)	7-5
7-5	ECM IP Block Revision Register 2 (EIPBRR2)	7-6
7-6	ECM Error Detect Register (EEDR)	7-6
7-7	ECM Error Enable Register (EEER)	7-7
7-8	ECM Error Attributes Capture Register (EEATR)	7-8
7-9	ECM Error Low Address Capture Register (EELADR)	7-9
7-10	ECM Error High Address Capture Register (EEHADR)	7-9
8-1	DDR Memory Controller Simplified Block Diagram	8-2
8-2	Chip Select Bounds Registers (CS*n*_BNDS)	8-12
8-3	Chip Select Configuration Register (CS*n*_CONFIG)	8-13
8-4	Chip Select Configuration Register 2 (CSn_CONFIG_2)	8-15
8-5	DDR SDRAM Timing Configuration 3 (TIMING_CFG_3)	8-15
8-6	DDR SDRAM Timing Configuration 0 (TIMING_CFG_0)	8-17
8-7	DDR SDRAM Timing Configuration 1 (TIMING_CFG_1)	8-19

Figures

Figure Number	Title	Page Number
8-8	DDR SDRAM Timing Configuration 2 Register (TIMING_CFG_2)	8-21
8-9	DDR SDRAM Control Configuration Register (DDR_SDRAM_CFG)	8-23
8-10	DDR SDRAM Control Configuration Register 2 (DDR_SDRAM_CFG_2)	8-26
8-11	DDR SDRAM Mode Configuration Register (DDR_SDRAM_MODE)	8-29
8-12	DDR SDRAM Mode 2 Configuration Register (DDR_SDRAM_MODE_2)	8-29
8-13	DDR SDRAM Mode Control Register (DDR_SDRAM_MD_CNTL)	8-30
8-14	DDR SDRAM Interval Configuration Register (DDR_SDRAM_INTERVAL)	8-33
8-15	DDR SDRAM Data Initialization Configuration Register (DDR_DATA_INIT)	8-33
8-16	DDR SDRAM Clock Control Configuration Register (DDR_SDRAM_CLK_CNTL)	8-34
8-17	DDR Initialization Address Configuration Register (DDR_INIT_ADDR)	8-35
8-18	DDR Initialization Extended Address Configuration Register (DDR_INIT_EXT_ADDR)	8-35
8-19	DDR SDRAM Timing Configuration 4 Register (TIMING_CFG_4)	8-36
8-20	DDR SDRAM Timing Configuration 5 Register (TIMING_CFG_5)	8-38
8-21	DDR ZQ Calibration Control Register (DDR_ZQ_CNTL)	8-40
8-22	DDR Write Leveling Control Register (DDR_WRLVL_CNTL)	8-41
8-23	DDR Self-Refresh Counter Register (DDR_SR_CNTR)	8-44
8-24	DDR Register Control Word 1 (DDR_SDRAM_RCW_1)	8-45
8-25	DDR Register Control Word 2 (DDR_SDRAM_RCW_2)	8-46
8-26	DDR Write Leveling Control 2 Register (DDR_WRLVL_CNTL_2)	8-47
8-27	DDR Write Leveling Control 3 Register (DDR_WRLVL_CNTL_3)	8-50
8-28	DDR Debug Status Register 1 (DDRDSR_1)	8-53
8-29	DDR Debug Status Register 2 (DDRDSR_2)	8-54
8-30	DDR Control Driver Register 1 (DDRCDR_1)	8-56
8-31	DDR Control Driver Register 2 (DDRCDR_2)	8-57
8-32	DDR IP Block Revision 1 (DDR_IP_REV1)	8-58
8-33	DDR IP Block Revision 2 (DDR_IP_REV2)	8-59
8-34	Memory Data Path Error Injection Mask High Register (DATA_ERR_INJECT_HI)	8-59
8-35	Memory Data Path Error Injection Mask Low Register (DATA_ERR_INJECT_LO)	8-60
8-36	Memory Data Path Error Injection Mask ECC Register (ERR_INJECT)	8-60
8-37	Memory Data Path Read Capture High Register (CAPTURE_DATA_HI)	8-61
8-38	Memory Data Path Read Capture Low Register (CAPTURE_DATA_LO)	8-61
8-39	Memory Data Path Read Capture ECC Register (CAPTURE_ECC)	8-62
8-40	Memory Error Detect Register (ERR_DETECT)	8-62
8-41	Memory Error Disable Register (ERR_DISABLE)	8-63
8-42	Memory Error Interrupt Enable Register (ERR_INT_EN)	8-64
8-43	Memory Error Attributes Capture Register (CAPTURE_ATTRIBUTES)	8-65
8-44	Memory Error Address Capture Register (CAPTURE_ADDRESS)	8-66
8-45	Memory Error Extended Address Capture Register (CAPTURE_EXT_ADDRESS)	8-67
8-46	Single-Bit ECC Memory Error Management Register (ERR_SBE)	8-67
8-47	DDR Memory Controller Block Diagram	8-69

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Figures

Figure Number	Title	Page Number
8-48	Typical Dual Data Rate SDRAM Internal Organization	8-70
8-49	Typical DDR SDRAM Interface Signals	8-70
8-50	Example 64-Mbyte DDR SDRAM Configuration With ECC	8-71
8-51	DDR SDRAM Burst Read Timing—ACTTORW = 3, $\overline{\text{MCAS}}$ Latency = 2	8-81
8-52	DDR SDRAM Single-Beat (Double Word) Write Timing—ACTTORW = 3	8-81
8-53	DDR SDRAM 4-Beat Burst Write Timing—ACTTORW = 4	8-82
8-54	Registered DDR SDRAM DIMM Burst Write Timing	8-83
8-55	Write Timing Adjustments Example for Write Latency = 1	8-84
8-56	DDR SDRAM Bank Staggered Auto Refresh Timing	8-85
8-57	DDR SDRAM Power-Down Mode	8-86
8-58	DDR SDRAM Self-Refresh Entry Timing	8-87
8-59	DDR SDRAM Self-Refresh Exit Timing	8-87
9-1	Interrupt Sources Block Diagram Features	9-2
9-2	Pass-Through Mode Example	9-6
9-3	Block Revision Register 1 (BRR1)	9-20
9-4	Block Revision Register 2 (BRR2)	9-21
9-5	Feature Reporting Register (FRR)	9-21
9-6	Global Configuration Register (GCR)	9-22
9-7	Vendor Identification Register (VIR)	9-22
9-8	Processor Core Initialization Register (PIR)	9-23
9-9	Interprocessor Interrupt Vector/Priority Register (IPIVPR*n*)	9-24
9-10	Spurious Vector Register (SVR)	9-24
9-11	Timer Frequency Reporting Registers (TFRR*x*)	9-25
9-12	Global Timer Current Count Registers (GTCCR*xn*)	9-25
9-13	Global Timer Base Count Register (GTBCR*xn*)	9-26
9-14	Global Timer Vector/Priority Register (GTVPR*xn*)	9-27
9-15	Global Timer Destination Registers (GTDR*xn*)	9-27
9-16	Example Calculation for Cascaded Timers	9-28
9-17	Timer Control Registers (TCR*x*)	9-29
9-18	External Interrupt Summary Register (ERQSR)	9-30
9-19	$\overline{\text{IRQ_OUT}}$ Summary Register 0 (IRQSR0)	9-31
9-20	IRQ_OUT Summary Register 1 (IRQSR1)	9-31
9-21	IRQ_OUT Summary Register 2 (IRQSR2)	9-32
9-22	Critical Interrupt Summary Register 0 (CISR0)	9-32
9-23	Critical Interrupt Summary Register 1 (CISR1)	9-33
9-24	Critical Interrupt Summary Register 2 (CISR2)	9-33
9-25	Performance Monitor Mask Registers 0 (PM*n*MR0)	9-34
9-26	Performance Monitor Mask Registers 1 (PM*n*MR1)	9-35
9-27	Performance Monitor Mask Registers 2 (PM*n*MR2)	9-35
9-28	Message Registers (MSGRs)	9-36
9-29	Message Enable Register (MER)	9-36

Figures

Figure Number	Title	Page Number
9-30	Message Status Register (MSR)	9-37
9-31	Message Signaled Interrupt Registers (MSIR*n*)	9-38
9-32	Shared Message Signaled Interrupt Status Register (MSISR)	9-38
9-33	Shared Message Signaled Interrupt Index Register (MSIIR)	9-39
9-34	Shared Message Signaled Interrupt Vector/Priority Register (MSIVPRs)	9-39
9-35	Shared Message Signaled Interrupt Destination Registers (MSIDR*n*)	9-40
9-36	Destination Register Summary	9-41
9-37	Vector/Priority Register Summary	9-41
9-38	External Interrupt Vector/Priority Registers (EIVPR0–EIVPR5)	9-42
9-39	External Interrupt Destination Registers (EIDRs)	9-43
9-40	Internal Interrupt Vector/Priority Registers (IIVPRs)	9-44
9-41	Internal Interrupt Destination Registers (IIDRs)	9-45
9-42	Messaging Interrupt Vector/Priority Registers (MIVPR*n*)	9-46
9-43	Messaging Interrupt Destination Registers (MIDR*n*)	9-47
9-44	Per-CPU Register Address Decoding in a Four-Core Device	9-49
9-45	Interprocessor Interrupt Dispatch Registers (IPIDR0–IPIDR3)	9-49
9-46	Processor Core Current Task Priority Registers (CTPR*n*)	9-50
9-47	Processor Core Who Am I Registers (WHOAMI*n*)	9-51
9-48	Processor Core Interrupt Acknowledge Registers (IACK*n*)	9-52
9-49	End of Interrupt Registers (EOI*n*)	9-52
9-50	PIC Interrupt Processing Flow Diagram for Each Core (*n*)	9-54
10-1	I^2C Block Diagram	10-1
10-2	I^2C Address Register (I2CADR)	10-6
10-3	I^2C Frequency Divider Register (I2CFDR)	10-6
10-4	I^2C Control Register (I2CCR)	10-7
10-5	I^2C Status Register (I2CSR)	10-9
10-6	I^2C Data Register (I2CDR)	10-10
10-7	I^2C Digital Filter Sampling Rate Register (I2CDFSRR)	10-11
10-8	I^2C Interface Transaction Protocol	10-12
10-9	EEPROM Data Format for One Register Preload Command	10-19
10-10	EEPROM Contents	10-20
10-11	Example I^2C Interrupt Service Routine Flowchart	10-25
11-1	UART Block Diagram	11-2
11-2	Receiver Buffer Registers (URBR*n*)	11-6
11-3	Transmitter Holding Registers (UTHR*n*)	11-6
11-4	Divisor Most Significant Byte Registers (UDMB0, UDMB1)	11-7
11-5	Divisor Least Significant Byte Registers (UDLB*n*)	11-7
11-6	Interrupt Enable Register (UIER)	11-8
11-7	Interrupt ID Registers (UIIR)	11-9
11-8	FIFO Control Registers (UFCR*n*)	11-11
11-9	Alternate Function Register (UAFR)	11-11

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Figures

Figure Number	Title	Page Number
11-10	Line Control Register (ULCR)	11-12
11-11	Modem Control Register (UMCR)	11-14
11-12	Line Status Register (ULSR)	11-14
11-13	Modem Status Register (UMSR)	11-16
11-14	Scratch Register (USCR)	11-16
11-15	DMA Status Register (UDSR)	11-17
11-16	UART Bus Interface Transaction Protocol Example	11-19
12-1	Enhanced Local Bus Controller Block Diagram	12-1
12-2	Base Registers (BR*n*)	12-11
12-3	Option Registers (OR*n*) in GPCM Mode	12-14
12-4	Option Registers (OR*n*) in FCM Mode	12-16
12-5	Option Registers (OR*n*) in UPM Mode	12-19
12-6	UPM Memory Address Register (MAR)	12-20
12-7	UPM Mode Registers (M*x*MR)	12-21
12-8	Memory Refresh Timer Prescaler Register (MRTPR)	12-23
12-9	UPM Data Register in UPM Mode (MDR)	12-24
12-10	FCM Data Register in FCM Mode (MDR)	12-24
12-11	Special Operation Initiation Register (LSOR)	12-25
12-12	UPM Refresh Timer (LURT)	12-25
12-13	Transfer Error Status Register (LTESR)	12-26
12-14	Transfer Error Check Disable Register (LTEDR)	12-28
12-15	Transfer Error Interrupt Enable Register (LTEIR)	12-29
12-16	Transfer Error Attributes Register (LTEATR)	12-30
12-17	Transfer Error Address Register (LTEAR)	12-31
12-18	Transfer Error ECC Register (LTECCR)	12-32
12-19	Local Bus Configuration Register	12-32
12-20	Clock Ratio Register (LCRR)	12-34
12-21	Flash Mode Register	12-35
12-22	Flash Instruction Register	12-37
12-23	Flash Command Register	12-38
12-24	Flash Block Address Register	12-39
12-25	Flash Page Address Register, Small Page Device (ORx[PGS] = 0)	12-39
12-26	Flash Page Address Register, Large Page Device (ORx[PGS] = 1)	12-40
12-27	Flash Byte Count Register	12-41
12-28	Flash ECC Blockn Register (FECC0–FECC3)	12-42
12-29	Basic Operation of Memory Controllers in the eLBC	12-43
12-30	Example of 8-Bit GPCM Writing 32 Bytes to Address 0x1234_5420	12-45
12-31	Basic eLBC Bus Cycle with LALE, TA, and $\overline{\text{LCS}}$n (PLL Bypass)	12-46
12-32	eLBC Bus Cycles in PLL-Bypassed Mode (GPCM and UPM only)	12-47
12-33	Enhanced Local Bus to GPCM Device Interface	12-48
12-34	GPCM Basic Read Timing (XACS = 0, ACS = 1x, TRLX = 0)	12-48

Figures

Figure Number	Title	Page Number
12-35	GPCM General Read Timing Parameters with PLL Bypass	12-49
12-36	GPCM General Write Timing Parameters	12-51
12-37	GPCM Basic Write Timing (XACS = 0, ACS = 00, CSNT = 1, SCY = 1, TRLX = 0)	12-53
12-38	GPCM Relaxed Timing Back-to-Back Reads with PLL Bypass (XACS = 0, ACS = 1x, SCY = 1, CSNT = 0, TRLX = 1, EHTR = 0)	12-54
12-39	GPCM Relaxed Timing Back-to-Back Writes with PLL Bypass (XACS = 0, ACS = 1x, SCY = 0, CSNT = 0, TRLX = 1)	12-55
12-40	GPCM Relaxed Timing Write (XACS = 0, ACS = 10, SCY = 0, CSNT = 1, TRLX = 1)	12-55
12-41	GPCM Relaxed Timing Write (XACS = 0, ACS = 00, SCY = 1, CSNT = 1, TRLX = 1)	12-56
12-42	GPCM Read Followed by Read (TRLX = 0, EHTR = 0, Fastest Timing)	12-57
12-43	GPCM Read Followed by Write (TRLX = 0, EHTR = 1, One-Cycle Extended Hold Time on Reads)	12-57
12-44	External Termination of GPCM Access (PLL Bypass Mode)	12-58
12-45	Local Bus to 8-Bit FCM Device Interface	12-60
12-46	FCM Basic Page Read Timing (PGS = 1, CSCT = 0, CST = 0, CHT = 1, RST = 1, SCY = 0, TRLX = 0, EHTR = 1)	12-61
12-47	FCM Buffer RAM Memory Map for Small-Page (512-byte Page) NAND Flash Devices	12-63
12-48	FCM Buffer RAM Memory Map for Large-Page (2-Kbyte Page) NAND Flash Devices	12-64
12-49	FCM ECC Calculation	12-65
12-50	ECC Layout for LBCR[EPAR] = 0 (~ represents logical negation)	12-65
12-51	ECC Placement in NAND Flash Spare Regions in Relation to FMR[ECCM]	12-66
12-52	FCM Instruction Sequencer Mechanism	12-66
12-53	Timing of FCM Command/Address and Write Data Cycles (for TRLX = 0, CHT = 0, CST = 1, SCY = 1)	12-69
12-54	Example of FCM Command and Address Timing with Minimum Delay Parameters (for TRLX = 0, CHT = 0, CST = 0, SCY = 0)	12-70
12-55	Example of FCM Command and Address Timing with Relaxed Parameters (for TRLX = 1, CHT = 0, CST = 1, SCY = 2)	12-71
12-56	FCM Delay Prior to Sampling $\overline{\text{LFRB}}$ State	12-71
12-57	FCM Read Data Timing (for TRLX = 0, RST = 0, SCY = 1)	12-72
12-58	FCM Read Data Timing with Extended Hold Time (for TRLX = 0, EHTR = 1, RST = 1, SCY = 1)	12-73
12-59	FCM Buffer RAM Memory Map During Boot Loading	12-74
12-60	User-Programmable Machine Functional Block Diagram	12-76
12-61	RAM Array Indexing	12-77
12-62	Memory Refresh Timer Request Block Diagram	12-78
12-63	UPM Clock Scheme	12-81

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Figures

Figure Number	Title	Page Number
12-64	RAM Array and Signal Generation	12-82
12-65	RAM Word Fields	12-82
12-66	LCSn Signal Selection	12-86
12-67	LBS Signal Selection	12-86
12-68	Effect of LUPWAIT Signal with PLL Bypass	12-90
12-69	Non-Multiplexed Address and Data Buses	12-91
12-70	Local Bus Peripheral Hierarchy for High Bus Speeds	12-92
12-71	GPCM Address Timings	12-92
12-72	GPCM Data Timings	12-93
12-73	Interface to Different Port-Size Devices	12-95
12-74	Single-Beat Read Access to FPM DRAM	12-101
12-75	Single-Beat Write Access to FPM DRAM	12-102
12-76	Burst Read Access to FPM DRAM Using LOOP (Two Beats Shown)	12-103
12-77	Refresh Cycle (CBR) to FPM DRAM	12-104
12-78	Exception Cycle	12-105
12-79	Interface to ZBT SRAM	12-106
13-1	DMA Block Diagram	13-1
13-2	DMA Operational Flow Chart	13-4
13-3	DMA Signal Summary	13-5
13-4	DMA Mode Registers (MR*n*)	13-9
13-5	Status Registers (SR*n*)	13-12
13-6	Extended Current Link Descriptor Address Registers (ECLNDARn)	13-13
13-7	Basic Chaining Mode Flow Chart	13-14
13-8	Current Link Descriptor Address Registers (CLNDAR*n*)	13-15
13-9	Source Attributes Registers (SATR*n*)	13-15
13-10	Source Address Registers (SAR*n*)	13-16
13-11	Destination Attributes Registers (DATR*n*)	13-17
13-12	Destination Address Registers (DAR*n*)	13-18
13-13	Byte Count Registers (BCR*n*)	13-18
13-14	Extended Next Link Descriptor Address Registers (ENLNDAR*n*)	13-19
13-15	Next Link Descriptor Address Registers (NLNDAR*n*)	13-19
13-16	Extended Current List Descriptor Address Registers (ECLSDAR*n*)	13-20
13-17	Current List Descriptor Address Registers (CLSDAR*n*)	13-21
13-18	Extended Next List Descriptor Address Registers (ENLSDAR*n*)	13-21
13-19	Next List Descriptor Address Registers (NLSDAR*n*)	13-22
13-20	Source Stride Registers (SSR*n*)	13-22
13-21	Destination Stride Registers (DSR*n*)	13-23
13-22	DMA General Status Register (DGSR)	13-24
13-23	Source/Destination Engine Transaction Size Flow Chart	13-27
13-24	External Control Interface Timing	13-32
13-25	Stride Size and Stride Distance	13-34

Figures

Figure Number	Title	Page Number
13-26	DMA Transaction Flow with DMA Descriptors	13-37
13-27	List Descriptor Format	13-38
13-28	Link Descriptor Format	13-38
14-1	eTSEC Block Diagram	14-2
14-2	TSEC_ID Register	14-26
14-3	TSEC_ID2 Register	14-26
14-4	Group Interrupt Event Register (IEVENTG*g*)	14-28
14-5	MDIO Interrupt Event Register (IEVENTM)	14-32
14-6	Group Interrupt Mask Register (IMASKG*g*)	14-33
14-7	IMASKM Register Definition	14-34
14-8	Error Disabled Register (EDIS)	14-35
14-9	Group Error Mapping Register (EMAPG)	14-36
14-10	MDIO Error Mapping Register (EMAPM)	14-39
14-11	Ethernet Control Register (ECNTRL)	14-40
14-12	Pause Time Value Register (PTV)	14-42
14-13	DMACTRL Register	14-43
14-14	TBIPA Register Definition	14-44
14-15	TCTRL Register Definition	14-45
14-16	TSTAT*g* Register Definition	14-47
14-17	DFVLAN Register Definition	14-50
14-18	TXIC Register Definition	14-51
14-19	TQUEUE Register Definition	14-52
14-20	TR03WT Register Definition	14-53
14-21	TR47WT Register Definition	14-54
14-22	TBDBPH Register Definition	14-54
14-23	TBPTR0–TBPTR7 Register Definition	14-55
14-24	TBASEH Register Definition	14-56
14-25	TBASE Register Definition	14-56
14-26	TMR_TXTS*t*_ID Register Definition	14-57
14-27	TMR_TXTS*n*_H/L Register Definition	14-57
14-28	RCTRL Register Definition	14-58
14-29	RSTATn Register Definition	14-61
14-30	RXIC Register Definition	14-63
14-31	RQUEUE Register Definition	14-64
14-32	RIR*m* Register Definition	14-65
14-33	RBIFX Register Definition	14-66
14-34	Receive Queue Filer Table Address Register Definition	14-67
14-35	Receive Queue Filer Table Control Register Definition	14-68
14-36	Receive Queue Filer Table Property IDs 0, 2–15 Register Definition	14-70
14-37	Receive Queue Filer Table Property ID1 Register Definition	14-70
14-38	MRBLR Register Definition	14-73

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Figures

Figure Number	Title	Page Number
14-39	RPWT Register Definition	14-74
14-40	RBDBPH Register Definition	14-74
14-41	RBPTR0–RBPTR7 Register Definition	14-75
14-42	RBASEH Register Definition	14-76
14-43	RBASE Register Definition	14-76
14-44	TMR_RXTS_H/L Register Definition	14-77
14-45	MACCFG1 Register Definition	14-80
14-46	MACCFG2 Register Definition	14-82
14-47	IPGIFG Register Definition	14-84
14-48	Half-Duplex Register Definition	14-85
14-49	Maximum Frame Length Register Definition	14-86
14-50	MII Management Configuration Register Definition	14-86
14-51	MIIMCOM Register Definition	14-87
14-52	MIIMADD Register Definition	14-88
14-53	MII Mgmt Control Register Definition	14-88
14-54	MIIMSTAT Register Definition	14-89
14-55	MII Mgmt Indicator Register Definition	14-89
14-56	Interface Status Register Definition	14-90
14-57	MAC Station Address Part 1 Register Definition	14-90
14-58	MAC Station Address Part 2 Register Definition	14-91
14-59	MAC Exact Match Address *n* Part 1 Register Definition	14-91
14-60	MAC Exact Match Address *x* Part 2 Register Definition	14-92
14-61	Transmit and Receive 64-Byte Frame Register Definition	14-93
14-62	Transmit and Receive 65- to 127-Byte Frame Register Definition	14-93
14-63	Transmit and Received 128- to 255-Byte Frame Register Definition	14-94
14-64	Transmit and Received 256- to 511-Byte Frame Register Definition	14-94
14-65	Transmit and Received 512- to 1023-Byte Frame Register Definition	14-95
14-66	Transmit and Received 1024- to 1518-Byte Frame Register Definition	14-95
14-67	Transmit and Received 1519- to 1522-Byte VLAN Frame Register Definition	14-95
14-68	Receive Byte Counter Register Definition	14-96
14-69	Receive Packet Counter Register Definition	14-96
14-70	Receive FCS Error Counter Register Definition	14-97
14-71	Receive Multicast Packet Counter Register Definition	14-97
14-72	Receive Broadcast Packet Counter Register Definition	14-97
14-73	Receive Control Frame Packet Counter Register Definition	14-98
14-74	Receive Pause Frame Packet Counter Register Definition	14-98
14-75	Receive Unknown OPCode Packet Counter Register Definition	14-99
14-76	Receive Alignment Error Counter Register Definition	14-99
14-77	Receive Frame Length Error Counter Register Definition	14-99
14-78	Receive Code Error Counter Register Definition	14-100
14-79	Receive Carrier Sense Error Counter Register Definition	14-100

Figures

Figure Number	Title	Page Number
14-80	Receive Undersize Packet Counter Register Definition	14-101
14-81	Receive Oversize Packet Counter Register Definition	14-101
14-82	Receive Fragments Counter Register Definition	14-101
14-83	Receive Jabber Counter Register Definition	14-102
14-84	Receive Dropped Packet Counter Register Definition	14-102
14-85	Transmit Byte Counter Register Definition	14-103
14-86	Transmit Packet Counter Register Definition	14-103
14-87	Transmit Multicast Packet Counter Register Definition	14-103
14-88	Transmit Broadcast Packet Counter Register Definition	14-104
14-89	Transmit Pause Control Frame Counter Register Definition	14-104
14-90	Transmit Deferral Packet Counter Register Definition	14-105
14-91	Transmit Excessive Deferral Packet Counter Register Definition	14-105
14-92	Transmit Single Collision Packet Counter Register Definition	14-105
14-93	Transmit Multiple Collision Packet Counter Register Definition	14-106
14-94	Transmit Late Collision Packet Counter Register Definition	14-106
14-95	Transmit Excessive Collision Packet Counter Register Definition	14-107
14-96	Transmit Total Collision Counter Register Definition	14-107
14-97	Transmit Drop Frame Counter Register Definition	14-107
14-98	Transmit Jabber Frame Counter Register Definition	14-108
14-99	Transmit FCS Error Counter Register Definition	14-108
14-100	Transmit Control Frame Counter Register Definition	14-109
14-101	Transmit Oversized Frame Counter Register Definition	14-109
14-102	Transmit Undersize Frame Counter Register Definition	14-109
14-103	Transmit Fragment Counter Register Definition	14-110
14-104	Carry Register 1 (CAR1) Register Definition	14-110
14-105	Carry Register 2 (CAR2) Register Definition	14-112
14-106	Carry Mask Register 1 (CAM1) Register Definition	14-113
14-107	Carry Mask Register 2 (CAM2) Register Definition	14-114
14-108	Receive Filer Rejected Packet Counter Register Definition	14-115
14-109	IGADDR*n* Register Definition	14-116
14-110	GADDR*n* Register Definition	14-117
14-111	ATTR Register Definition	14-117
14-112	ATTRELI Register Definition	14-118
14-113	RQPRM Register Definition	14-119
14-114	RFBPTR0–RFBPTR7 Register Definition	14-120
14-115	TMR_CTRL Register Definition	14-121
14-116	TMR_TEVENT Register Definition	14-123
14-117	TMR_TEMASK Register Definition	14-124
14-118	TMR_PEVENT Register Definition	14-125
14-119	TMR_PEMASK Register Definition	14-126
14-120	TMR_STAT Register Definition	14-126

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Figures

Figure Number	Title	Page Number
14-121	TMR_CNT_H Register Definition	14-127
14-122	TMR_ADD Register Definition	14-128
14-123	TMR_ACC Register Definition	14-128
14-124	TMR_PRSC Register Definition	14-129
14-125	TMROFF_H/L Register Definition	14-129
14-126	TMR_ALARM1-2_H/L Register Definition	14-130
14-127	TMR_FIPER*n* Register Definition	14-131
14-128	TMR_ETTS1-2_H/L Register Definition	14-131
14-129	Interrupt Steering Register Group *g* (ISRG*g*)	14-133
14-130	RXIC*r* Register Definition	14-134
14-131	TXIC*r* Register Definition	14-135
14-132	Control Register Definition	14-137
14-133	Status Register Definition	14-138
14-134	AN Advertisement Register Definition	14-139
14-135	AN Link Partner Base Page Ability Register Definition	14-141
14-136	AN Expansion Register Definition	14-142
14-137	AN Next Page Transmit Register Definition	14-142
14-138	AN Link Partner Ability Next Page Register Definition	14-143
14-139	Extended Status Register Definition	14-144
14-140	Jitter Diagnostics Register Definition	14-145
14-141	TBI Control Register Definition	14-146
14-142	eTSEC-MII Connection	14-148
14-143	eTSEC-RMII Connection	14-149
14-144	eTSEC-RGMII Connection	14-150
14-145	eTSEC-SGMII Connection	14-151
14-146	Definition of Custom Preamble Sequence	14-157
14-147	Definition of Received Preamble Sequence	14-158
14-148	Ethernet Address Recognition Flowchart	14-160
14-149	Location of Frame Control Blocks for TOE Parameters	14-172
14-150	Transmit Frame Control Block	14-172
14-151	Receive Frame Control Block	14-174
14-152	Structure of the Receive Queue Filer Table	14-179
14-153	Hash Engine	14-182
14-154	Ring Index Mapping Logic	14-183
14-155	1588 Timer Design Partition	14-198
14-156	1588 Current Time Control	14-199
14-157	Ethernet Sampling Points for 1588	14-200
14-158	PTP Packet Format	14-201
14-159	Buffer Format for Transmit Time-Stamp Insertion	14-203
14-160	Transmit Frame Control Block	14-203
14-161	Example of eTSEC Memory Structure for BDs	14-207

Figures

Figure Number	Title	Page Number
14-162	Buffer Descriptor Ring	14-207
14-163	Transmit Buffer Descriptor	14-208
14-164	Mapping of TxBDs to a C Data Structure	14-208
14-165	Receive Buffer Descriptor	14-211
14-166	Mapping of RxBDs to a C Data Structure	14-211
15-1	PCI Express Controller Block Diagram	15-2
15-2	PCI Express Configuration Address Register (PEX_CONFIG_ADDR)	15-10
15-3	PCI Express Configuration Data Register (PEX_CONFIG_DATA)	15-11
15-4	PCI Express Outbound Completion Timeout Register (PEX_OTB_CPL_TOR)	15-11
15-5	PCI Express Configuration Retry Timeout Register (PEX_CONF_RTY_TOR)	15-12
15-6	PCI Express Configuration Register (PEX_CONFIG)	15-12
15-7	PCI Express PME and Message Detect Register (PEX_PME_MES_DR)	15-13
15-8	PCI Express PME and Message Disable Register (PEX_PME_MES_DISR)	15-15
15-9	PCI Express PME and Message Interrupt Enable Register (PEX_PME_MES_IER)	15-16
15-10	PCI Express Power Management Command Register (PEX_PMCR)	15-18
15-11	IP Block Revision Register 1	15-18
15-12	IP Block Revision Register 2	15-19
15-13	RC Outbound Transaction Flow	15-19
15-14	PCI Express Outbound Translation Address Registers (PEXOTAR*n*)	15-20
15-15	PCI Express Outbound Translation Extended Address Registers (PEXOTEAR*n*)	15-20
15-16	PCI Express Outbound Window Base Address Registers (PEXOWBAR*n*)	15-21
15-17	PCI Express Outbound Window Attributes Register0 (PEXOWAR0)	15-21
15-18	PCI Express Outbound Window Attributes Registers 1, 2, 4 (PEXOWAR*n*)	15-22
15-19	PCI Express Outbound Window Attributes Register 3 (PEXOWAR3)	15-22
15-20	RC Inbound Transaction Flow	15-25
15-21	PCI Express Inbound Translation Address Registers (PEXITAR*n*)	15-25
15-22	PCI Express Inbound Window Base Address Registers (PEXIWBAR*n*)	15-26
15-23	PCI Express Inbound Window Base Extended Address Registers (PEXIWBEAR*n*)	15-26
15-24	PCI Express Inbound Window Attributes Registers (PEXIWAR*n*)	15-27
15-25	PCI Express Error Detect Register (PEX_ERR_DR)	15-29
15-26	PCI Express Error Interrupt Enable Register (PEX_ERR_EN)	15-31
15-27	PCI Express Error Disable Register (PEX_ERR_DISR)	15-33
15-28	PCI Express Error Capture Status Register (PEX_ERR_CAP_STAT)	15-35
15-29	PCI Express Error Capture Register 0 (PEX_ERR_CAP_R0) Internal Source, Outbound Transaction	15-36
15-30	PCI Express Error Capture Register 0 (PEX_ERR_CAP_R0) External Source, Inbound Transaction	15-36
15-31	PCI Express Error Capture Register 1 (PEX_ERR_CAP_R1) Internal Source, Outbound Transaction	15-37
15-32	PCI Express Error Capture Register 1 (PEX_ERR_CAP_R1) External Source, Inbound Transaction	15-38

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Figures

Figure Number	Title	Page Number
15-33	PCI Express Error Capture Register 2 (PEX_ERR_CAP_R2) Internal Source, Outbound Transaction	15-39
15-34	PCI Express Error Capture Register 2 (PEX_ERR_CAP_R2) External Source, Inbound Transaction	15-40
15-35	PCI Express Error Capture Register 3 (PEX_ERR_CAP_R3) Internal Source, Outbound Transaction	15-41
15-36	PCI Express Error Capture Register 3 (PEX_ERR_CAP_R3) External Source, Inbound Transaction	15-41
15-37	PCI Express Configuration Space Registers	15-42
15-38	PCI Express PCI-Compatible Configuration Header Common Registers	15-43
15-39	PCI Express PCI-Compatible Configuration Header—Type 0	15-44
15-40	PCI Express Vendor ID Register	15-44
15-41	PCI Express Device ID Register	15-45
15-42	PCI Express Command Register	15-45
15-43	PCI Express Status Register	15-47
15-44	PCI Express Revision ID Register	15-48
15-45	PCI Express Class Code Register	15-48
15-46	PCI Express Bus Cache Line Size Register	15-49
15-47	PCI Express Bus Latency Timer Register	15-49
15-48	PCI Express Header Type Timer Register	15-50
15-49	PCI Express Base Address Register 0 (PEXCSRBAR)	15-51
15-50	32-Bit Memory Base Address Register (BAR1)	15-51
15-51	64-Bit Low Memory Base Address Register	15-52
15-52	64-Bit High Memory Base Address Register	15-52
15-53	PCI Express Subsystem Vendor ID Register	15-53
15-54	PCI Express Subsystem ID Register	15-53
15-55	Capabilities Pointer Register	15-53
15-56	PCI Express Interrupt Line Register	15-54
15-57	PCI Express Interrupt Pin Register	15-54
15-58	PCI Express Maximum Grant Register (MAX_GNT)	15-55
15-59	PCI Express Maximum Latency Register (MAX_LAT)	15-55
15-60	PCI Express PCI-Compatible Configuration Header—Type 1	15-56
15-61	PCI Express Base Address Register 0 (PEXCSRBAR)	15-56
15-62	PCI Express Primary Bus Number Register	15-57
15-63	PCI Express Secondary Bus Number Register	15-57
15-64	PCI Express Subordinate Bus Number Register	15-58
15-65	PCI Express I/O Base Register	15-58
15-66	PCI Express I/O Limit Register	15-59
15-67	PCI Express Secondary Status Register	15-59
15-68	PCI Express Memory Base Register	15-60
15-69	PCI Express Memory Limit Register	15-61

Figures

Figure Number	Title	Page Number
15-70	PCI Express Prefetchable Memory Base Register	15-61
15-71	PCI Express Prefetchable Memory Limit Register	15-62
15-72	PCI Express Prefetchable Base Upper 32 Bits Register	15-62
15-73	PCI Express Prefetchable Limit Upper 32 Bits Register	15-63
15-74	PCI Express I/O Base Upper 16 Bits Register	15-63
15-75	PCI Express I/O Limit Upper 16 Bits Register	15-64
15-76	Capabilities Pointer Register	15-64
15-77	PCI Express Interrupt Line Register	15-65
15-78	PCI Express Interrupt Pin Register	15-65
15-79	PCI Express Bridge Control Register	15-66
15-80	PCI Compatible Device-Specific Configuration Space	15-67
15-81	PCI Express Power Management Capability ID Register	15-68
15-82	PCI Express Power Management Capabilities Register	15-68
15-83	PCI Express Power Management Status and Control Register	15-69
15-84	PCI Express Power Management Data Register	15-69
15-85	PCI Express Capability ID Register	15-70
15-86	PCI Express Capabilities Register	15-70
15-87	PCI Express Device Capabilities Register	15-71
15-88	PCI Express Device Control Register	15-72
15-89	PCI Express Device Status Register	15-72
15-90	PCI Express Link Capabilities Register	15-73
15-91	PCI Express Link Control Register	15-74
15-92	PCI Express Link Status Register	15-74
15-93	PCI Express Slot Capabilities Register	15-75
15-94	PCI Express Slot Control Register	15-76
15-95	PCI Express Slot Status Register	15-77
15-96	PCI Express Root Control Register	15-77
15-97	PCI Express Root Status Register	15-78
15-98	PCI Express Capability ID Register	15-78
15-99	PCI Express MSI Message Control Register	15-79
15-100	PCI Express MSI Message Address Register	15-79
15-101	PCI Express MSI Message Upper Address Register	15-80
15-102	PCI Express MSI Message Data Register	15-80
15-103	PCI Express Extended Configuration Space	15-81
15-104	PCI Express Advanced Error Reporting Capability ID Register	15-82
15-105	PCI Express Uncorrectable Error Status Register	15-82
15-106	PCI Express Uncorrectable Error Mask Register	15-83
15-107	PCI Express Uncorrectable Error Severity Register	15-84
15-108	PCI Express Correctable Error Status Register	15-85
15-109	PCI Express Correctable Error Mask Register	15-85
15-110	PCI Express Advanced Error Capabilities and Control Register	15-86

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Figures

Figure Number	Title	Page Number
15-111	PCI Express Header Log Register	15-87
15-112	PCI Express Root Error Command Register	15-87
15-113	PCI Express Root Error Status Register	15-88
15-114	PCI Express Correctable Error Source ID Register	15-89
15-115	PCI Express Correctable Error Source ID Register	15-89
15-116	PCI Express Controller Internal CSRs	15-90
15-117	PCI Express LTSSM State Status Register (PEX_LTSSM_STAT)	15-91
15-118	PCI Express IP Block Core Clock Ratio Register (PEX_GCLK_RATIO)	15-93
15-119	PCI Express Power Management Timer Register (PEX_PM_TIMER)	15-93
15-120	PCI Express PME Time-Out Register (PEX_PME_TIMEOUT)	15-94
15-121	PCI Express Subsystem Vendor ID Update Register (PEX_SSVID_UPDATE)	15-95
15-122	PCI Express Configuration Ready Register (PEX_CFG_READY)	15-95
15-123	PCI Express Flow Control Update Timeout Register (PEX_FC_UPDATE_TOR)	15-96
15-124	PCI Express PCI Interrupt Mask Register (PEX_SS_INTR_MASK)	15-97
15-125	Requestor/Completer Relationship	15-97
15-126	PCI Express High-Level Layering	15-98
15-127	PCI Express Packet Flow	15-98
15-128	Address Invariant Byte Ordering—4 bytes Outbound	15-100
15-129	Address Invariant Byte Ordering—4 bytes Inbound	15-100
15-130	Address Invariant Byte Ordering—8 bytes Outbound	15-100
15-131	Address Invariant Byte Ordering—2 bytes Inbound	15-101
15-132	PEX_CONFIG_DATA Byte Ordering	15-101
15-133	PCI Express Error Classification	15-110
15-134	PCI Express Device Error Signaling Flowchart	15-111
15-135	$\overline{\text{WAKE}}$ Generation Example	15-118
16-1	USB Interface Block Diagram	16-1
16-2	Capability Registers Length (CAPLENGTH)	16-6
16-3	Host Controller Interface Version (HCIVERSION)	16-7
16-4	Host Controller Structural Parameters (HCSPARAMS)	16-7
16-5	Host Control Capability Parameters (HCCPARAMS)	16-8
16-6	Device Interface Version (DCIVERSION)	16-9
16-7	Device Control Capability Parameters (DCCPARAMS)	16-9
16-8	USB Command Register (USBCMD)	16-10
16-9	USB Status Register (USBSTS)	16-12
16-10	USB Interrupt Enable (USBINTR)	16-15
16-11	USB Frame Index (FRINDEX)	16-16
16-12	Periodic Frame List Base Address (PERIODICLISTBASE)	16-18
16-13	Device Address (DEVICEADDR)	16-18
16-14	Current Asynchronous List Address (ASYNCLISTADDR)	16-19
16-15	Endpoint List Address (ENDPOINTLISTADDR)	16-19
16-16	Master Interface Data Burst Size (BURSTSIZE)	16-20

Figures

Figure Number	Title	Page Number
16-17	Transmit FIFO Tuning Controls (TXFILLTUNING)	16-21
16-18	ULPI Register Access (ULPI VIEWPORT)	16-22
16-19	Configure Flag Register (CONFIGFLAG)	16-23
16-20	Port Status and Control (PORTSC)	16-24
16-21	USB Mode (USBMODE)	16-28
16-22	Endpoint Setup Status (ENDPTSETUPSTAT)	16-29
16-23	Endpoint Initialization (ENDPTPRIME)	16-30
16-24	Endpoint Flush (ENDPTFLUSH)	16-31
16-25	Endpoint Status (ENDPTSTATUS)	16-31
16-26	Endpoint Complete (ENDPTCOMPLETE)	16-32
16-27	Endpoint Control 0 (ENDPTCTRL0)	16-33
16-28	Endpoint Control 1 to 5 (ENDPTCTRL*n*)	16-34
16-29	Snoop 1 and Snoop 2 (SNOOP*n*)	16-35
16-30	Age Count Threshold (AGE_CNT_THRESH)	16-37
16-31	Priority Control (PRI_CTRL)	16-37
16-32	System Interface Control Register (SI_CTRL)	16-38
16-33	USB General-Purpose Register (CONTROL)	16-39
16-34	Periodic Schedule Organization	16-41
16-35	Frame List Link Pointer Format	16-42
16-36	Asynchronous Schedule Organization	16-43
16-37	Isochronous Transaction Descriptor (iTD)	16-44
16-38	Split-Transaction Isochronous Transaction Descriptor (siTD)	16-47
16-39	Queue Element Transfer Descriptor (qTD)	16-52
16-40	Queue Head Layout	16-57
16-41	Frame Span Traversal Node Structure	16-61
16-42	Derivation of Pointer into Frame List Array	16-67
16-43	General Format of Asynchronous Schedule List	16-67
16-44	Frame Boundary Relationship Between HS Bus and FS/LS Bus	16-68
16-45	Relationship of Periodic Schedule Frame Boundaries to Bus Frame Boundaries	16-69
16-46	Example Periodic Schedule	16-71
16-47	Example Association of iTDs to Client Request Buffer	16-74
16-48	Generic Queue Head Unlink Scenario	16-79
16-49	Asynchronous Schedule List with Annotation to Mark Head of List	16-80
16-50	Example Mapping of qTD Buffer Pointers to Buffer Pages	16-82
16-51	Host Controller Asynchronous Schedule Split-Transaction State Machine	16-85
16-52	Split Transaction, Interrupt Scheduling Boundary Conditions	16-88
16-53	General Structure of EHCI Periodic Schedule Utilizing Interrupt Spreading	16-89
16-54	Example Host Controller Traversal of Recovery Path via FSTNs	16-91
16-55	Split Transaction State Machine for Interrupt	16-94
16-56	Split Transaction, Isochronous Scheduling Boundary Conditions	16-101
16-57	siTD Scheduling Boundary Examples	16-103

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Figures

Figure Number	Title	Page Number
16-58	Split Transaction State Machine for Isochronous	16-106
16-59	Endpoint Queue Head Organization	16-119
16-60	Endpoint Queue Head Layout	16-120
16-61	Endpoint Transfer Descriptor (dTD)	16-122
16-62	USB 2.0 Device States	16-126
16-63	Endpoint Queue Head Diagram	16-138
16-64	Software Link Pointers	16-140
17-1	System Connection of the eSDHC	17-1
17-2	eSDHC Block Diagram	17-2
17-3	DMA System Address Register (DSADDR)	17-6
17-4	Block Attributes Register (BLKATTR)	17-6
17-5	Command Argument Register (CMDARG)	17-7
17-6	Transfer Type Register (XFERTYP)	17-8
17-7	Command Response 0–3 Register (CMDRSP*n*)	17-10
17-8	Buffer Data Port Register (DATPORT)	17-12
17-9	Present State Register (PRSSTAT)	17-12
17-10	Protocol Control Register (PROCTL)	17-16
17-11	System Control Register (SYSCTL)	17-19
17-12	Interrupt Status Register (IRQSTAT)	17-22
17-13	Interrupt Status Enable Register (IRQSTATEN)	17-25
17-14	Interrupt Signal Enable Register (IRQSIGEN)	17-28
17-15	Auto CMD12 Error Status Register (AUTOC12ERR)	17-30
17-16	Host Capabilities Register (HOSTCAPBLT)	17-32
17-17	Watermark Level Register (WML)	17-33
17-18	Force Event Register (FEVT)	17-34
17-19	Host Controller Version Register (HOSTVER)	17-35
17-20	DMA Control Register (DCR)	17-36
17-21	eSDHC Buffer Scheme	17-37
17-22	DMA CCB Interface Block	17-39
17-23	Command CRC Shift Register	17-41
17-24	Two Stages of Clock Divider	17-42
17-25	Flow Diagram for Card Detection	17-45
17-26	Flow Chart for Reset of eSDHC and SD I/O Card	17-46
18-1	eSPI Block Diagram	18-1
18-2	Single-Master/Multi-Slave Configuration	18-3
18-3	eSPI Mode Register (SPMODE)	18-6
18-4	eSPI Event Register (SPIE)	18-7
18-5	eSPI Mask Register (SPIM)	18-8
18-6	eSPI Command Register (SPCOM)	18-9
18-7	eSPI Transmit Data Register (SPITF)	18-10
18-8	SPITF Example—SPMODEx[REVx]=0, SPMODEx[LENx]=3, LSB Sent First	18-10

Figures

Figure Number	Title	Page Number
18-9	SPITF Example—SPMODEx[REVx]=x, SPMODEx[LENx]=7	18-10
18-10	SPITF Example—SPMODEx[REVx]=0, SPMODEx[LENx]=10, LSB Sent First	18-11
18-11	SPITF Example—SPMODEx[REVx]=0, SPMODEx[LENx]=15, LSB Sent First	18-11
18-12	SPITF Example—SPMODEx[REVx]=1, SPMODEx[LENx]=15, MSB Sent First	18-11
18-13	eSPI Receive Data Register (SPIRF)	18-11
18-14	SPIRF Example—SPMODEx[LENx]=3	18-11
18-15	SPIRF Example—SPMODEx[LENx]=10	18-11
18-16	SPIRF Example—SPMODEx[LENx]=15	18-12
18-17	eSPI CS0 Mode Register (SPMODE0)	18-12
18-18	eSPI CS1 Mode Register (SPMODE1)	18-13
18-19	eSPI CS2 Mode Register (SPMODE2)	18-15
18-20	eSPI CS3 Mode Register (SPMODE3)	18-16
18-21	eSPI Transfer Format with SPMODEx[CPx] = 0	18-18
18-22	eSPI Transfer Format with SPMODEx[CPx] = 1	18-18
19-1	SEC Functional Modules	19-3
19-2	Descriptor Format	19-17
19-3	Header Dword	19-18
19-4	Pointer Dword	19-22
19-5	Link Table Entry	19-24
19-6	Descriptors, Link Tables, and Parcels	19-26
19-7	Fetch FIFO Enqueue Counter	19-33
19-8	Descriptor Finished Counter	19-34
19-9	Data Bytes In Counter	19-34
19-10	Data Bytes Out Counter	19-35
19-11	Channel Configuration Register (CCR)	19-35
19-12	Channel Status Register (CSR)	19-38
19-13	Current Descriptor Pointer Register	19-41
19-14	Fetch FIFO Enqueue Register (FFER)	19-42
19-15	Gather/Scatter Link Table Entry Format and Memory Ranges	19-43
19-16	EU Assignment Status Register (EUASR)	19-48
19-17	Interrupt Enable, Interrupt Status, and Interrupt Clear Registers	19-49
19-18	ID Register	19-52
19-19	IP Block Revision Register	19-52
19-20	Master Control Register	19-53
19-21	AESU Mode Register	19-57
19-22	AESU Key Size Register	19-60
19-23	AESU Data Size Register	19-60
19-24	AESU Reset Control Register	19-61
19-25	AESU Status Register	19-61
19-26	AESU Interrupt Status Register	19-63
19-27	AESU Interrupt Mask Register	19-64

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Figures

Figure Number	Title	Page Number
19-28	AESU ICV Size Register	19-66
19-29	AESU End of Message Register	19-67
19-30	AESU CCM Context Registers	19-74
19-31	AESU Key Registers	19-85
19-32	CRCU Mode Register	19-87
19-33	CRCU Key Size Register	19-88
19-34	CRCU Data Size Register	19-88
19-35	CRCU Reset Control Register	19-88
19-36	CRCU Control Register	19-89
19-37	CRCU Status Register	19-90
19-38	CRCU Interrupt Status Register	19-91
19-39	CRCU Interrupt Mask Register	19-93
19-40	CRCU ICV Size Register	19-94
19-41	CRCU End of Message Register	19-94
19-42	CRCU Context Register (Write)	19-95
19-43	CRCU Context Register, Upper Half (Read in Default Mode)	19-95
19-44	CRCU Context Register, Upper Half (Read in DOS Mode)	19-95
19-45	CRCU Context Register, Upper Half (Read in DOC Mode)	19-96
19-46	CRCU Context Register, Upper Half (Read in DOC and DOS Modes)	19-96
19-47	CRCU Key Register	19-97
19-48	DEU Mode Register	19-97
19-49	DEU Key Size Register	19-98
19-50	DEU Data Size Register	19-99
19-51	DEU Reset Control Register	19-99
19-52	DEU Status Register	19-100
19-53	DEU Interrupt Status Register	19-101
19-54	DEU Interrupt Mask Register	19-103
19-55	DEU End of Message Register	19-105
19-56	MDEU Mode Register in Old Configuration	19-107
19-57	MDEU Mode Register in New Configuration	19-108
19-58	MDEU Mode Register in New Configuration	19-109
19-59	MDEU Key Size Register	19-111
19-60	MDEU Data Size Register	19-112
19-61	MDEU Reset Control Register	19-112
19-62	MDEU Status Register	19-113
19-63	MDEU Interrupt Status Register	19-114
19-64	MDEU Interrupt Mask Register	19-116
19-65	MDEU ICV Size Register	19-117
19-66	MDEU End of Message Register	19-118
19-67	MDEU Context Registers	19-119
19-68	PKEU Mode Register	19-122

Figures

Figure Number	Title	Page Number
19-69	PKEU Key Size Register	19-123
19-70	PKEU AB Size Register	19-124
19-71	PKEU Data Size Register	19-124
19-72	PKEU Reset Control Register	19-124
19-73	PKEU Status Register	19-125
19-74	PKEU Interrupt Status Register	19-126
19-75	PKEU Interrupt Mask Register	19-128
19-76	PKEU End of Message Register	19-129
19-77	RNGU Mode Register	19-131
19-78	RNGU Data Size Register	19-131
19-79	RNGU Reset Control Register	19-131
19-80	RNGU Status Register	19-132
19-81	RNGU Interrupt Status Register	19-133
19-82	RNGU Interrupt Mask Register	19-134
19-83	RNGU End of Message Register	19-135
20-1	POR PLL Status Register (PORPLLSR)	20-6
20-2	POR Boot Mode Status Register (PORBMSR)	20-7
20-3	POR Device Status Register (PORDEVSR)	20-8
20-4	POR Debug Mode Status Register (PORDBGMSR)	20-9
20-5	POR Device Status Register 2 (PORDEVSR2)	20-10
20-6	General-Purpose POR Configuration Register (GPPORCR)	20-11
20-7	Alternate Function Signal Multiplex Control Register (PMUXCR)	20-12
20-8	Device Disable Register (DEVDISR)	20-14
20-9	Power Management Control and Status Register (POWMGTCSR)	20-17
20-10	Power Management Clock Disable Register (PMCDR)	20-19
20-11	Machine Check Summary Register (MCPSUMR)	20-19
20-12	Reset Request Status and Control Register (RSTRSCR)	20-20
20-13	Exception Reset Control Register (ECTRSTCR)	20-21
20-14	Automatic Reset Status Register (AUTORSTSR)	20-22
20-15	Processor Version Register (PVR)	20-23
20-16	System Version Register (SVR)	20-24
20-17	Reset Control Register (RSTCR)	20-24
20-18	IO Voltage Select Status Register (IOVSELSR)	20-25
20-19	Port Open Drain Register (CPODRA–CPODRC)	20-26
20-20	Port Data Register (CPDATA–CPDATC)	20-27
20-21	Port Direction Register (CPDIR1A–CPDIR1C)	20-27
20-22	Port Direction Register (CPDIR2A–CPDIR2C)	20-28
20-23	Port Pin Assignment Register (CPPAR1A–CPPAR1C)	20-28
20-24	Port Pin Assignment Register (CPPAR2A–CPPAR2C)	20-29
20-25	CE Interrupt Mux Control Register (CEIMXCR0–CEIMXCR3)	20-29
20-26	CE Multiplexed Interrupt Mask Register (CEIMXMASK)	20-30

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Figures

Figure Number	Title	Page Number
20-27	CE Interrupt Polarity Register (CEIMXPOLAR)	20-31
20-28	DDR Clock Disable Register (DDRCLKDR)	20-31
20-29	Clock Out Control Register (CLKOCR)	20-32
20-30	ECM Control Register (ECMCR)	20-33
20-31	SRDS Control Register 0 (SRDSCR0)	20-33
20-32	SRDS Control Register 1 (SRDSCR1)	20-35
20-33	SRDS Control Register 2 (SRDSCR2)	20-36
20-34	SRDS Control Register 3 (SRDSCR3)	20-37
20-35	SRDS Control Register 4 (SRDSCR4)	20-40
20-36	e500 Cores Power Management State Diagram	20-42
20-37	P1021 Power Management Handshaking Signals	20-47
21-1	Performance Monitor Block Diagram	21-2
21-2	Performance Monitor Global Control Register (PMGC0)	21-6
21-3	Performance Monitor Local Control Register A0 (PMLCA0)	21-7
21-4	Performance Monitor Local Control A Registers (PMLCA1–PMLCA11)	21-7
21-5	Performance Monitor Local Control Register B0 (PMLCB0)	21-8
21-6	Performance Monitor Local Control Register B (PMLCB1–PMLCB11)	21-9
21-7	Performance Monitor Counter Register 0 (PMC0)	21-10
21-8	Performance Monitor Counter Register (PMC1–PMC11)	21-11
21-9	Duration Threshold Event Sequence Timing Diagram	21-13
21-10	Burst Size, Distance, Granularity, and Burstiness Counting	21-14
21-11	Burstiness Counting Timing Diagram	21-16
22-1	Debug and Watchpoint Monitor Block Diagram	22-2
22-2	Watchpoint Monitor Control Register 0 (WMCR0)	22-11
22-3	Watchpoint Monitor Control Register 1 (WMCR1)	22-12
22-4	Watchpoint Monitor Address Register (WMAR)	22-13
22-5	Watchpoint Monitor Address Mask Register (WMAMR)	22-14
22-6	Watchpoint Monitor Transaction Mask Register (WMTMR)	22-14
22-7	Watchpoint Monitor Status Register (WMSR)	22-16
22-8	Trace Buffer Control Register 0 (TBCR0)	22-16
22-9	Trace Buffer Control Register 1 (TBCR1)	22-18
22-10	Trace Buffer Address Register (TBAR)	22-19
22-11	Trace Buffer Address Mask Register (TBAMR)	22-19
22-12	Trace Buffer Transaction Mask Register (TBTMR)	22-20
22-13	Trace Buffer Status Register (TBSR)	22-21
22-14	Trace Buffer Access Control Register (TBACR))	22-22
22-15	Trace Buffer Read High Register (TBADHR)	22-22
22-16	Trace Buffer Access Data Register (TBADR)	22-23
22-17	Programmed Context ID Register (PCIDR)	22-24
22-18	Current Context ID Register (CCIDR)	22-24
22-19	Trigger Out Source Register (TOSR)	22-25

Figures

Figure Number	Title	Page Number
22-20	e500 Coherency Module Dispatch (CMD) Trace Buffer Entry	22-29
22-21	PCI Express Trace Buffer Entry	22-30
23-1	QUICC Engine Block Architectural Block Diagram for the P1021	23-3
23-2	Data Paths for P1021	23-7
23-3	QUICC Engine Module Interrupt Structure (P1021)	23-8
23-4	Bank of Clocks (P1021)	23-10

Figures

Figure Number	Title	Page Number

Tables

Table Number	Title	Page Number
i	Acronyms and Abbreviated Terms	ciii
1-1	eTSEC Configuration Options	1-7
1-2	Supported High-Speed Interface Combinations	1-11
2-1	CCSR Block Base Address Map	2-8
2-2	Local Access Window Memory Map	2-11
2-3	LAWBAR*n* Field Descriptions	2-13
2-4	LAWAR*n* Field Descriptions	2-13
2-5	Target Interface Encodings	2-14
2-6	Local Access Window Settings Example	2-16
2-7	Format of ATMU Window Definitions	2-17
3-1	P1021 Signal Reference by Functional Block	3-6
3-2	P1021 Alphabetical Signal Reference	3-15
3-3	P1021 Reset Configuration Signals	3-26
3-4	CEPIER Field Descriptions	3-30
3-5	CEPIMR Field Descriptions	3-30
3-6	CEPICR Field Descriptions	3-31
3-7	Port A Dedicated Pin Assignment	3-32
3-8	Port B Dedicated Pin Assignment	3-36
3-9	Port C Dedicated Pin Assignment	3-39
3-10	QE Multiplex Options	3-39
4-1	Signal Summary	4-1
4-2	System Control Signals—Detailed Signal Descriptions	4-2
4-3	Clock Signals—Detailed Signal Descriptions	4-3
4-4	Local Configuration Control Register Map	4-4
4-5	CCSRBAR Bit Settings	4-5
4-6	ALTCBAR Bit Settings	4-6
4-7	ALTCAR Bit Settings	4-7
4-8	BPTR Bit Settings	4-8
4-9	CCB Clock PLL Ratio	4-12
4-10	DDR Complex Clock PLL Ratio	4-13
4-11	e500 Core0 Clock PLL Ratios	4-13
4-12	e500 Core1 Clock PLL Ratios	4-14
4-13	Boot ROM Location	4-15
4-14	Host/Agent Configuration	4-16
4-15	I/O Port Selection	4-16
4-16	CPU Boot Configuration	4-17
4-17	Boot Sequencer Configuration	4-18
4-18	DDR SDRAM Type	4-18
4-19	SerDes Reference Clock Configuration	4-19
4-20	eTSEC1 POR Configuration Summary	4-19
4-21	eTSEC3 POR Configuration Summary	4-19

Tables

Table Number	Title	Page Number
4-22	eTSEC3 SGMII Mode Configuration	4-20
4-23	eTSEC1 Width Configuration	4-20
4-24	eTSEC1 Protocol Configuration	4-21
4-25	eTSEC3 Protocol Configuration	4-21
4-26	Memory Debug Configuration	4-22
4-27	DDR Debug Configuration	4-22
4-28	General-Purpose POR Configuration	4-23
4-29	Engineering Use	4-23
4-30	eLBC ECC Enable	4-23
4-31	System Speed	4-24
4-32	Platform Speed	4-24
4-33	Core 0 Speed	4-24
4-34	Core 1 Speed	4-25
4-35	DDR Speed	4-25
4-36	I/O Supply Voltage Select Settings	4-26
4-37	Operational Frequency	4-26
4-38	High Speed Interface Clocking	4-29
4-39	SD/MMC Card Data Structure	4-33
4-40	Config Address Field Description, CNT = 0	4-35
4-41	Config Address Field Description, CNT = 1	4-35
4-42	eSPI EEPROM Data Structure	4-41
4-43	Config Address Field Description, CNT = 0	4-43
4-44	Config Address Field Description, CNT = 1	4-43
5-1	Differences Between the e500 Core and the QorIQ Core Implementation	5-5
5-2	Device Revision Level Cross-Reference	5-7
6-1	Available L2 Cache/SRAM Configurations	6-3
6-2	Way Selection for SRAM Accesses	6-6
6-3	L2/SRAM Memory-Mapped Registers	6-9
6-4	L2CTL Field Descriptions	6-11
6-5	L2CWAP Field Descriptions	6-14
6-6	L2CEWAR*n* Field Descriptions	6-16
6-7	L2CEWAREA*n* Field Descriptions	6-17
6-8	L2CEWCR*n* Field Descriptions	6-18
6-9	L2SRBAR*n* Field Descriptions	6-19
6-10	L2SRBAREA*n* Field Descriptions	6-20
6-11	L2ERRINJHI Field Description	6-21
6-12	L2ERRINJLO Field Description	6-22
6-13	L2ERRINJCTL Field Descriptions	6-22
6-14	L2CAPTDATAHI Field Description	6-23
6-15	L2CAPTDATALO Field Description	6-23
6-16	L2CAPTECC Field Descriptions	6-24

Tables

Table Number	Title	Page Number
6-17	L2ERRDET Field Descriptions	6-24
6-18	L2ERRDIS Field Descriptions	6-25
6-19	L2ERRINTEN Field Descriptions	6-26
6-20	L2ERRATTR Field Descriptions	6-26
6-21	L2ERRADDRL Field Description	6-27
6-22	L2ERRADDRH Field Description	6-28
6-23	L2ERRCTL Field Descriptions	6-28
6-24	Fastest Read Timing—Hit in L2	6-30
6-25	PLRU Bit Update Algorithm	6-35
6-26	PLRU-Based Victim Selection Mechanism	6-36
6-27	L2 Cache States	6-38
6-28	State Transitions Due to Core-Initiated Transactions	6-38
6-29	State Transitions Due to System-Initiated Transactions	6-41
6-30	L2 Cache ECC Syndrome Encoding	6-42
6-31	L2 Cache ECC Syndrome Encoding (Check Bits)	6-43
7-1	ECM Memory Map	7-3
7-2	EEBACR Field Descriptions	7-4
7-3	EEBPCR Field Descriptions	7-4
7-4	EIPBRR1 Field Descriptions	7-6
7-5	EIPBRR2 Field Descriptions	7-6
7-6	EEDR Field Descriptions	7-6
7-7	EEER Field Descriptions	7-7
7-8	EEATR Field Descriptions	7-8
7-9	EELADR Field Descriptions	7-9
7-10	EEHADR Field Descriptions	7-9
8-1	DDR Memory Interface Signal Summary	8-4
8-2	Memory Address Signal Mappings	8-5
8-3	Memory Interface Signals—Detailed Signal Descriptions	8-6
8-4	Clock Signals—Detailed Signal Descriptions	8-10
8-5	DDR Memory Controller Memory Map	8-10
8-6	CS*n*_BNDS Field Descriptions	8-13
8-7	CS*n*_CONFIG Field Descriptions	8-13
8-8	CSn_CONFIG_2 Field Descriptions	8-15
8-9	TIMING_CFG_3 Field Descriptions	8-16
8-10	TIMING_CFG_0 Field Descriptions	8-17
8-11	TIMING_CFG_1 Field Descriptions	8-19
8-12	TIMING_CFG_2 Field Descriptions	8-21
8-13	DDR_SDRAM_CFG Field Descriptions	8-23
8-14	DDR_SDRAM_CFG_2 Field Descriptions	8-27
8-15	DDR_SDRAM_MODE Field Descriptions	8-29
8-16	DDR_SDRAM_MODE_2 Field Descriptions	8-30

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Tables

Table Number	Title	Page Number
8-17	DDR_SDRAM_MD_CNTL Field Descriptions	8-31
8-18	Settings of DDR_SDRAM_MD_CNTL Fields	8-32
8-19	DDR_SDRAM_INTERVAL Field Descriptions	8-33
8-20	DDR_DATA_INIT Field Descriptions	8-33
8-21	DDR_SDRAM_CLK_CNTL Field Descriptions	8-34
8-22	DDR_INIT_ADDR Field Descriptions	8-35
8-23	DDR_INIT_EXT_ADDR Field Descriptions	8-36
8-24	TIMING_CFG_4 Field Descriptions	8-36
8-25	TIMING_CFG_5 Field Descriptions	8-38
8-26	DDR_ZQ_CNTL Field Descriptions	8-40
8-27	DDR_WRLVL_CNTL Field Descriptions	8-41
8-28	DDR_SR_CNTR Field Descriptions	8-45
8-29	DDR_Register Control Word 1 Field Descriptions	8-46
8-30	DDR_Register Control Word 2 Field Description	8-46
8-31	DDR_WRLVL_CNTL_2 Field Descriptions	8-48
8-32	DDR_WRLVL_CNTL_3 Field Descriptions	8-51
8-33	DDRDSR_1 Field Descriptions	8-53
8-34	DDRDSR_2 Field Descriptions	8-54
8-35	DDRCDR_1 Field Descriptions	8-56
8-36	DDRCDR_2 Field Descriptions	8-57
8-37	DDR_IP_REV1 Field Descriptions	8-58
8-38	DDR_IP_REV2 Field Descriptions	8-59
8-39	DATA_ERR_INJECT_HI Field Descriptions	8-59
8-40	DATA_ERR_INJECT_LO Field Descriptions	8-60
8-41	ERR_INJECT Field Descriptions	8-60
8-42	CAPTURE_DATA_HI Field Descriptions	8-61
8-43	CAPTURE_DATA_LO Field Descriptions	8-61
8-44	CAPTURE_ECC Field Descriptions	8-62
8-45	ERR_DETECT Field Descriptions	8-63
8-46	ERR_DISABLE Field Descriptions	8-64
8-47	ERR_INT_EN Field Descriptions	8-65
8-48	CAPTURE_ATTRIBUTES Field Descriptions	8-65
8-49	CAPTURE_ADDRESS Field Descriptions	8-67
8-50	CAPTURE_EXT_ADDRESS Field Descriptions	8-67
8-51	ERR_SBE Field Descriptions	8-68
8-52	Byte Lane to Data Relationship	8-72
8-53	Supported DDR2 SDRAM Device Configurations	8-73
8-54	Supported DDR3 SDRAM Device Configurations	8-73
8-55	DDR2/DDR3 Address Multiplexing for 32-Bit Data Bus with Interleaving and Partial Array Self-Refresh Disabled	8-74
8-56	DDR2/DDR3 Address Multiplexing for 16-Bit Data Bus	8-75

Tables

Table Number	Title	Page Number
8-57	Example of Address Multiplexing for 32-Bit Data Bus Interleaving between Two Banks with Partial Array Self Refresh Disabled	8-75
8-58	Address Multiplexing with Partial Array Self Refresh Enabled	8-76
8-59	Example of Address Multiplexing for 32-bit Data Bus Interleaving Between Two Banks with Partial Array Self Refresh Enabled	8-77
8-60	DDR SDRAM Command Table	8-79
8-61	DDR SDRAM Interface Timing Intervals	8-79
8-62	DDR SDRAM Power-Saving Modes Refresh Configuration	8-86
8-63	Memory Controller—Data Beat Ordering	8-88
8-64	DDR SDRAM ECC Syndrome Encoding (Check Bits)	8-89
8-65	Memory Controller Errors	8-90
8-66	Memory Interface Configuration Register Initialization Parameters	8-91
8-67	Programming Differences Between Memory Types	8-93
9-1	e500 Processor Interrupts Generated Outside the Core—Types and Sources	9-4
9-2	Internal Interrupt Assignments	9-8
9-3	Interrupt Signals—Detailed Signal Descriptions	9-9
9-4	PIC Register Address Map	9-10
9-5	BRR1 Field Descriptions	9-20
9-6	BRR2 Field Descriptions	9-21
9-7	FRR Field Descriptions	9-21
9-8	GCR Field Descriptions	9-22
9-9	VIR Field Descriptions	9-23
9-10	PIR Field Descriptions	9-23
9-11	IPIVPR*n* Field Descriptions	9-24
9-12	SVR Field Descriptions	9-24
9-13	TFRR*x* Field Descriptions	9-25
9-14	GTCCR*xn* Field Descriptions	9-26
9-15	GTBCR*xn* Field Descriptions	9-26
9-16	GTVPR*xn* Field Descriptions	9-27
9-17	GTDR*xn* Field Descriptions	9-28
9-18	Parameters for Hourly Interrupt Timer Cascade Example	9-28
9-19	TCR*x* Field Descriptions	9-29
9-20	ERQSR Field Descriptions	9-30
9-21	IRQSR0 Field Descriptions	9-31
9-22	IRQSR1 Field Descriptions	9-31
9-23	IRQSR2 Field Descriptions	9-32
9-24	CISR0 Field Descriptions	9-32
9-25	CISR1 Field Descriptions	9-33
9-26	CISR2 Field Descriptions	9-33
9-27	PM*n*MR0 Field Descriptions	9-34
9-28	PM*n*MR1 Field Descriptions	9-35

Tables

Table Number	Title	Page Number
9-29	PM*n*MR2 Field Descriptions	9-35
9-30	MSGR*n* Field Descriptions	9-36
9-31	MER Field Descriptions	9-37
9-32	MSR Field Descriptions	9-37
9-33	MSIR*n* Field Descriptions	9-38
9-34	MSISR Field Descriptions	9-38
9-35	MSIIR Field Descriptions	9-39
9-36	MSIVPRn Field Descriptions	9-40
9-37	MSIDR*n* Field Descriptions	9-40
9-38	EIVPR*n* Field Descriptions	9-42
9-39	EIDR*n* Field Descriptions	9-43
9-40	IIVPR*n* Field Descriptions	9-45
9-41	IIDR*n* Field Descriptions	9-46
9-42	MIVPR*n* Field Descriptions	9-47
9-43	MIDR*n* Field Descriptions	9-47
9-44	Per-CPU Registers—Private Access Address Offsets	9-48
9-45	IPIDR*n* Field Descriptions	9-50
9-46	CTPRn Field Descriptions	9-50
9-47	WHOAMIn Field Descriptions	9-51
9-48	IACKn Field Descriptions	9-52
9-49	EOIn Field Descriptions	9-52
9-50	PCI Express INTx/IRQ*n* Sharing	9-57
10-1	I^2C Interface Signal Descriptions	10-3
10-2	I^2C Interface Signal—Detailed Signal Descriptions	10-4
10-3	I^2C Memory Map	10-5
10-4	I2CADR Field Descriptions	10-6
10-5	I2CFDR Field Descriptions	10-7
10-6	I2CCR Field Descriptions	10-8
10-7	I2CSR Field Descriptions	10-9
10-8	I2CDR Field Descriptions	10-10
10-9	I2CDFSRR Field Descriptions	10-11
11-1	DUART Signals—Detailed Signal Descriptions	11-3
11-2	DUART Register Summary	11-4
11-3	URBR Field Descriptions	11-6
11-4	UTHR Field Descriptions	11-6
11-5	UDMB Field Descriptions	11-7
11-6	UDLB Field Descriptions	11-7
11-7	Baud Rate Examples	11-7
11-8	UIER Field Descriptions	11-9
11-9	UIIR Field Descriptions	11-10
11-10	UIIR IID Bits Summary	11-10

Tables

Table Number	Title	Page Number
11-11	UFCR Field Descriptions	11-11
11-12	UAFR Field Descriptions	11-12
11-13	ULCR Field Descriptions	11-13
11-14	Parity Selection Using ULCR[PEN], ULCR[SP], and ULCR[EPS]	11-13
11-15	UMCR Field Descriptions	11-14
11-16	ULSR Field Descriptions	11-15
11-17	UMSR Field Descriptions	11-16
11-18	USCR Field Descriptions	11-16
11-19	UDSR Field Descriptions	11-17
11-20	UDSR[TXRDY] Set Conditions	11-17
11-21	UDSR[TXRDY] Cleared Conditions	11-17
11-22	UDSR[RXRDY] Set Conditions	11-18
11-23	UDSR[RXRDY] Cleared Conditions	11-18
12-1	Signal Properties—Summary	12-4
12-2	Enhanced Local Bus Controller Detailed Signal Descriptions	12-5
12-3	Enhanced Local Bus Controller Registers	12-8
12-4	BR*n* Field Descriptions	12-11
12-5	Reset value of OR0 Register	12-12
12-6	Memory Bank Sizes in Relation to Address Mask	12-13
12-7	OR*n*—GPCM Field Descriptions	12-14
12-8	OR*n*—FCM Field Descriptions	12-16
12-9	OR*n*—UPM Field Descriptions	12-19
12-10	MAR Field Descriptions	12-20
12-11	M*x*MR Field Descriptions	12-21
12-12	MRTPR Field Descriptions	12-23
12-13	MDR Field Description	12-24
12-14	LSOR Field Description	12-25
12-15	LURT Field Descriptions	12-26
12-16	LTESR Field Descriptions	12-27
12-17	LTEDR Field Descriptions	12-28
12-18	LTEIR Field Descriptions	12-29
12-19	LTEATR Field Descriptions	12-30
12-20	LTEAR Field Descriptions	12-31
12-21	LTECCR Field Descriptions	12-32
12-22	LBCR Field Descriptions	12-33
12-23	LCRR Field Descriptions	12-35
12-24	FMR Field Descriptions	12-36
12-25	FIR Field Descriptions	12-38
12-26	FCR Field Descriptions	12-38
12-27	FBAR Field Descriptions	12-39
12-28	FPAR Field Descriptions, Small Page Device (ORx[PGS] = 0)	12-40

Tables

Table Number	Title	Page Number
12-29	FPAR Field Descriptions, Large Page Device (ORx[PGS] = 1)	12-40
12-30	FBCR Field Descriptions	12-41
12-31	FECCn Field Descriptions	12-42
12-32	GPCM Read Control Signal Timing	12-49
12-33	GPCM Write Control Signal Timing	12-51
12-34	Boot Bank Field Values after Reset for GPCM as Boot Controller	12-59
12-35	FCM Chip-Select to First Command Timing	12-69
12-36	FCM Command, Address, and Write Data Timing Parameters	12-70
12-37	FCM Read Data Timing Parameters	12-72
12-38	Boot Bank Field Values after Reset for FCM as Boot Controller	12-73
12-39	UPM Routines Start Addresses	12-77
12-40	RAM Word Field Descriptions	12-82
12-41	M*x*MR Loop Field Use	12-87
12-42	UPM Address Multiplexing	12-88
12-43	Data Bus Drive Requirements For Read Cycles	12-95
12-44	FCM Register Settings for Soft Reset (ORn[PGS] = 1)	12-96
12-45	FCM Register Settings for Status Read (ORn[PGS] = 1)	12-97
12-46	FCM Register Settings for ID Read (ORn[PGS] = 1)	12-97
12-47	FCM Register Settings for Page Read (ORn[PGS] = 1)	12-98
12-48	FCM Register Settings for Block Erase (ORn[PGS] = 1)	12-99
12-49	FCM Register Settings for Page Program (ORn[PGS] = 1)	12-100
13-1	Relationship of Modes and Features	13-3
13-2	DMA Mode Bit Settings	13-3
13-3	DMA Signals—Detailed Signal Descriptions	13-5
13-4	DMA Register Summary	13-6
13-5	MR*n* Field Descriptions	13-10
13-6	SR*n* Field Descriptions	13-12
13-7	ECLNDARn Field Descriptions	13-13
13-8	CLNDAR*n* Field Descriptions	13-15
13-9	SATR*n* Field Descriptions	13-15
13-10	SAR*n* Field Descriptions	13-16
13-11	DATR*n* Field Descriptions	13-17
13-12	DAR*n* Field Descriptions	13-18
13-13	BCR*n* Field Descriptions	13-18
13-14	ENLNDAR*n* Field Descriptions	13-19
13-15	NLNDAR*n* Field Descriptions	13-19
13-16	ECLSDAR*n* Field Descriptions	13-20
13-17	CLSDAR*n* Field Descriptions	13-21
13-18	ENLSDARn Field Descriptions	13-21
13-19	NLSDAR*n* Field Descriptions	13-22
13-20	SSR*n* Field Descriptions	13-23

Tables

Table Number	Title	Page Number
13-21	DSR*n* Field Descriptions	13-23
13-22	DGSR Field Descriptions	13-24
13-23	Channel State Table	13-34
13-24	List DMA Descriptor Summary	13-35
13-25	Link DMA Descriptor Summary	13-36
13-26	P1021 DMA Paths	13-39
14-1	eTSEC*n* Network Interface Signal Properties	14-6
14-2	eTSEC Signals—Detailed Signal Descriptions	14-9
14-3	Group Memory Map Summary	14-12
14-4	Group Memory Map	14-13
14-5	Module Memory Map (MDIO space)	14-25
14-6	TSEC_ID Field Descriptions	14-26
14-7	TSEC_ID2 Field Descriptions	14-27
14-8	TSEC_ID2[TSEC_INT] Field Settings	14-27
14-9	IEVENTG*g* Field Descriptions	14-28
14-10	IEVENTM Field Descriptions	14-32
14-11	IMASKG*g* Field Descriptions	14-33
14-12	IMASKM Field Descriptions	14-34
14-13	EDIS Field Descriptions	14-35
14-14	EMAPG Field Descriptions	14-37
14-15	EMAPM Field Descriptions	14-39
14-16	ECNTRL Field Descriptions	14-40
14-17	eTSEC Interface Configurations	14-41
14-18	PTV Field Descriptions	14-42
14-19	DMACTRL Field Descriptions	14-43
14-20	TBIPA Field Descriptions	14-45
14-21	TCTRL Field Descriptions	14-45
14-22	TSTAT*n* Field Descriptions	14-47
14-23	DFVLAN Field Descriptions	14-51
14-24	TXIC Field Descriptions	14-51
14-25	TQUEUE Field Descriptions	14-52
14-26	TR03WT Field Descriptions	14-53
14-27	TR47WT Field Descriptions	14-54
14-28	TBDBPH Field Descriptions	14-55
14-29	TBPTR*n* Field Descriptions	14-55
14-30	TBASEH Field Descriptions	14-56
14-31	TBASE0–TBASE7 Field Descriptions	14-56
14-32	TMR_TXTS*t*_ID Register Field Descriptions	14-57
14-33	TMR_TXTS*t*_H/L Register Field Descriptions	14-57
14-34	RCTRL Field Descriptions	14-58
14-35	RSTATn Field Descriptions	14-61

Tables

Table Number	Title	Page Number
14-36	RXIC Field Descriptions	14-63
14-37	RQUEUE Field Descriptions	14-64
14-38	RIR*m* Field Descriptions	14-65
14-39	RBIFX Field Descriptions	14-66
14-40	RQFAR Field Descriptions	14-67
14-41	RQFCR Field Descriptions	14-68
14-42	RQFPR Field Descriptions	14-70
14-43	MRBLR Field Descriptions	14-73
14-44	RPWT Field Descriptions	14-74
14-45	RBDBPH Field Descriptions	14-75
14-46	RBPTR*n* Field Descriptions	14-75
14-47	RBASEH Field Descriptions	14-76
14-48	RBASE0–RBASE7 Field Descriptions	14-76
14-49	TMR_RXTS_H/L Register Field Descriptions	14-77
14-50	MACCFG1 Field Descriptions	14-80
14-51	MACCFG2 Field Description	14-82
14-52	IPGIFG Field Descriptions	14-84
14-53	HAFDUP Field Descriptions	14-85
14-54	MAXFRM Descriptions	14-86
14-55	MIIMCFG Field Descriptions	14-86
14-56	MIIMCOM Descriptions	14-87
14-57	MIIMADD Field Descriptions	14-88
14-58	MIIMCON Field Descriptions	14-88
14-59	MIIMSTAT Field Descriptions	14-89
14-60	MIIMIND Field Descriptions	14-89
14-61	IFSTAT Field Descriptions	14-90
14-62	MACSTNADDR1 Field Descriptions	14-90
14-63	MACSTNADDR2 Field Descriptions	14-91
14-64	MAC*n*ADDR1 Field Descriptions	14-92
14-65	MAC01ADDR2–MAC15ADDR2 Field Descriptions	14-92
14-66	TR64 Field Descriptions	14-93
14-67	TR127 Field Descriptions	14-94
14-68	TR255 Field Descriptions	14-94
14-69	TR511 Field Descriptions	14-94
14-70	TR1K Field Descriptions	14-95
14-71	TRMAX Field Descriptions	14-95
14-72	TRMGV Field Descriptions	14-96
14-73	RBYT Field Descriptions	14-96
14-74	RPKT Field Descriptions	14-96
14-75	RFCS Field Descriptions	14-97
14-76	RMCA Field Descriptions	14-97

Tables

Table Number	Title	Page Number
14-77	RBCA Field Descriptions	14-98
14-78	RXCF Field Descriptions	14-98
14-79	RXPF Field Descriptions	14-98
14-80	RXUO Field Descriptions	14-99
14-81	RALN Field Descriptions	14-99
14-82	RFLR Field Descriptions	14-100
14-83	RCDE Field Descriptions	14-100
14-84	RCSE Field Descriptions	14-100
14-85	RUND Field Descriptions	14-101
14-86	ROVR Field Descriptions	14-101
14-87	RFRG Field Descriptions	14-102
14-88	RJBR Field Descriptions	14-102
14-89	RDRP Field Descriptions	14-102
14-90	TBYT Field Descriptions	14-103
14-91	TPKT Field Descriptions	14-103
14-92	TMCA Field Descriptions	14-104
14-93	TBCA Field Descriptions	14-104
14-94	TXPF Field Descriptions	14-104
14-95	TDFR Field Descriptions	14-105
14-96	TEDF Field Descriptions	14-105
14-97	TSCL Field Descriptions	14-106
14-98	TMCL Field Descriptions	14-106
14-99	TLCL Field Descriptions	14-106
14-100	TXCL Field Descriptions	14-107
14-101	TNCL Field Descriptions	14-107
14-102	TDRP Field Descriptions	14-108
14-103	TJBR Field Descriptions	14-108
14-104	TFCS Field Descriptions	14-108
14-105	TXCF Field Descriptions	14-109
14-106	TOVR Field Descriptions	14-109
14-107	TUND Field Descriptions	14-110
14-108	TFRG Field Descriptions	14-110
14-109	CAR1 Field Descriptions	14-110
14-110	CAR2 Field Descriptions	14-112
14-111	CAM1 Field Descriptions	14-113
14-112	CAM2 Field Descriptions	14-114
14-113	RREJ Field Descriptions	14-115
14-114	IGADDR*n* Field Descriptions	14-116
14-115	GADDR*n* Field Descriptions	14-117
14-116	ATTR Field Descriptions	14-118
14-117	ATTRELI Field Descriptions	14-118

Tables

Table Number	Title	Page Number
14-118	RQPRM Field Descriptions	14-119
14-119	RFBPTR0–RFBPTR7 Field Descriptions	14-120
14-120	TMR_CTRL Register Field Descriptions	14-121
14-121	TMR_TEVENT Register Field Descriptions	14-123
14-122	TMR_TEMASK Register Field Descriptions	14-124
14-123	TMR_PEVENT Register Field Descriptions	14-125
14-124	TMR_PEMASK Register Field Descriptions	14-126
14-125	TMR_STAT Register Field Descriptions	14-127
14-126	TMR_CNT_H/L Register Field Descriptions	14-127
14-127	TMR_ADD Register Field Descriptions	14-128
14-128	TMR_ACC Register Field Descriptions	14-128
14-129	TMR_PRSC Register Field Descriptions	14-129
14-130	TMROFF_H/L Register Field Descriptions	14-129
14-131	TMR_ALARM*n*_H/L Register Field Descriptions	14-130
14-132	TMR_FIPER Register Field Descriptions	14-131
14-133	TMR_ETTS1–2_H/L Register Field Descriptions	14-131
14-134	Interrupt Routing In Single-group and Multigroup Mode	14-132
14-135	ISRG*g* Register Field Descriptions	14-133
14-136	RXIC*r* Field Descriptions	14-134
14-137	TXIC*r* Field Descriptions	14-135
14-138	TBI MII Register Set	14-136
14-139	CR Field Descriptions	14-137
14-140	SR Descriptions	14-138
14-141	ANA Field Descriptions	14-139
14-142	PAUSE Priority Resolution	14-140
14-143	ANLPBPA Field Descriptions	14-141
14-144	ANEX Field Descriptions	14-142
14-145	ANNPT Field Descriptions	14-142
14-146	ANLPANP Field Descriptions	14-143
14-147	EXST Field Descriptions	14-144
14-148	JD Field Descriptions	14-145
14-149	TBICON Field Descriptions	14-146
14-150	Timer Clock Domain Timer Register List	14-154
14-151	Platform Clock (ipg_clk) Domain Timer Register List	14-154
14-152	Custom Preamble Field Descriptions	14-158
14-153	Received Preamble Field Descriptions	14-158
14-154	Flow Control Frame Structure	14-163
14-155	Non-Error Transmit Interrupts	14-165
14-156	Non-Error Receive Interrupts	14-166
14-157	Interrupt Coalescing Timing Threshold Ranges	14-167
14-158	Transmission Errors	14-168

Tables

Table Number	Title	Page Number
14-159	Reception Errors	14-169
14-160	Tx Frame Control Block Description	14-173
14-161	Rx Frame Control Block Descriptions	14-175
14-162	Special Filer Rules	14-181
14-163	Receive Queue Filer Interrupt Events	14-184
14-164	Filer Table Example—802.1p Priority Filing	14-185
14-165	Filer Table Example—IP Diff-Serv Code Points Filing	14-186
14-166	Filer Table Example—TCP and UDP Port Filing	14-186
14-167	Filer Example—Hash on AND Chain (2-tuple)	14-187
14-168	Filer Example—Hash on AND Chain (3-tuple)	14-188
14-169	Filer Example—Hash on AND Chain (5-tuple)	14-188
14-170	Filer Example—Hash on Cluster Rules	14-189
14-171	Filer Example—Hash on Compound Rule	14-189
14-172	Filer Example—Interrupt from Deep Sleep	14-190
14-173	PTP Payload Special Fields	14-201
14-174	Time Stamp Insertion Programming Requirements	14-202
14-175	Tx Frame Control Block Description	14-205
14-176	Transmit Data Buffer Descriptor (TxBD) Field Descriptions	14-209
14-177	Receive Buffer Descriptor Field Descriptions	14-212
14-178	MII Interface Mode Signal Configuration	14-214
14-179	Shared MII Signals	14-215
14-180	MII Mode Register Initialization Steps	14-215
14-181	RMII Interface Mode Signal Configuration	14-217
14-182	Shared RMII Signals	14-218
14-183	RMII Mode Register Initialization Steps	14-218
14-184	RGMII Interface Mode Signal Configuration	14-221
14-185	Shared RGMII Signals	14-222
14-186	RGMII Mode Register Initialization Steps	14-223
14-187	SGMII Interface Signal Configuration (4-Wire)	14-225
14-188	SGMII Mode Register Initialization Steps	14-225
15-1	POR Parameters for PCI Express Controller	15-4
15-2	PCI Express Interface Signals—Detailed Signal Descriptions	15-5
15-3	PCI Express Memory-Mapped Register Map	15-6
15-4	PEX_CONFIG_ADDR Field Descriptions	15-10
15-5	PEX_CONFIG_DATA Field Descriptions	15-11
15-6	PEX_OTB_CPL_TOR Field Descriptions	15-11
15-7	PEX_CONF_RTY_TOR Field Descriptions	15-12
15-8	PEX_CONFIG Field Descriptions	15-13
15-9	PEX_PME_MES_DR Field Descriptions	15-13
15-10	PEX_PME_MES_DISR Field Descriptions	15-15
15-11	PEX_PME_MES_IER Field Descriptions	15-16

Tables

Table Number	Title	Page Number
15-12	PEX_PMCR Field Descriptions	15-18
15-13	PCI Express IP Block Revision Register 1 Field Descriptions	15-18
15-14	PCI Express IP Block Revision Register 2 Field Descriptions	15-19
15-15	PEXOTAR*n* Field Descriptions	15-20
15-16	PCI Express Outbound Extended Address Translation Register *n* Field Descriptions	15-20
15-17	PCI Express Outbound Window Base Address Register *n* Field Descriptions	15-21
15-18	PEXOWAR*n* Field Descriptions	15-22
15-19	PCI Express Inbound Translation Address Registers Field Descriptions	15-25
15-20	PCI Express Inbound Window Base Address Register Field Descriptions	15-26
15-21	PCI Express Inbound Window Base Extended Address Register Field Descriptions	15-27
15-22	PCI Express Inbound Window Attributes Registers Field Descriptions	15-27
15-23	PCI Express Error Detect Register Field Descriptions	15-30
15-24	PCI Express Error Interrupt Enable Register Field Descriptions	15-32
15-25	PCI Express Error Disable Register Field Descriptions	15-33
15-26	PCI Express Error Capture Status Register Field Descriptions	15-35
15-27	PCI Express Error Capture Register 0 Field Descriptions Internal Source, Outbound Transaction	15-36
15-28	PCI Express Error Capture Register 0 Field Descriptions External Source, Inbound Transaction	15-37
15-29	PCI Express Error Capture Register 1 Field Descriptions Internal Source, Outbound Transaction	15-38
15-30	PCI Express Error Capture Register 1 Field Descriptions External Source, Inbound Completion Transaction	15-38
15-31	PCI Express Error Capture Register 1 Field Descriptions External Source, Inbound Memory Request Transaction	15-39
15-32	PCI Express Error Capture Register 2 Field Descriptions Internal Source, Outbound Transaction	15-39
15-33	PCI Express Error Capture Register 2 Field Descriptions External Source, Inbound Completion Transaction	15-40
15-34	PCI Express Error Capture Register 2 Field Descriptions External Source, Inbound Memory Request Transaction	15-40
15-35	PCI Express Error Capture Register 3 Field Descriptions Internal Source, Outbound Transaction	15-41
15-36	PEX Error Capture Register 3 Field Descriptions External Source, Inbound Memory Request Transaction	15-42
15-37	PCI Express Vendor ID Register Field Description	15-44
15-38	PCI Express Device ID Register Field Description	15-45
15-39	PCI Express Command Register Field Descriptions	15-45
15-40	PCI Express Status Register Field Descriptions	15-47
15-41	PCI Express Revision ID Register Field Descriptions	15-48
15-42	PCI Express Class Code Register Field Descriptions	15-48

Tables

Table Number	Title	Page Number
15-43	PCI Express Bus Cache Line Size Register Field Descriptions	15-49
15-44	PCI Express Bus Latency Timer Register Field Descriptions	15-49
15-45	PCI Express Header Type Timer Register Field Descriptions	15-50
15-46	PEXCSRBAR Field Descriptions	15-51
15-47	32-Bit Memory Base Address Register (BAR1) Field Descriptions	15-51
15-48	64-Bit Low Memory Base Address Register Field Descriptions	15-52
15-49	Bit Setting for 64-Bit High Memory Base Address Register	15-52
15-50	PCI Express Subsystem Vendor ID Register Field Description	15-53
15-51	PCI Express Subsystem ID Register Field Description	15-53
15-52	Capabilities Pointer Register Field Description	15-54
15-53	PCI Express Interrupt Line Register Field Description	15-54
15-54	PCI Express Interrupt Pin Register Field Description	15-55
15-55	PCI Express Maximum Grant Register Field Description	15-55
15-56	PCI Express Maximum Latency Register Field Description	15-55
15-57	PEXCSRBAR Field Descriptions	15-57
15-58	PCI Express Primary Bus Number Register Field Description	15-57
15-59	PCI Express Secondary Bus Number Register Field Description	15-58
15-60	PCI Express Subordinate Bus Number Register Field Description	15-58
15-61	PCI Express I/O Base Register Field Description	15-59
15-62	PCI Express I/O Limit Register Field Description	15-59
15-63	PCI Express Secondary Status Register Field Description	15-60
15-64	PCI Express Memory Base Register Field Description	15-60
15-65	PCI Express Memory Limit Register Field Description	15-61
15-66	PCI Express Prefetchable Memory Base Register Field Description	15-61
15-67	PCI Express Prefetchable Memory Limit Register Field Description	15-62
15-68	PCI Express Prefetchable Base Upper 32 Bits Register	15-62
15-69	PCI Express Prefetchable Limit Upper 32 Bits Register	15-63
15-70	PCI Express I/O Base Upper 16 Bits Register Field Description	15-63
15-71	PCI Express I/O Limit Upper 16 Bits Register Field Description	15-64
15-72	Capabilities Pointer Register Field Description	15-64
15-73	PCI Express Interrupt Line Register Field Description	15-65
15-74	PCI Express Interrupt Pin Register Field Description	15-65
15-75	PCI Express Bridge Control Register Field Description	15-66
15-76	PCI Express Power Management Capability ID Register Field Description	15-68
15-77	PCI Express Power Management Capabilities Register Field Description	15-68
15-78	PCI Express Status and Control Register Field Description	15-69
15-79	PCI Express Power Management Data Register Field Description	15-69
15-80	PCI Express Capability ID Register Field Description	15-70
15-81	PCI Express Capabilities Register Field Description	15-70
15-82	PCI Express Device Capabilities Register Field Description	15-71
15-83	PCI Express Device Control Register Field Description	15-72

Tables

Table Number	Title	Page Number
15-84	PCI Express Device Status Register Field Description	15-73
15-85	PCI Express Link Capabilities Register Field Description	15-73
15-86	PCI Express Link Control Register Field Description	15-74
15-87	PCI Express Link Status Register Field Description	15-74
15-88	PCI Express Slot Capabilities Register Field Description	15-75
15-89	PCI Express Slot Control Register Field Description	15-76
15-90	PCI Express Slot Status Register Field Descriptions	15-77
15-91	PCI Express Root Control Register Field Description	15-77
15-92	PCI Express Root Status Register Field Description	15-78
15-93	PCI Express Capability ID Register Field Description	15-79
15-94	PCI Express MSI Message Control Register Field Description	15-79
15-95	PCI Express MSI Message Address Register Field Description	15-79
15-96	PCI Express MSI Message Upper Address Register Field Description	15-80
15-97	PCI Express MSI Message Data Register Field Description	15-80
15-98	PCI Express Advanced Error Reporting Capability ID Register Field Description	15-82
15-99	PCI Express Uncorrectable Error Status Register Field Description	15-82
15-100	PCI Express Uncorrectable Error Mask Register Field Description	15-83
15-101	PCI Express Uncorrectable Error Severity Register Field Description	15-84
15-102	PCI Express Correctable Error Status Register Field Description	15-85
15-103	PCI Express Correctable Error Mask Register Field Description	15-85
15-104	PCI Express Advanced Error Capabilities and Control Register Field Description	15-86
15-105	PCI Express Header Log Register Field Description	15-87
15-106	PCI Express Root Error Command Register Field Description	15-88
15-107	PCI Express Root Error Command Status Field Description	15-88
15-108	PCI Express Correctable Error Source ID Register Field Description	15-89
15-109	PCI Express Correctable Error Source ID Register Field Description	15-89
15-110	PEX_LTSSM_STAT Field Descriptions	15-91
15-111	PEX_LTSSM_STAT Status Codes	15-91
15-112	PEX_GCLK_RATIO Field Descriptions	15-93
15-113	PEX_PM_TIMER Field Descriptions	15-94
15-114	PEX_PME_TIMEOUT Field Descriptions	15-94
15-115	PEX_SSVID_UPDATE Field Descriptions	15-95
15-116	PEX_CFG_READY Field Descriptions	15-96
15-117	PEX_FC_UPDATE_TOR Field Descriptions	15-96
15-118	PEX_SS_INTR_MASK Field Descriptions	15-97
15-119	PCI Express Transactions	15-99
15-120	Lane Assignment With and Without Lane Reversal (×4 Controller)	15-101
15-121	PCI Express Controller TLP Transaction Ordering Rules	15-102
15-122	PCI Express TLP Header Configuration	15-104
15-123	Internal Platform (OCeaN) Message Data Format	15-106
15-124	PCI Express ATMU Outbound Messages	15-107

Tables

Table Number	Title	Page Number
15-125	PCI Express RC Inbound Message Handling	15-108
15-126	PCI Express EP Inbound Message Handling	15-109
15-127	PCI Express Internal Controller Interrupt Sources	15-112
15-128	Error Conditions	15-113
15-129	Initial credit advertisement	15-117
15-130	Power Management State Supported	15-118
16-1	ULPI Signal Descriptions	16-3
16-2	USB Interface Memory Map	16-4
16-3	CAPLENGTH Register Field Descriptions	16-6
16-4	HCIVERSION Register Field Descriptions	16-7
16-5	HCSPARAMS Register Field Descriptions	16-7
16-6	HCCPARAMS Register Field Descriptions	16-8
16-7	DCIVERSION Register Field Descriptions	16-9
16-8	DCCPARAMS Register Field Descriptions	16-9
16-9	USBCMD Register Field Descriptions	16-10
16-10	USBSTS Register Field Descriptions	16-13
16-11	USBINTR Register Field Descriptions	16-15
16-12	FRINDEX Register Field Descriptions	16-17
16-13	FRINDEX N Values	16-17
16-14	PERIODICLISTBASE Register Field Descriptions	16-18
16-15	DEVICEADDR Register Field Descriptions	16-18
16-16	ASYNCLISTADDR Register Field Descriptions	16-19
16-17	ENDPOINTLISTADDR Register Field Descriptions	16-19
16-18	BURSTSIZE Register Field Descriptions	16-20
16-19	TXFILLTUNING Register Field Descriptions	16-21
16-20	ULPI VIEWPORT Field Descriptions	16-22
16-21	CONFIGFLAG Register Field Descriptions	16-23
16-22	PORTSC Register Field Descriptions	16-24
16-23	USBMODE Register Field Descriptions	16-29
16-24	ENDPTSETUPSTAT Register Field Descriptions	16-30
16-25	ENDPTPRIME Register Field Descriptions	16-30
16-26	ENDPTFLUSH Register Field Descriptions	16-31
16-27	ENDPTSTATUS Register Field Descriptions	16-32
16-28	ENDPTCOMPLETE Register Field Descriptions	16-32
16-29	ENDPTCTRL0 Register Field Descriptions	16-33
16-30	ENDPTCTRL*n* Register Field Descriptions	16-34
16-31	SNOOP*n* Register Field Descriptions	16-36
16-32	AGE_CNT_THRESH Register Field Descriptions	16-37
16-33	PRI_CTRL Register Field Descriptions	16-38
16-34	SI_CTRL Register Field Descriptions	16-38
16-35	CONTROL Register Field Descriptions	16-39

Tables

Table Number	Title	Page Number
16-36	Supported PHY Interfaces	16-40
16-37	Typ Field Encodings	16-42
16-38	Next Schedule Element Pointer	16-44
16-39	iTD Transaction Status and Control	16-45
16-40	Buffer Pointer Page 0 (Plus)	16-46
16-41	iTD Buffer Pointer Page 1 (Plus)	16-46
16-42	Buffer Pointer Page 2 (Plus)	16-47
16-43	Buffer Pointer Page 3–6	16-47
16-44	Next Link Pointer	16-48
16-45	Endpoint and Transaction Translator Characteristics	16-48
16-46	Microframe Schedule Control	16-49
16-47	siTD Transfer Status and Control	16-49
16-48	siTD Buffer Pointer Page 0 (Plus)	16-50
16-49	siTD Buffer Pointer Page 1 (Plus)	16-51
16-50	siTD Back Link Pointer	16-51
16-51	qTD Next Element Transfer Pointer (DWord 0)	16-52
16-52	qTD Alternate Next Element Transfer Pointer (DWord 1)	16-52
16-53	qTD Token (DWord 2)	16-53
16-54	qTD Buffer Pointer	16-56
16-55	Queue Head DWord 0	16-57
16-56	Endpoint Characteristics: Queue Head DWord 1	16-58
16-57	Endpoint Capabilities: Queue Head DWord 2	16-59
16-58	Current qTD Link Pointer	16-60
16-59	Host-Controller Rules for Bits in Overlay (DWords 5, 6, 8, and 9)	16-61
16-60	FSTN Normal Path Pointer	16-62
16-61	FSTN Back Path Link Pointer	16-62
16-62	Behavior During Wake-Up Events	16-66
16-63	Operation of FRINDEX and SOFV (SOF Value Register)	16-70
16-64	Example Periodic Reference Patterns for Interrupt Transfers	16-83
16-65	Ping Control State Transition Table	16-84
16-66	Interrupt IN/OUT Do Complete Split State Execution Criteria	16-98
16-67	Initial Conditions for OUT siTD TP and T-Count Fields	16-107
16-68	Transaction Position (TP)/Transaction Count (T-Count) Transition Table	16-107
16-69	Summary siTD Split Transaction State	16-111
16-70	Example Case 2a—Software Scheduling siTDs for an IN Endpoint	16-112
16-71	Summary of Transaction Errors	16-115
16-72	Summary Behavior on Host System Errors	16-118
16-73	Endpoint Capabilities/Characteristics	16-120
16-74	Current dTD Pointer	16-121
16-75	Multiple Mode Control	16-122
16-76	Next dTD Pointer	16-122

Tables

Table Number	Title	Page Number
16-77	dTD Token	16-123
16-78	Buffer Pointer Page 0	16-123
16-79	Buffer Pointer Page 1	16-124
16-80	Buffer Pointer Pages 2–4	16-124
16-81	Device Controller State Information Bits	16-126
16-82	Device Controller Endpoint Initialization	16-129
16-83	Device Controller Stall Response Matrix	16-130
16-84	Variable Length Transfer Protocol Example (ZLT = 0)	16-132
16-85	Variable Length Transfer Protocol Example (ZLT = 1)	16-132
16-86	Interrupt/Bulk Endpoint Bus Response Matrix	16-133
16-87	Control Endpoint Bus Response Matrix	16-135
16-88	Isochronous Endpoint Bus Response Matrix	16-138
16-89	Device Error Matrix	16-143
16-90	Error Descriptions	16-143
16-91	Interrupt Handling Order	16-143
16-92	Low Frequency Interrupt Events	16-144
16-93	Error Interrupt Events	16-144
16-94	Functional Differences Between EHCI and EHCI with Embedded TT	16-146
16-95	Emulated Handshakes	16-147
17-1	Signal Properties	17-4
17-2	eSDHC Memory Map	17-5
17-3	DSADDR Field Description	17-6
17-4	BLKATTR Field Descriptions	17-7
17-5	CMDARG Field Descriptions	17-7
17-6	XFERTYP Field Descriptions	17-8
17-7	Determination of Transfer Type	17-10
17-8	Relation Between Parameters and Name of Response Type	17-10
17-9	Response Bit Definition for Each Response Type	17-11
17-10	DATPORT Field Descriptions	17-12
17-11	PRSSTAT Field Descriptions	17-13
17-12	PROCTL Field Descriptions	17-17
17-13	SYSCTL Field Descriptions	17-19
17-14	IRQSTAT Field Descriptions	17-22
17-15	Relation Between Command Timeout Error and Command Complete Status	17-24
17-16	Relation Between Data Timeout Error and Transfer Complete Status	17-25
17-17	Relation Between Command CRC Error and Command Timeout Error	17-25
17-18	IRQSTATEN Field Descriptions	17-26
17-19	IRQSIGEN Field Descriptions	17-28
17-20	AUTOC12ERR Field Descriptions	17-30
17-21	Relationship Between Command CRC Error and Command Timeout Error for Auto CMD12	17-31

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Tables

Table Number	Title	Page Number
17-22	HOSTCAPBLT Field Descriptions	17-32
17-23	WML Field Descriptions	17-33
17-24	FEVT Field Descriptions	17-34
17-25	HOSTVER Field Descriptions	17-35
17-26	DCR Field Descriptions	17-36
17-27	Commands for MMC/SD	17-54
17-28	EXT_CSD Access Modes	17-60
18-1	Signal Properties	18-4
18-2	Detailed Signal Descriptions	18-4
18-3	eSPI Registers	18-5
18-4	SPMODE Field Descriptions	18-6
18-5	SPIE Field Descriptions	18-7
18-6	SPIM Field Descriptions	18-8
18-7	SPCOM Field Descriptions	18-9
18-8	SPMODE0 Field Descriptions	18-12
18-9	SPMODE1 Field Descriptions	18-13
18-10	SPMODE2 Field Descriptions	18-15
18-11	SPMODE3 Field Descriptions	18-16
19-1	Example Descriptor	19-5
19-2	SEC Address Map	19-11
19-3	SEC Address Map	19-12
19-4	Header Dword Bit Definitions	19-18
19-5	Header Dword Writeback Bit Definitions	19-19
19-6	EU_SEL0 and EU_SEL1 Values	19-20
19-7	Descriptor Types	19-21
19-8	Pointer Dword Field Definitions	19-23
19-9	Link Table Field Definitions	19-24
19-10	Descriptor Format Summary	19-28
19-11	Channel Configuration Register Fields	19-35
19-12	Writeback Options	19-37
19-13	Done Interrupt Options	19-38
19-14	Channel Status Register Field Descriptions	19-39
19-15	Channel Status Register Error Field Definitions	19-40
19-16	Current Descriptor Pointer Register Fields	19-41
19-17	Fetch FIFO Enqueue Register Field Descriptions	19-42
19-18	Channel Assignment Value	19-48
19-19	Field Names in Interrupt Enable, Interrupt Status, and Interrupt Clear Registers	19-50
19-20	IP Block Revision Register Fields	19-53
19-21	Master Control Register Fields	19-53
19-22	AESU Mode Register Field Descriptions	19-57
19-23	AES Cipher Modes	19-59

Tables

Table Number	Title	Page Number
19-24	Use of Data Size Register	19-60
19-25	AESU Reset Control Register Field Descriptions	19-61
19-26	AESU Status Register Field Descriptions	19-62
19-27	AESU Interrupt Status Register Field Descriptions	19-63
19-28	AESU Interrupt Mask Register Field Descriptions	19-65
19-29	AESU Context Registers for Integrity Modes	19-70
19-30	AESU Context Registers for Modes Providing Confidentiality and Integrity	19-73
19-31	GCM Cipher Mode Auxiliary Bit Definitions	19-78
19-32	GCM Encryption Context	19-80
19-33	GCM Decryption Context	19-81
19-34	GCM with ICV Context	19-82
19-35	GCM-GHASH Context	19-83
19-36	CRCU Mode Register Field Description	19-87
19-37	CRCU Reset Control Register Field Descriptions	19-89
19-38	CRCU Status Register Bit Definitions	19-90
19-39	CRCU Interrupt Status Register Bit Definitions	19-91
19-40	CRCU Interrupt Mask Register Bit Definitions	19-93
19-41	DEU Mode Register Field Descriptions	19-98
19-42	DEU Cipher Modes	19-98
19-43	DEU Key Size Register Field Descriptions	19-99
19-44	DEU Reset Control Register Field Descriptions	19-100
19-45	DEU Status Register	19-100
19-46	DEU Interrupt Status Register Field Descriptions	19-102
19-47	DEU Interrupt Mask Register Field Descriptions	19-103
19-48	MDEU Mode Register in Old Configuration	19-107
19-49	MDEU Mode Register in New Configuration	19-109
19-50	Mode Register—HMAC or SSL-MAC Generated by Single Descriptor	19-110
19-51	Mode Register—HMAC Generated Across a Sequence of Descriptors	19-111
19-52	MDEU Reset Control Register Field Descriptions	19-112
19-53	MDEU Status Register Field Descriptions	19-113
19-54	MDEU Interrupt Status Register Field Descriptions	19-114
19-55	MDEU Interrupt Mask Register Field Descriptions	19-116
19-56	ROUTINE Field Description	19-122
19-57	PKEU Reset Control Register Field Descriptions	19-124
19-58	PKEU Status Register Field Descriptions	19-125
19-59	PKEU Interrupt Status Register Field Descriptions	19-127
19-60	PKEU Interrupt Mask Register Field Descriptions	19-128
19-61	RNGU Reset Control Register Field Descriptions	19-132
19-62	RNGU Status Register Field Descriptions	19-132
19-63	RNGU Interrupt Status Register Field Descriptions	19-134
19-64	RNGU Interrupt Mask Register Field Descriptions	19-135

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Tables

Table Number	Title	Page Number
20-1	External Signal Summary	20-2
20-2	Detailed Signal Descriptions	20-2
20-3	Global Utilities Block Register Summary	20-3
20-4	PORPLLSR Field Descriptions	20-6
20-5	PORBMSR Field Descriptions	20-7
20-6	PORDEVSR Field Descriptions	20-8
20-7	PORDBGMSR Field Descriptions	20-9
20-8	PORDEVSR2 Field Descriptions	20-10
20-9	GPPORCR Field Descriptions	20-11
20-10	PMUXCR Field Descriptions	20-12
20-11	DEVDISR Field Descriptions	20-15
20-12	POWMGTCSR Field Descriptions	20-17
20-13	PMCDR Register Field Descriptions	20-19
20-14	MCPSUMR Field Descriptions	20-20
20-15	RSTRSCR Field Descriptions	20-21
20-16	ECTRSTCR Field Descriptions	20-21
20-17	AUTORSTSR Field Descriptions	20-22
20-18	PVR Field Descriptions	20-23
20-19	SVR Field Descriptions	20-24
20-20	RSTCR Field Descriptions	20-24
20-21	IOVSELSR Field Descriptions	20-25
20-22	CPODRA–CPODRC Field Descriptions	20-26
20-23	CPODRA–CPODRC Field Descriptions	20-27
20-24	CPDIR1A-CPDIR1C and CPDIR2A–CPDIR2C Field Descriptions	20-28
20-25	CPPAR1A–CPPAR1C and CPPAR2A–CPPAR2C Field Descriptions	20-29
20-26	CEIMXCR0–CEIMXCR3 Field Descriptions	20-30
20-27	CEIMXMASK Field Descriptions	20-30
20-28	CEIMXPOLAR Field Descriptions	20-31
20-29	DDRCLKDR Field Descriptions	20-31
20-30	CLKOCR Field Descriptions	20-32
20-31	ECMCR Field Descriptions	20-33
20-32	SRDSCR0 Field Descriptions	20-34
20-33	SRDSCR1 Field Descriptions	20-35
20-34	SRDSCR2 Field Descriptions	20-36
20-35	SRDSCR3 Field Descriptions	20-37
20-36	SRDSCR4 Field Descriptions	20-40
20-37	P1021 Power Management Modes—Basic Description	20-43
20-38	Power Management Entry Protocol and Initiating Functional Units	20-45
21-1	Control Register Memory Map	21-4
21-2	PMGC0 Field Descriptions	21-6
21-3	PMLCA0 Field Descriptions	21-7

Tables

Table Number	Title	Page Number
21-4	PMLCA1–PMLCA11 Field Descriptions	21-7
21-5	PMLCB0 Field Descriptions	21-8
21-6	PMLCB*n* Field Descriptions	21-9
21-7	PMC0 Field Descriptions	21-11
21-8	PMC[1–9] Field Descriptions	21-11
21-9	Burst Definition	21-14
21-10	Performance Monitor Events	21-17
21-11	Register Settings for Counting Examples	21-27
21-12	PMGC0 and PMLCAn Settings	21-27
22-1	POR Configuration Settings and Debug Modes	22-3
22-2	Watchpoint Monitor Modes	22-4
22-3	Trace Buffer Modes	22-5
22-4	Debug, Watchpoint, and Test Signal Summary	22-6
22-5	Debug Signals—Detailed Signal Descriptions	22-7
22-6	Watchpoint and Trigger Signals—Detailed Signal Descriptions	22-8
22-7	JTAG Test and Other Signals—Detailed Signal Descriptions	22-8
22-8	Debug and Watchpoint Monitor Memory Map	22-10
22-9	WMCR0 Field Descriptions	22-11
22-10	WMCR1 Field Descriptions	22-13
22-11	WMAR Field Descriptions	22-13
22-12	WMAMR Field Descriptions	22-14
22-13	WMTMR Field Descriptions	22-14
22-14	Transaction Types by Interface	22-15
22-15	WMSR Field Descriptions	22-16
22-16	TBCR0 Field Descriptions	22-17
22-17	TBCR1 Field Descriptions	22-18
22-18	TBAR Field Descriptions	22-19
22-19	TBAMR Field Descriptions	22-20
22-20	TBTMR Field Descriptions	22-20
22-21	TBSR Field Descriptions	22-21
22-22	TBACR Field Descriptions	22-22
22-23	TBADHR Field Descriptions	22-23
22-24	TBADR Field Descriptions	22-23
22-25	PCIDR Field Descriptions	22-24
22-26	CCIDR Field Descriptions	22-24
22-27	TOSR Field Descriptions	22-25
22-28	Source and Target ID Values	22-26
22-29	CMD Trace Buffer Entry Field Descriptions (TBCR1[IFSEL] = 000)	22-29
22-30	PCI Express Trace Buffer Entry Field Descriptions	22-30
23-1	RAM Microcode Configurations Offered for the P1021	23-2
23-2	QEIWRM Chapters and P1021 Implementation	23-4

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Tables

Table Number	Title	Page Number
23-3	Default Parameter RAM Base Addresses	23-8
23-4	Clock Source Options—External Clock Signals	23-11
23-5	Clock Source Options—Internal Clock	23-11
23-6	Clock Source Options—UART Autobaud Clock Options	23-12
23-7	BRGC*n* Field Descriptions	23-13
23-8	BRG External Clock Source Options for the P1021	23-14
23-9	Parameter RAM—UCC Default Base Addresses	23-15
A-1	Local Configuration Control Registers	24-1
A-2	Local Access Windows Registers	24-1
A-3	ECM Registers	24-2
A-4	DDR Memory Controller Registers	24-3
A-5	I^2C Controller 1 & 2 Registers	24-5
A-6	DUART Registers	24-5
A-7	Enhanced Local Bus Controller Registers	24-6
A-8	eSPI Registers	24-8
A-9	PCI Express Controller 1 & 2 Registers	24-8
A-10	L2 Cache Registers	24-12
A-11	DMA Controller Registers	24-13
A-12	USB Dual Role Controller 1 & 2 Registers	24-16
A-13	eTSEC 1, 2, & 3 MDIO Registers	24-18
A-14	eSHDC Registers	24-18
A-15	Security Engine Registers	24-19
A-16	PIC Global Registers	24-24
A-17	PIC Interrupt Source Registers	24-28
A-18	PIC Processor (per-CPU) Registers	24-34
A-19	eTSEC Group Registers	24-35
A-20	Global Utilities Registers	24-46
A-21	Performance Monitor Registers	24-48
A-22	Watchpoint Monitor and Trace Buffer Registers	24-49
A-23	SerDes Control Registers	24-50
A-24	QUICC Engine High-Level Memory Map	24-51
A-25	Detailed QUICC Engine Memory Map	24-53

About This Book

This reference manual defines the functionality of the P1021. This device integrates dual e500v2 processor cores based on Power Architecture™ technology with system logic required for networking, telecommunications, and wireless infrastructure applications. The e500v2 core is a low-power implementation of resources defined for embedded processors by the Power instruction set architecture (Power ISA). The e500 is a 32-bit implementation using the lower words in the 64-bit general-purpose registers (GPRs). This book is intended as a companion to the *PowerPC e500 Core Family Reference Manual*.

Audience

It is assumed that the reader understands operating systems, microprocessor system design, and the basic principles of RISC processing.

Organization

Following is a summary and a brief description of the major parts of this reference manual:

Part I, "Overview," describes the many features of the P1021 integrated processor at an overview level. The following chapters are included:

- Chapter 1, "Overview," provides a high-level description of features and functionality of the P1021 integrated processor. It describes the device, its interfaces, and its programming model. Functional operation with emphasis on peripheral functions is also described.
- Chapter 2, "Memory Map," describes the device memory map. An overview of the local address map is followed by a description of how local access windows are used to define the local address map. The inbound and outbound address translation mechanisms used to map to and from external memory spaces are described next.
- Chapter 3, "Signal Descriptions," provides a listing of all the device's external signals, cross-references for signals that serve multiple functions, output signal states at reset, and reset configuration signals (and the modes they define).
- Chapter 4, "Reset, Clocking, and Initialization," describes device hard and soft resets, the power-on reset (POR) sequence, power-on reset configuration, clocking, and initialization.

Part II, "e500 Core Complex and L2 Cache," describes the many features of the P1021 core processor at an overview level and the interaction between the core complex and the L2 cache. The following chapters are included:

- Chapter 5, "e500 Core Integration Details," provides an overview of the e500v2 core processors and the L1 caches and MMU that, together with the cores, comprise the core complex.

- Chapter 6, “L2 Look-Aside Cache/SRAM,” describes the device’s L2 cache. Note that the L2 cache can also be addressed directly as memory-mapped SRAM.

Part III, “Memory, Security, and I/O Interfaces,” defines the memory, security, and I/O interfaces and how these blocks interact with one another and with other blocks on the device. The following chapters are included:

- Chapter 7, “e500 Coherency Module,” defines the e500 coherency module and how it facilitates communication between the e500v2 core complex, the L2 cache, and the other blocks that comprise the coherent memory domain of the P1021.

  The ECM provides a mechanism for I/O-initiated transactions to snoop the core complex bus (CCB) of the e500v2 core in order to maintain coherency across cacheable local memory. It also provides a flexible, easily expandable switch-type structure for e500v2- and I/O-initiated transactions to be routed (dispatched) to target modules on the device.
- Chapter 8, “DDR Memory Controller,” describes the DDR2/DDR3 SDRAM memory controller. This fully programmable controller supports most DDR2/DDR3 memories available today, including both buffered and unbuffered devices. Built-in error checking and correction (ECC) ensures very low bit-error rates for reliable high-frequency operation. Dynamic power management and auto-precharge modes simplify memory system design, while ECC error injection supports rapid system debug.
- Chapter 9, “Programmable Interrupt Controller (PIC),” describes the embedded programmable interrupt controller (PIC). The PIC is an OpenPIC-compliant interrupt controller that provides interrupt management and is responsible for receiving hardware-generated interrupts from different sources (both internal and external), prioritizing them, and delivering them to the CPU for servicing.
- Chapter 10, “I2C Interfaces,” describes the inter-IC (I^2C) bus controllers. These synchronous, serial, bidirectional, multi-master buses allow two-wire connection of devices such as microcontrollers, EEPROMs, real-time clock devices, A/D converters, and LCDs. The P1021 powers up in boot sequencer mode, allowing the I^2C1 controller to initialize configuration registers.
- Chapter 11, “DUART,” describes the (dual) universal asynchronous receiver/transmitters (UARTs), which feature a PC16552D-compatible programming model. These independent UARTs are provided specifically to support system debugging.
- Chapter 12, “Enhanced Local Bus Controller,” describes the local bus controller. The main component of the local bus controller (LBC) is its memory controller, which provides a seamless interface to many types of memory devices and peripherals. The memory controller is responsible for controlling eight memory banks shared by a NAND Flash control machine (FCM), a general-purpose chip-select machine (GPCM), and up to three user-programmable machines (UPMs). As such, it supports a minimal glue logic interface to SRAM, EPROM, Flash EPROM, burstable RAM, regular DRAM devices, extended data output DRAM devices, and other peripherals.
- Chapter 13, “DMA Controller,” describes the four-channel general-purpose DMA controller of the P1021. The DMA controller transfers blocks of data independent of the e500v2 core or external hosts. Data movement occurs among the local address space. The DMA controller has four

high-speed channels. Both the e500 core and external masters can initiate a DMA transfer. All channels are capable of complex data movement and advanced transaction chaining.

- Chapter 15, "PCI Express Interface Controller," describes the two PCI-Express controllers of the P1021. Each controller is compliant with the *PCI Express Base Specification Revision 1.0a*. The physical layer of these controllers operate at 2.5 Gbaud per lane. Configuration options allow multiple width configurations among the two controllers.
- Chapter 14, "Enhanced Three-Speed Ethernet Controllers," describes the three enhanced three-speed Ethernet controllers (eTSECs) of the P1021. These controllers provide 10 Mbps, 100 Mbps, and 1 Gbps Ethernet support with a complete set of media-independent interface options including MII, RMII, RGMII and SGMII. Each controller provides very high throughput using a captive DMA channel and direct connection to the P1021 memory coherency module, hardware offload acceleration capabilities, and quality of service support. They are backward compatible with PowerQUICC III TSEC controllers.
- Chapter 17, "Enhanced Secure Digital Host Controller," describes the enhanced secure digital host controller (eSDHC), which provides an interface between the P1021 and several types of memory cards including multi-media cards (MMC) and secure digital (SD).
- Chapter 16, "Universal Serial Bus Interface," describes the universal serial bus (USB) interface. The USB DR module is a USB 2.0-compliant serial interface engine for implementing a USB interface. The registers and data structures are based on the *Enhanced Host Controller Interface Specification for Universal Serial Bus* (EHCI) from Intel Corporation. The USB DR module can act as a host or as a device on the USB bus.
- Chapter 18, "Enhanced Serial Peripheral Interface," describes the serial peripheral interface (SPI), which allows data exchange between MPC85xx family devices. It can also be used to communicate with peripheral devices such as EEPROMs, real-time clocks, A/D converters, and ISDN devices.
- Chapter 19, "Security Engine (SEC) 3.3.2," describes the SEC 3.3.2, which is designed to offload computationally intensive security functions, such as key generation and exchange, authentication, and bulk encryption from the cores of the device. It is optimized to process all the algorithms associated with IPSec.

Part IV, "Global Functions and Debug," defines other global blocks of the P1021. The following chapters are included:

- Chapter 21, "Device Performance Monitor," describes the device performance monitor. Note that this performance monitor is similar to but separate from the performance monitor implemented on the e500v2 core.
- Chapter 20, "Global Utilities," defines the device's global utilities. These include power management, I/O device enabling, power-on-reset (POR) configuration monitoring, general-purpose I/O signal use, and multiplexing for the interrupt and local bus chip select signals.
- Chapter 22, "Debug Features and Watchpoint Facility," describes the debug features and watchpoint monitor.

Part V, "QUICC Engine Overview," defines the QUICC Engine block at a high level.

- Chapter 23, "QUICC Engine Block on the P1021," describes the QUICC Engine block of the P1021 at a high level.

This reference manual also includes the following:

- Appendix A, "Complete List of Configuration, Control, and Status Registers," provides a complete listing of registers within the CCSR space.
- Appendix B, "P1012—A Single Core Version," provides a block diagram of the single-core version of the P1021, known as the P1012.
- Appendix C, "Revision History," lists the major differences between revisions of the *P1021 QorIQ Integrated Processor Reference Manual*.

Suggested Reading

This section lists additional reading that provides background for the information in this manual as well as general information about the architecture.

General Information

The following documentation, published by Morgan-Kaufmann Publishers, 340 Pine Street, Sixth Floor, San Francisco, CA, provides useful information about the Power Architecture and computer architecture in general:

- *The PowerPC Architecture: A Specification for a New Family of RISC Processors*, Second Edition, by International Business Machines, Inc.
- *Computer Architecture: A Quantitative Approach*, Third Edition, by John L. Hennessy and David A. Patterson
- *Computer Organization and Design: The Hardware/Software Interface*, Third Edition, by David A. Patterson and John L. Hennessy

Related Documentation

Freescale documentation is available from the sources listed on the back cover of this manual; the document order numbers are included in parentheses for ease in ordering:

- *EREF: A Programmer's Reference Manual for Freescale Embedded Processors*—This book provides a higher-level view of the programming model as it is defined for embedded environment processors by the Power ISA™ and by Freescale's implementation standards (EIS).
- Reference manuals (formerly called user's manuals)—These books provide details about individual implementations.
- Addenda/errata to reference or user's manuals—Because some processors have follow-on parts an addendum is provided that describes the additional features and functionality changes. These addenda are intended for use with the corresponding reference or user's manuals.
- Hardware specifications—Hardware specifications provide specific data regarding bus timing, signal behavior, and AC, DC, and thermal characteristics, as well as other design considerations.
- Technical summaries—Each device has a technical summary that provides an overview of its features. This document is roughly equivalent to the overview (Chapter 1) of an implementation's reference or user's manual.

- Application notes—These short documents address specific design issues useful to programmers and engineers working with Freescale processors.

Additional literature is published as new processors become available. For a current list of documentation, refer to http://www.freescale.com.

Conventions

This document uses the following notational conventions:

cleared/set	When a bit takes the value zero, it is said to be cleared; when it takes a value of one, it is said to be set.
mnemonics	Instruction mnemonics are shown in lowercase bold.
italics	Italics indicate variable command parameters, for example, **bcctr***x*.
	Book titles in text are set in italics
	Internal signals are set in lowercase italics, for example, $\overline{core_int}$
0x0	Prefix to denote hexadecimal number
0b0	Prefix to denote binary number
rA, **r**B	Instruction syntax used to identify a source GPR
rD	Instruction syntax used to identify a destination GPR
REG[FIELD]	Abbreviations for registers are shown in uppercase text. Specific bits, fields, or ranges appear in brackets. For example, MSR[LE] refers to the little-endian mode enable bit in the machine state register.
x	In some contexts, such as signal encodings, an unitalicized x indicates a don't care.
x	An italicized *x* indicates an alphanumeric variable.
n	An italicized *n* indicates a numeric variable.
¬	NOT logical operator
&	AND logical operator
|	OR logical operator
||	Concatenation, for example TCR[WP]||TCR[WPEXT]
—	Indicates a reserved bit field in an e500 register. Although these bits can be written to as ones or zeros, they are always read as zeros.
R 0 W	Indicates a reserved bit field in a memory-mapped register. Although these bits can be written to as ones or zeros, they are always read as zeros.
R FIELDNAME W	Indicates a read-only bit field in a memory-mapped register.
R W FIELDNAME	Indicates a write-only bit field in a memory-mapped register. Although these bits

can be written to as ones or zeros, they are always read as zeros.

Signal Conventions

$\overline{\text{OVERBAR}}$	An overbar indicates that a signal is active-low.
lowercase_italics	Lowercase italics is used to indicate internal signals.
lowercase_plaintext	Lowercase plain text is used to indicate signals that are used for configuration. For more information, see Section 3.2, “Configuration Signals Sampled at Reset.”

Acronyms and Abbreviations

Table i contains acronyms and abbreviations used in this document.

Table i. Acronyms and Abbreviated Terms

Term	Meaning
ADB	Allowable disconnect boundary
ATM	Asynchronous transfer mode
ATMU	Address translation and mapping unit
BD	Buffer descriptor
BIST	Built-in self test
BRI	Basic rate interface
BTB	Branch target buffer
BUID	Bus unit ID
CAM	Content-addressable memory
CCB	Core complex bus
CCSR	Configuration control and status register
CEPT	Conférence des administrations européenes des postes et télécommunications (European Conference of Postal and Telecommunications Administrations)
COL	Collision
CRC	Cyclic redundancy check
CRS	Carrier sense
DDR	Double data rate
DMA	Direct memory access
DPLL	Digital phase-locked loop
DRAM	Dynamic random access memory
DUART	Dual universal asynchronous receiver/transmitter
EA	Effective address
ECC	Error checking and correction
ECM	e500 coherency module
EEST	Enhanced Ethernet serial transceiver
EHPI	Enhanced host port interface
EPROM	Erasable programmable read-only memory
FCS	Frame-check sequence
FEC	10/100 fast Ethernet controller
GCI	General circuit interface
GPCM	General-purpose chip-select machine
GPR	General-purpose register

Table i. Acronyms and Abbreviated Terms (continued)

Term	Meaning
GUI	Graphical user interface
HDLC	High-level data link control
I^2C	Inter-integrated circuit
IDL	Inter-chip digital link
IEEE	Institute of Electrical and Electronics Engineers
IPG	Interpacket gap
IrDA	Infrared Data Association
ISDN	Integrated services digital network
ITLB	Instruction translation lookaside buffer
IU	Integer unit
JTAG	Joint Test Action Group
LAE	Local access error
LAW	Local access window
LBC	Local bus controller
LIFO	Last-in-first-out
LRU	Least recently used
LSB	Least-significant byte
lsb	Least-significant bit
LSU	Load/store unit
MAC	Multiply accumulate, media access control
MDI	Medium-dependent interface
MESI	Modified/exclusive/shared/invalid—cache coherency protocol
MII	Media independent interface
MMU	Memory management unit
MSB	Most-significant byte
msb	Most-significant bit
NMSI	Nonmultiplexed serial interface
No-op	No operation
OCeaN	On-chip network
OSI	Open systems interconnection
PCI	Peripheral component interconnect bus
PCMCIA	Personal Computer Memory Card International Association
PCS	Physical coding sublayer
PIC	Programmable interrupt controller
PMA	Physical medium attachment

Table i. Acronyms and Abbreviated Terms (continued)

Term	Meaning
PMD	Physical medium dependent
POR	Power-on reset
PRI	Primary rate interface
RGMII	Reduced gigabit media independent interface
RISC	Reduced instruction set computing
RTOS	Real-time operating system
RWITM	Read with intent to modify
RWM	Read modify write
Rx	Receive
RxBD	Receive buffer descriptor
SCC	Serial communication controller
SCP	Serial control port
SDLC	Synchronous data link control
SDMA	Serial DMA
SFD	Start frame delimiter
SI	Serial interface
SIU	System interface unit
SMC	Serial management controller
SNA	Systems network architecture
SPI	Serial peripheral interface
SPR	Special-purpose register
SRAM	Static random access memory
TAP	Test access port
TBI	Ten-bit interface
TLB	Translation lookaside buffer
TSA	Time-slot assigner
TSEC	Three-speed Ethernet controller
Tx	Transmit
TxBD	Transmit buffer descriptor
UART	Universal asynchronous receiver/transmitter
UPM	User-programmable machine
UTP	Unshielded twisted pair
VA	Virtual address
ZBT	Zero bus turnaround

Part I
Overview

Part I describes the many features of the P1021 integrated communications processor at an overview level. The following chapters are included:

Chapter 1, “Overview,” provides a high-level description of features and functionality of the P1021 integrated communications processor. It describes the P1021, its interfaces, and programming model. Functional operation, with emphasis on peripheral functions, is also described.

Chapter 2, “Memory Map,” describes the P1021 memory map. An overview of the local address map is followed by a description of how local access windows are used to define the local address map. The inbound and outbound address translation mechanisms used to map to and from external memory spaces are described next. Finally, the configuration, control, and status registers are described, including a complete listing of all memory-mapped registers with cross references to the sections detailing descriptions of each.

Chapter 3, “Signal Descriptions,” provides a listing of all the external signals, cross-references for signals that serve multiple functions, output signal states at reset, and reset configuration signals (and the modes they define).

Chapter 4, “Reset, Clocking, and Initialization,” describes the hard and soft resets, power-on reset sequence, power-on reset (POR) configuration, clocking, and initialization of the P1021.

Chapter 1
Overview

This document provides an overview of features and functionality of the QorIQ P1021 integrated processor. The P1021 combines dual Power Architecture™ e500v2 processor cores with system logic required for networking, wireless infrastructure, and telecommunications applications.

The P1021 offers an excellent combination of protocol and interface support including dual high-performance CPU cores, a large L2 cache, a DDR2/DDR3 memory controller, three enhanced three-speed Ethernet controllers, a USB 2.0 interface, and two PCI Express controllers. The device also supports the IEEE 1588™ precision time protocol for network synchronization over Ethernet.

1.1 P1021 Overview

This section describes the features of the device.

1.1.1 Block Diagram

Figure 1-1 shows the major functional units within the P1021.

Figure 1-1. P1021/1012 Block Diagram

1.1.2 Critical Performance Parameters

The critical performance parameters are as follows:

- e500v2 core frequency of up to 800 MHz
- 45-nm SOI process technology
- 32-bit DDR2/DDR3 SDRAM memory controller with ECC support
- Supply voltage for core/platform: 1.0 V
- Operating junction temperature (T_j) range: 0–125°C and –40–125°C (industrial specification)
- 31 × 31 mm 689-pin WB-TePBGA II (wire bond temperature-enhanced plastic BGA)

1.1.3 Chip-Level Features

Key features of the P1021 include:

- Dual (P1021) or single (P1012) high-performance Power Architecture e500v2 cores
  - 36-bit physical addressing
  - Double-precision floating-point support
  - 32-Kbyte L1 instruction cache and 32-Kbyte L1 data cache for each core
  - 533 MHz to 800 MHz core clock frequency
- 256-Kbyte L2 cache with ECC, also configurable as SRAM and stashing memory
- Three 10/100/1000 Mbps enhanced three-speed Ethernet controllers (eTSECs)
  - TCP/IP acceleration and classification capabilities
  - IEEE 1588 support
  - Lossless flow control
  - MII, RMII, RGMII and SGMII support
- QUICC Engine block
  - 32-bit RISC controller for flexible support of the communications peripherals
  - Serial DMA channel for receive and transmit on all serial channels
  - Four universal communication controllers, supporting 10/100 Mbps Ethernet/IEEE Std 802.3™ (using two RMII and one MII), ATM, HDLC, UART, and BISYNC
- High-speed interfaces (not all available simultaneously):
  - Four SerDes lanes running at 2.5 GHz (multiplexed across controllers)
  - Up to two PCI express interfaces (two ×1 or one ×1/×2/×4)
  - Two SGMII interfaces
- High-speed USB controller (USB 2.0)
  - Host and device support
  - Enhanced host controller interface (EHCI)
  - ULPI interface to PHY
- Enhanced secure digital host controller (SD/MMC)
- Serial peripheral interface
- Integrated security engine (SEC 3.3.2)
  - Crypto algorithm support includes 3DES, AES, MD5/SHA, RSA/ECC, and FIPS deterministic RNG
  - Single pass encryption/message authentication for common security protocols (IPsec, SSL, SRTP, and WiMax)
  - XOR acceleration
- 32-bit DDR2/DDR3 SDRAM memory controller with ECC support
- Programmable interrupt controller (PIC) compliant with Open-PIC standard
- Four-channel DMA controller
- DUART, timers and two I^2C controllers
- Enhanced local bus controller (eLBC)
- 16 general-purpose I/O signals

These features are described in greater detail in subsequent sections.

NOTE

The P1021 is also available without a security engine. All specifications other than those relating to security apply to the non-security version exactly as described in this document.

1.2 P1021 Application Examples

The following section provides block diagrams of different applications. The P1021 is a very flexible device and can be configured to meet many system application needs.

Both cores can operate in a symmetric multiprocessing mode to achieve higher performance, or they can run independent operating systems, each performing separate tasks. This flexibility enables application developers to assign distinct processing resources to distinct tasks that need guaranteed performance. For example, one core can manage a data plane and the other a control plane.

The value proposition of a dual-core device is further enhanced by a high degree of peripheral integration of system controllers such as DDR controllers. A device with faster internal buses can entirely replace the system controller where a discrete processor without integration was used previously.

1.2.1 Integrated Services Router

The integrated services routers are typically used in small office to connect and provide secure VPN to headquarters or remote workers. These products have the capability to support routing, Layer 2 switching, security, and IP-PBX. Figure 1-2 shows how the P1021 is ideal for this application, where it enables secure data, voice, and wireless communications in a single easy to manage platform.

Figure 1-2. Integrated Services Router

1.2.2 Home Office/Micro Office Gateway

Figure 1-3 shows how the P1021 is well suited for the home and micro office market. With its dual-core architecture, it easily supports all required data, voice, security, and wireless services. Voice framework

can be run on one of the cores to support soft DSP functionality, and the QUICC Engine can offload the protocol processing, leaving the second CPU to support exception handling and value added services.

Figure 1-3. Home Office/Micro Office Gateway

1.3 P1021 Architecture Overview

This section contains a high-level view of the device architecture.

1.3.1 e500v2 Cores and Memory Unit

The P1021 contains two high-performance 32-bit e500v2 cores that implement Power Architecture technology. In addition to 36-bit physical addressing, this version of the e500 core includes:

- SPE double-precision floating-point instruction set using 64-bit operands
- SPE embedded vector and scalar single-precision floating-point instruction set using 32- or 64-bit operands
- 32-Kbyte L1 instruction cache and 32-Kbyte L1 data cache with parity protection

The device also contains 256 Kbytes of L2 cache/SRAM, as follows:

- Eight-way set-associative cache organization with 32-byte cache lines
- Flexible configuration (can be configured as part cache, part SRAM)
- External masters can force data to be allocated into the cache through programmed memory ranges or special transaction types (stashing).
- SRAM features include the following:
  - I/O devices access SRAM regions by marking transactions as snoopable (global).
  - Regions can reside at any aligned location in the memory map.
  - Byte-accessible ECC uses read-modify-write transaction accesses for smaller-than-cache-line accesses.

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

1.3.2 e500 Coherency Module (ECM) and Address Map

The e500 coherency module (ECM) provides a mechanism for I/O-initiated transactions to snoop the bus between the e500v2 cores and the integrated L2 cache in order to maintain coherency across local cacheable memory. It also provides a flexible switch-type structure for core- and I/O-initiated transactions to be routed or dispatched to target modules on the device.

The P1021 supports a flexible 36-bit physical address map. Conceptually, the address map consists of local space and external address space. The local address map is supported by twelve local access windows that define mapping within the local 36-bit (64-Gbyte) address space.

The P1021 can be made part of a larger system address space through the mapping of translation windows. This functionality is included in the address translation and mapping units (ATMUs). Both inbound and outbound translation windows are provided. The ATMUs allows the P1021 to be part of larger address maps such as that of PCI Express.

1.3.3 Integrated Security Engine (SEC 3.3.2)

The SEC is a modular and scalable security core optimized to process all the algorithms associated with IPsec, IKE, SSL/TLS, iSCSI, SRTP, IEEE 802.11i®, IEEE 802.16® (WiMAX), and IEEE 802.1AE® Std. (MACSec). Although it is not a protocol processor, the SEC is designed to perform multi-algorithmic operations (for example, 3DES-HMAC-SHA-1) in a single pass of the data. The version of the SEC used in the P1021 is specifically capable of performing single-pass security cryptographic processing for SSL 3.0, SSL 3.1/TLS 1.0, IPSec, SRTP, and 802.11i.

SEC features include the following:

- Compatible with code written for the Freescale MPC8548E, MPC8555E, and MPC8541E devices
- XOR engine for parity checking in RAID storage applications
- Four crypto channels, each supporting multi-command descriptor chains
- Cryptographic execution units:
  - PKEU—public key execution unit
  - DEU—data encryption standard execution unit
  - AESU—advanced encryption standard unit
  - MDEU—message digest execution unit
  - CRCU—cyclical redundancy check unit
  - RNGU—random number generator

1.3.4 Enhanced Three-Speed Ethernet Controllers

The P1021 has three on-chip enhanced three-speed Ethernet controllers (eTSECs). The eTSECs incorporate a media access control (MAC) sublayer that supports 10- and 100-Mbps and 1-Gbps Ethernet/802.3 networks with MII, RMII, SGMII and RGMII physical interfaces.

The P1021 eTSECs support programmable CRC generation and checking, RMON statistics, and jumbo frames of up to 9.6 Kbytes. Frame headers and buffer descriptors can be forced into the L2 cache to speed

classification or other frame processing. They are designed to comply with IEEE Std. 802.3™, 802.3u, 802.3x, 802.3z, 802.3ac, and 802.3ab.

The buffer descriptors are based on the MPC8540 three-speed Ethernet controller programming model. Each eTSEC can emulate a PowerQUICC III TSEC, allowing existing driver software to be re-used with minimal change.

Some of the key features of these controllers include:

- Flexible configuration for multiple PHY interface configurations. Table 1-1 lists available configurations.

Table 1-1. eTSEC Configuration Options[1]

eTSEC1	eTSEC2	eTSEC3
• MII • RMII • RGMII	• SGMII	• RMII • RGMII • SGMII

[1] The parallel interfaces must use the same voltage.

- TCP/IP acceleration and QoS features:
  - — IP v4 and IP v6 header recognition on receive
  - — IP v4 header checksum verification and generation
  - — TCP and UDP checksum verification and generation
  - — Per-packet configurable acceleration
  - — Recognition of VLAN, stacked (queue in queue) VLAN, 802.2, PPPoE session, MPLS stacks, and ESP/AH IP-security headers
  - — Transmission from up to eight physical queues
  - — Reception to up to eight physical queues
- Full- and half-duplex Ethernet support (1000 Mbps supports only full duplex):
  - — IEEE Std. 802.3 full-duplex flow control (automatic PAUSE frame generation or software-programmed PAUSE frame generation and recognition)
- IEEE Std. 802.1 virtual local area network (VLAN) tags and priority
- VLAN insertion and deletion
  - — Per-frame VLAN control word or default VLAN for each eTSEC
  - — Extracted VLAN control word passed to software separately
- Programmable Ethernet preamble insertion and extraction of up to 7 bytes
- MAC address recognition
- Ability to force allocation of header information and buffer descriptors into L2 cache
- Interrupt virtualization
  - — Each ring mappable to one of two separate groups for interrupt and BD management; each group associated by software with a CPU.
  - — Separate address spaces per group and for MDIO
  - — Interrupt coalescing controls per ring in multi-group mode

- Modified Weighted Round-Robin Queuing (MWRR)
- Advanced hashing logic

1.3.5 Universal Serial Bus (USB) 2.0 Controller

The P1021 USB 2.0 controller provide point-to-point connectivity complying with the *Universal Serial Bus Revision 2.0 Specification*. The USB controller can be configured to operate as a stand-alone host, stand-alone device, or both host and device functions operating simultaneously. The host and device functions are both configured to support the following types of USB transfers:

- Bulk
- Control
- Interrupt
- Isochronous

Other controller features are as follows:

- Supports USB dual-role operation and can be configured as host or device
- Supports operation as a stand-alone USB device
  - Supports one upstream facing port
  - Supports six programmable USB endpoints
- Supports operation as a stand-alone USB host controller
  - Supports USB root hub with one downstream-facing port
  - Enhanced host controller interface (EHCI) compatible
- Supports high-speed (480 Mbps), full-speed (12 Mbps), and low-speed (1.5 Mbps) operations
- Supports external PHY with UTMI+ low-pin interface (ULPI)

1.3.6 Enhanced Secure Digital Host Controller

The enhanced secure digital host controller (eSDHC) provides an interface between the host system and SD/MMC cards. The eSDHC acts as a bridge, passing host bus transactions to SD/MMC cards by sending commands and performing data accesses to or from the cards. It handles SD/MMC protocols at the transmission level. For the P1021, booting from on-chip ROM is supported through the eSDHC, as described in Section 4.5.1, “eSDHC Boot.”

The eSDHC includes the following features:

- SD bus clock frequency up to 50 MHz
- Supports 1-/4-bit SD mode, 1-/4-bit MMC modes
- Up to 200 Mbps data transfer for SD/MMC cards using 4 parallel data lines
- Supports single- and multi-block read and write
- Supports write protection switch for write operations
- Supports synchronous and asynchronous abort
- Supports pause during the data transfer at a block gap

- Supports SDIO read wait and suspend/resume operations
- Supports Auto CMD12 for multi-block transfer
- Host can initiate non-data transfer commands while the data transfer is in progress
- Embodies a fully configurable 128 × 32-bit FIFO for read/write data
- Supports internal DMA capabilities

1.3.7 Serial Peripheral Interface (SPI)

The serial peripheral interface (SPI) allows the device to exchange data between other PowerQUICC family devices, Ethernet PHYs for configuration, and peripheral devices such as EEPROMs, real-time clocks, A/D converters, and ISDN devices.

The SPI is a full-duplex, synchronous, character-oriented channel that supports a four-wire interface (receive, transmit, clock, and slave select). The SPI block consists of transmitter and receiver sections, an independent baud-rate generator, and a control unit. The P1021 also has the ability to boot from an SPI serial flash device.

The SPI receiver and transmitter each have a FIFO of 32 bytes to support more efficient transfers to and from SPI devices. The SPI interface supports RapidS for Atmel devices as well as Winbond devices dual read commands; in this mode the SPI uses two bits in parallel for reads.

1.3.8 DDR SDRAM Controller

The P1021 supports DDR2 and DDR3 SDRAM. The memory interface controls main memory accesses and provides for a maximum of 8 Gbytes of main memory.

The device supports a variety of SDRAM configurations. SDRAM banks can be built using directly-attached memory devices. Sixteen multiplexed address signals provide for device densities from 32 Mbits to 4 Gbits. Two chip select signals support up to two banks of memory. The device supports bank sizes from 32 Mbytes to 4 Gbytes. Five data masks (MDM[0:3], MDM[8]) are used to provide byte selection for memory bank writes.

The P1021 can be configured to retain the currently active SDRAM page for pipelined burst accesses. Page mode support of up to 32 simultaneously open pages can dramatically reduce access latencies for page hits. Depending on the memory system design and timing parameters, using page mode can save 3 to 4 clock cycles from subsequent burst accesses that hit in an active page.

Using ECC, the device detects and corrects all single-bit errors and detects all double-bit errors and all errors within a nibble.

The device can invoke a level of system power management by asserting the MCKE SDRAM signal on-the-fly to put the memory into a low-power sleep mode.

The P1021 offers both hardware and software options to support battery-backed main memory. In addition, the DDR controller offers an initialization bypass feature which system designers may use to prevent re-initialization of main memory during system power-on following abnormal shutdown.

1.3.9 High-Speed I/O Interfaces

The P1021 supports the SGMII and PCI Express high-speed I/O interface standards.

1.3.9.1 PCI Express Interfaces

The P1021 supports two PCI Express interfaces that are compatible with the *PCI Express Base Specification Revision 1.0a*. They are configurable at boot time to act as either root complex or endpoint.

The physical layer of the PCI Express interface operates at a transmission rate of 2.5 Gbaud (data rate of 2.0 Gbps) per lane. The theoretical unidirectional peak bandwidth is 2 Gbps per lane. Receive and transmit ports operate independently, resulting in an aggregate theoretical bandwidth of 4 Gbps per lane.

Other features of the PCI Express interface include:

- Supports two PCI Express interfaces with up to x4 link width
- Both 32- and 64-bit addressing and 256-byte maximum payload size
- Full 64-bit decode with 36-bit wide windows

1.3.9.2 SGMII

The serial gigabit media independent interface (SGMII) is a high-speed interface linking the Ethernet controller with an Ethernet PHY. SGMII uses differential signaling for electrical robustness. Only four signals are required: receive data and its inverse, and send data and its inverse. No clock signals are required.

1.3.10 QUICC Engine Subsystem

The QUICC Engine technology is a versatile communications complex that integrates several communications peripheral controllers. It provides on-chip system design for a variety of applications, particularly applications in communications and networking systems. The QUICC Engine technology has the following features:

- One 32-bit RISC controller for flexible support of the communications peripherals
- Serial DMA channel for receive and transmit on all serial channels
- Four universal communication controllers (UCCs) supporting the following protocols and interfaces (not all of them simultaneously):
  - Two 10/100 Mbps Ethernet/IEEE Std. 802.3 interfaces, using RMII
  - ATM protocol through UTOPIA
  - HDLC and Transparent controllers up to 70 Mbps full-duplex; HDLC bus up to 10 Mbps
  - UART and asynchronous HDLC
  - BISYNC up to 2 Mbps
  - QUICC multichannel controller (QMC) for 128 TDM channels
- One UTOPIA L2 interface supporting 31 multi-PHY addresses
- One serial peripheral interface (SPI)
- Four TDM interfaces, with T1/E1/J1/E3 or DS-3 serial interfaces

In addition, the following protocols are supported:

- ATM SAR up to 155 Mbps (OC-12) full duplex, with ATM traffic shaping (ATF TM4.1) for up to 256 ATM connections
- ATM AAL1 structured and unstructured circuit emulation service (CES 2.0)
- IMA and ATM transmission convergence sublayer
- ATM OAM handling features compatible with ITU-TI.610
- PPP, multilink (ML-PPP), multiclass (MC-PPP), and PPP mux in accordance with the following RFCs: 1661, 1662, 1990, 2686, 3153
- IP termination support for IPv4 and IPv6 packets including TOS, TTL, and header checksum processing
- Support for ATM statistics and Ethernet RMON/MIB statistics.
- 128 channels of HDLC/Transparent or 64 channels of SS7
- Up to 4 TDM ports
- IEEE 1588 V2 support
- RAM based microcode

1.3.10.1 High-Speed Interface Multiplexing

Table 1-2 shows the supported high-speed interface configurations. The desired configuration must be selected at power-on reset.

Table 1-2. Supported High-Speed Interface Combinations

Lanes				Gbaud	
0	**1**	**2**	**3**	**Lane0/Lane1**	**Lane2/Lane3**
PEX1: ×1	off	off	off	2.5	—
PEX1: ×4				2.5	
PEX1: ×1	PEX2: ×1	SGMII2	SGMII3	2.5	1.25
PEX1: ×2		SGMII2	SGMII3	2.5	1.25

1.3.11 Programmable Interrupt Controller (PIC)

The P1021 PIC implements the logic and programming structures of the OpenPIC architecture, providing for external interrupts (with fully nested interrupt delivery), message interrupts, internal-logic driven interrupts, and global high-resolution timers. Up to 16 programmable interrupt priority levels are supported. The PIC can be bypassed to allow use of an external interrupt controller.

1.3.12 DMA, I^2C, DUART, and Enhanced Local Bus Controller

The P1021 provides an integrated four-channel DMA controller, which can transfer data between any of its I/O or memory ports or between two devices or locations on the same port. The DMA controller can be used as follows:

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

- To chain (both extended and direct) through local memory-mapped chain descriptors.
- To handle misaligned transfers as well as stride transfers and complex transaction chaining.
- To specify local attributes such as snoop and L2 write stashing.

There are two I^2C controllers. These synchronous, multimaster buses can be connected to additional devices for expansion and system development.

The DUART supports full-duplex operation and is compatible with the PC16450 and PC16550 programming models. Both the transmitter and receiver support 16-byte FIFOs.

The enhanced local bus controller (eLBC) port allows connection with a wide variety of external memories, DSPs, and ASICs. Three separate state machines share the same external pins and can be programmed separately to access different types of devices. The general-purpose chip select machine (GPCM) controls accesses to asynchronous devices using a simple handshake protocol. The user programmable machine (UPM) can be programmed to interface to synchronous devices or custom ASIC interfaces. The NAND Flash control machine (FCM) further extends interface options. Each chip select can be configured so that the associated chip interface can be controlled by the GPCM, UPM, or FCM controller. All may exist in the same system. The local bus controller supports the following features:

- Multiplexed 26-bit address and data bus operating up to 83 MHz
- Eight chip selects support eight external slaves
- Up to eight-beat burst transfers
- 16- and 8-bit port sizes controlled by on-chip memory controller
- Three protocol engines available on a per-chip-select basis
- Parity support
- Default boot ROM chip select with configurable bus width (8 or 16 bits)
- Supports zero-bus-turnaround (ZBT) RAM
- FCM supports NAND Flash, GPCM supports NOR Flash

1.3.13 Device Boot Locations

The P1021 may be configured to boot using one of the following interfaces:

- DDR2/DDR3 memory controller
- Any PCI Express interface
- Enhanced local bus interface (using the GPCM or FCM)
- SPI Flash
- SD/MMC Flash

1.3.14 Boot Sequencer

The P1021 provides a boot sequencer that uses the I^2C1 interface to access an external serial ROM and loads the data into the device's configuration registers. The boot sequencer is enabled by a configuration pin sampled at the negation of the devices's hardware reset signal. If enabled, the boot sequencer holds the

processor cores in reset until the boot sequence is complete. If the boot sequencer is not enabled, the processor cores exit reset and fetches boot code in default configurations.

1.3.15 System Performance Monitor

The performance monitor facility supports eight 32-bit counters that can count up to 512 counter-specific events. It supports duration and quantity threshold counting and a burstiness feature that permits counting of burst events with a programmable time between bursts.

Chapter 2
Memory Map

This chapter describes the mechanisms that define the device memory map—the local access windows (LAWs), the address translation and mapping units (ATMUs), and the configuration, control, and status registers (CCSRs).

2.1 Overview

There are several address domains within the P1021, including the following:

- Logical, virtual, and physical (real) address spaces within the e500 core
- Internal local address space
- Internal configuration, control, and status register (CCSR) address space
- External memory, I/O, and configuration address spaces of the PCI Express link

The MMU in the e500 core handles translation of logical (effective) addresses into virtual addresses and ultimately to the physical addresses for the local address space.

The local address map refers to the physical 36-bit address space seen by the e500 core as it accesses memory and I/O space. The DMA engines also see this same local address map. All memory controlled by the DDR and local bus controllers exists in this address map, as do all memory-mapped configuration, control, and status registers (CCSRs). The local address map is defined by a set of twelve local access windows (LAWs). Each of these windows maps a region of the local address space to a specified target interface, such as the DDR controller, enhanced local bus controller, PCI Express controller, or other targets. The internal configuration, control, and status registers (CCSRs) for all the functional blocks are located in the local memory space at a specific CCSR window.

If the target mapping performed by the local access windows directs the transaction to one of the external interfaces (as an outbound read or write), the transaction is then mapped into that interface's external address space by address translation and mapping unit (ATMU) windows associated with the external interface. Outbound ATMUs perform the mapping from the local 36-bit address space to the address space of external interface; inbound ATMU windows perform the address translation from the external address space to the local address space.

2.2 Configuration, Control, and Status Registers

All of the memory-mapped configuration, control, and status registers (CCSRs) in this device are contained within a 1-Mbyte address region. To allow for flexibility, the CCSR block is relocatable in the local address space.

The local address map location of the CCSR block is controlled by the configuration, control, and status base address register (CCSRBAR); see Section 4.3.1.1.2, "Configuration, Control, and Status Base

Address Register (CCSRBAR)." The default address for CCSRBAR is 0x0_FF70_0000 (or 4 Gbytes−9 Mbytes). No address translation is performed for CCSR space, so there is no associated translation address register. The CCSR window is always enabled with a fixed size of 1 Mbyte; no other attributes are attached, so there is no associated window attribute register.

NOTE

The CCSR window must not overlap a LAW that maps to the DDR controller. Otherwise, undefined behavior occurs.

An example of a top-level memory map with the default location of the configuration, control, and status registers is shown in Figure 2-1.

Figure 2-1. CCSR Space

2.2.1 Accessing CCSR Memory from the Local Processor

When the local e500 core is used to configure CCSR space, the CCSR memory space should typically be marked as cache-inhibited and guarded.

In addition, many configuration registers affect accesses to other memory regions; therefore writes to these registers must be guaranteed to have taken effect before accesses are made to the associated memory regions.

To guarantee that the results of any sequence of writes to configuration registers are in effect, the final configuration register write should be chased by a read of the same register, and that should be followed

by a SYNC instruction. Then accesses can safely be made to memory regions affected by the configuration register write.

2.2.2 Accessing CCSR Memory from External Masters

In addition to being accessible by the e500 processor, the CCSRs are accessible from the external PCI Express interface. This allows external masters on the I/O ports to configure the device.

External masters do not need to know the location of the CCSR memory in the local address map. Rather, they access the CCSR region of the local memory map through a window defined by a register in the interface's programming model that is accessible to the external master from its external memory map.

The PCI Express base address for accessing the local CCSR memory is selectable through the PCI Express configuration and status register base address register (PEXCSRBAR), at offset 0x10. An external PCI Express master sets this register by performing a PCI Express configuration cycle to this device. Subsequent memory accesses by a PCI Express master to the PCI Express address range indicated by PEXCSRBAR are translated to the local CCSR address indicated by the current setting of CCSRBAR.

2.2.3 Organization of CCSR Space

As shown in Figure 2-1, the CCSR space is divided into the following groups—general utilities, programmable interrupt controller (PIC), and device-specific utilities registers.

2.2.3.1 General Utilities Registers

The general utilities registers are the functional block-specific registers that occupy the first 256 Kbytes of CCSR space. Each functional block is allocated a 4-Kbyte address range for its registers within the general utilities space. Figure 2-2 shows the layout of the general utilities registers.

Figure 2-2. General Utilities Register Map within CCSR Space

2.2.3.1.1 General Utilities Register Organization

Figure 2-3 shows the typical organization of registers inside the 4-Kbyte register space allocated to an individual functional block. Starting at the block base address, the first 3 Kbytes are available for general registers. If the functional block has associated ATMUs, the next 512 bytes are dedicated to address translation and mapping registers. If a functional block has error management registers, they are typically

placed starting at offset 0xE00 from the block base address, and any debug registers are typically placed in the final 256 bytes of the block's register space starting at offset 0xF00.

Figure 2-3. General Utility Register Block

NOTE

Refer to detailed register descriptions for each functional block for exact locations, sizes, and access requirements.

2.2.3.2 Programmable Interrupt Controller Registers

The programmable interrupt controller (PIC) follows the OpenPIC programming model which requires a larger register address space than the 4 Kbytes allocated to other blocks within the general utilities space. For this reason, the PIC is allocated the second 256 Kbytes of CCSR space, beginning at offset 0x4_0000 from CCSRBAR.

The layout of the PIC register space is shown in Figure 2-4. Note that the PIC registers should only be accessed with 32-bit accesses.

Figure 2-4. PIC Register Map within CCSR Space

2.2.4 QUICC Engine Block and CCSR

The QUICC Engine block uses 192 Kbytes of configuration memory. In addition to a 64-Kbyte region for configuration registers, two separate 16-Kbyte parameter RAM regions are defined as well as a 32-Kbyte instruction RAM region.

Figure 2-5 shows the QUICC Engine block's mapping to the CCSR memory block.

1 See Section 4.3.1.1, "Accessing Configuration, Control, and Status Registers." The location for the CCSR Register Memory Block is programmable using the CCSR base address register (CCSRBAR). The default base address for the configuration, control, and status registers is 0xFF70_0000 (CCSRBAR = 0x000F_F700).

Figure 2-5. QUICC Engine Block Mapping to Configuration, Control, and Status Memory Block

2.2.4.1 Device-Specific Utilities Registers

The device-specific utilities registers control functions that are not particular to a functional unit but to the device as a whole; they occupy the highest 256 Kbytes of CCSR space. The device-specific utilities registers consist of power management, performance monitors, and device-wide debug utilities.

Figure 2-6 shows the layout of the device-specific utilities registers. Note that the device-specific registers are accessible with 32-bit accesses only. Transactions of a size other than 32-bits are considered programming errors and the operation is undefined.

Figure 2-6. Device-Specific Register Map within CCSR Space

2.2.5 CCSR Address Map

The full register address of any CCSR is comprised of the CCSR window base address, specified in CCSRBAR (default address 0x0_FF70_0000), plus the functional block base address, plus the specific register's offset within that block.

Table 2-1 shows the location of the functional block base addresses for the entire CCSR space. Cross-references are provided to the CCSR maps for each individual block. A complete listing of all CCSRs is provided in Appendix A, “Complete List of Configuration, Control, and Status Registers.”

Table 2-1. CCSR Block Base Address Map

Block Base Address (Hex)	Block	Section/Page	Comments
General Utilities (0x0_0000–0x3_FFFF)			
0x0_0000–0x0_0FFF	Local configuration control	7.2/7-3	—
	Local access window	2.3.1/2-11	—

Table 2-1. CCSR Block Base Address Map (continued)

Block Base Address (Hex)	Block	Section/Page	Comments
0x0_1000– 0x0_1FFF	ECM (e500 coherency module)	7.2/7-3	—
0x0_2000– 0x0_2FFF	DDR memory controller	8.4/8-10	—
0x0_3000– 0x0_3FFF	I^2C controllers	10.3/10-4	I^2C controller 1: 0x0_3000 I^2C controller 2: 0x0_3100
0x0_4000– 0x0_4FFF	DUART	11.3/11-4	UART 0: 0x0_4500 UART 1: 0x0_4600
0x0_5000– 0x0_5FFF	Enhanced local bus controller (eLBC)	12.3/12-8	—
0x0_6000– 0x0_6FFF	Reserved	—	—
0x0_7000– 0x0_7FFF	Enhanced serial peripheral interface (eSPI)	18.3/18-5	—
0x0_8000– 0x0_8FFF	Reserved	—	—
0x0_9000– 0x0_9FFF	PCI Express controller 2	15.3.1/15-6	—
0x0_A000– 0x0_AFFF	PCI Express controller 1	15.3.1/15-6	—
0x0_B000– 0x0_EFFF	Reserved	—	—
0x0_F000– 0x0_FFFF	QUICC Engine Interrupt block	— [1]	—
0x1_0000– 0x1_FFFF	Reserved		—
0x2_0000– 0x2_0FFF	L2 Cache	6.3/6-8	—
0x2_1000– 0x2_1FFF	DMA controller	13.3/13-6	DMA 0: 0x2_1100 DMA 1: 0x2_1180 DMA 2: 0x2_1200 DMA 3: 0x2_1280 General Status: 0x2_1300
0x2_2000– 0x2_2FFF	USBcontroller (dual role)	16.2/16-4	
0x2_3000– 0x2_3FFF	Reserved		
0x2_4000– 0x2_6FFF	eTSEC MDIO	14.5/14-12	eTSEC 1 MDIO: 0x2_4000 eTSEC 2 MDIO: 0x2_5000 eTSEC 3 MDIO: 0x2_6000

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Table 2-1. CCSR Block Base Address Map (continued)

Block Base Address (Hex)	Block	Section/Page	Comments
0x2_7000–0x2_DFFF	Reserved		—
0x2_E000–0x2_EFFF	eSDHC	17.4/17-4	—
0x2_F000–0x2_FFFF	Reserved	—	—
0x3_0000–0x3_FFFF	Security Engine (SEC)	19.2/19-11	—
Programmable Interrupt Controller (PIC) (0x4_0000–0x7_FFFF)			
0x4_0000–0x7_FFFF	PIC	9.3/9-10	Global registers: 0x4_0000 Interrupt source registers: 0x5_0000 Processor (per-CPU) registers: 0x6_0000
QUICC Engine Block (0x8_0000–0xA_FFFF)			
0x8_0000–0x8_FFFF	QUICC Engine Internal Registers	QEIWRM	
0x9_0000–0x9_5FFF	QUICC Engine MURAM	QEIWRM	
0x9_6000–0xA_FFFF	Reserved		
eTSEC (0xB_0000–0xB_6FFF)			
0xB_0000–0xB_2FFF	eTSEC group 0	14.5/14-12	eTSEC 1 group 0: 0xB_0000 eTSEC 2 group 0: 0xB_1000 eTSEC 3 group 0: 0xB_2000
0xB_3000–0xB_3FFF	Reserved	—	—
0xB_4000–0xB_6FFF	eTSEC group 1	14.5/14-12	eTSEC 1 group 1: 0xB_4000 eTSEC 2 group 1: 0xB_5000 eTSEC 3 group 1: 0xB_6000
Device-Specific Utilities (0xE_0000–0xF_FFFF)			
0xE_0000–0xE_0FFF	Global utilities	20.4/20-3	—
0xE_1000–0xE_1FFF	Performance monitor	21.3/21-3	—
0xE_2000–0xE_2FFF	Debug/Watchpoint monitor and trace buffer	22.3/22-10	—
0xE_3000–0xE_30FF	SerDes control	20.4/20-3	—

Table 2-1. CCSR Block Base Address Map (continued)

Block Base Address (Hex)	Block	Section/Page	Comments
0xE_3100–0xE_FFFF	Reserved	—	—
0xF_0000–0xF_FFFF	Internal boot ROM [2]	—	—

[1] Refer to the *QUICC Engine™ Block Reference Manual with Protocol Interworking*, QEIWRM.

[2] Even though it is allocated 64 Kbytes in the memory space, only 8 Kbytes of internal boot ROM is physically implemented. This is located at the upper 8 Kbytes of the allocated 64 Kbyte address space, from CCSR offset 0xF_E000 to 0xF_FFFF.

2.3 Local Access Windows

The local address map is defined by a set of twelve local access windows (LAWs). Each of these windows maps a programmable 4-Kbyte to 32-Gbyte region of the local 36-bit address space to a specified target interface, such as the DDR controller, local bus controller, PCI Express controllers, or other targets. This allows the internal interconnections of the device to route a transaction from its source to the proper target.

Each LAW is defined by a base address register which specifies the starting address for the window, and an attribute register which specifies whether the mapping is enabled, the size of the window, and the target interface for that window. Note that the LAWs do not perform any address translation, and therefore, there are no corresponding translation address registers. The local access window registers exist as part of the local access block in the general utilities registers in CCSR space.

With the exception of configuration space (mapped by CCSRBAR) and the default boot ROM space, all addresses used by the system must be mapped by an LAW. This includes addresses that are mapped by inbound ATMU windows. Thus, target mappings of the local access windows and the inbound ATMU windows must be consistent.

2.3.1 Local Access Window Registers

The local access window registers are accessed by reading and writing to an address comprised of the base address (specified in the CCSRBAR), plus the block base address, plus the offset of the specific register to be accessed. For the LAWs, the block base address is 0x0_0000.

Note that all LAW registers should only be accessed a word (4-bytes) at a time. Table 2-2 shows the memory map for the LAW registers.

Table 2-2. Local Access Window Memory Map

Offset (Hex)	Register	Access	Reset	Section/Page
Local Access Window Registers—Block Base Address 0x0_0000				
0xC08	LAWBAR0—Local access window 0 base address register	R/W	0x0000_0000	2.3.1.1/2-12
0xC10	LAWAR0—Local access window 0 attribute register	R/W	0x0000_0000	2.3.1.2/2-13
0xC28	LAWBAR1—Local access window 1 base address register	R/W	0x0000_0000	2.3.1.1/2-12

Table 2-2. Local Access Window Memory Map (continued)

Offset (Hex)	Register	Access	Reset	Section/Page
0xC30	LAWAR1—Local access window 1 attribute register	R/W	0x0000_0000	2.3.1.2/2-13
0xC48	LAWBAR2—Local access window 2 base address register	R/W	0x0000_0000	2.3.1.1/2-12
0xC50	LAWAR2—Local access window 2 attribute register	R/W	0x0000_0000	2.3.1.2/2-13
0xC68	LAWBAR3—Local access window 3 base address register	R/W	0x0000_0000	2.3.1.1/2-12
0xC70	LAWAR3—Local access window 3 attribute register	R/W	0x0000_0000	2.3.1.2/2-13
0xC88	LAWBAR4—Local access window 4 base address register	R/W	0x0000_0000	2.3.1.1/2-12
0xC90	LAWAR4—Local access window 4 attribute register	R/W	0x0000_0000	2.3.1.2/2-13
0xCA8	LAWBAR5—Local access window 5 base address register	R/W	0x0000_0000	2.3.1.1/2-12
0xCB0	LAWAR5—Local access window 5 attribute register	R/W	0x0000_0000	2.3.1.2/2-13
0xCC8	LAWBAR6—Local access window 6 base address register	R/W	0x0000_0000	2.3.1.1/2-12
0xCD0	LAWAR6—Local access window 6 attribute register	R/W	0x0000_0000	2.3.1.2/2-13
0xCE8	LAWBAR7—Local access window 7 base address register	R/W	0x0000_0000	2.3.1.1/2-12
0xCF0	LAWAR7—Local access window 7 attribute register	R/W	0x0000_0000	2.3.1.2/2-13
0xD08	LAWBAR8—Local access window 8 base address register	R/W	0x0000_0000	2.3.1.1/2-12
0xD10	LAWAR8—Local access window 8 attribute register	R/W	0x0000_0000	2.3.1.2/2-13
0xD28	LAWBAR9—Local access window 9 base address register	R/W	0x0000_0000	2.3.1.1/2-12
0xD30	LAWAR9—Local access window 9 attribute register	R/W	0x0000_0000	2.3.1.2/2-13
0xD48	LAWBAR10—Local access window 10 base address register	R/W	0x0000_0000	2.3.1.1/2-12
0xD50	LAWAR10—Local access window 10 attribute register	R/W	0x0000_0000	2.3.1.2/2-13
0xD68	LAWBAR11—Local access window 11 base address register	R/W	0x0000_0000	2.3.1.1/2-12
0xD70	LAWAR11—Local access window 11 attribute register	R/W	0x0000_0000	2.3.1.2/2-13

2.3.1.1 Local Access Window *n* Base Address Registers (LAWBAR0–LAWBAR11)

The LAWBARn registers define the 24 high-order address bits that fixes the location of each window in the local address space. Note that the minimum size of any LAW is 4 Kbytes, so the 12 lowest-order bits of the base address cannot be specified. Figure 2-7 shows the bit fields of the LAWBAR*n* registers.

Offsets: 0xC08, 0xC28, 0xC48, 0xC68, 0xC88, 0xCA8, 0xCC8, 0xCE8, 0xD08, 0xD28, 0xD48, 0xD68

Access: Read/Write

Figure 2-7. Local Access Window Base Address Registers (LAWBAR0 to LAWBAR11)

Table 2-3 describes the LAWBAR*n* fields.

Table 2-3. LAWBAR*n* Field Descriptions

Bits	Name	Description
0–7	—	Reserved
8–31	BASE_ADDR	Identifies the 24 most-significant address bits of the base of local access window *n*. The specified base address must be aligned to the window size, as defined by LAWAR*n*[SIZE].

2.3.1.2 Local Access Window *n* Attributes Registers (LAWAR0–LAWAR11)

The LAWAR*n* registers are used to enable specific local access windows, define their size and specify the target interface. Figure 2-8 shows the bit fields of the LAWAR*n* registers.

Offsets: 0xC10, 0xC30, 0xC50, 0xC70, 0xC90, 0xCB0, 0xCD0, 0xCF0, 0xD10, 0xD30, 0xD50, 0xD70

Access: Read/Write

	0	1–6	7–11	12–25	26–31
R/W	EN	—	TRGT	—	SIZE
Reset	All zeros				

Figure 2-8. Local Access Window Attributes Registers (LAWAR0 to LAWAR11)

Table 2-4 describes the LAWAR*n* fields.

Table 2-4. LAWAR*n* Field Descriptions

Bits	Name	Description
0	EN	0 The local access window *n* (and all other LAWAR*n* and LAWBAR*n* fields) are disabled. 1 The local access window *n* is enabled and other LAWAR*n* and LAWBAR*n* fields combine to identify an address range for this window.
1–6	—	Reserved
7–11	TRGT	Identifies the target interface when a transaction hits in the address range defined by this window. The encodings for TRGT are defined in Table 2-5.
12–25	—	Reserved
26–31	SIZE	Identifies the size of the window from the starting address. Window size is $2^{(SIZE+1)}$ bytes. 000000–001010 Reserved 001011 4 Kbytes 001100 8 Kbytes 001101 16 Kbytes . . . $2^{(SIZE+1)}$ bytes 100010 32 Gbytes 100011–111111 Reserved

The target interface for each LAW is specified using the encodings shown in Table 2-5. Note that configuration registers are mapped by the windows defined by CCSRBAR. The CCSR mapping

supersedes local access window mappings, so configuration registers do not appear as a target for local access windows.

Table 2-5. Target Interface Encodings

TRGT	Target Interface	TRGT	Target Interface
00000	Reserved	10000	Reserved
00001	PCI Express 2	10001	Reserved
00010	PCI Express 1	10010	Reserved
00011	Reserved	10011	Reserved
00100	Enhanced local bus (eLBC)	10100	Reserved
00101	Reserved	10101	Reserved
00110	Reserved	10110	Reserved
00111	Reserved	10111	Reserved
01000	Reserved	11000	Reserved
01001	Reserved	11001	Reserved
01010	Reserved	11010	Reserved
01011	Reserved	11011	Reserved
01100	Reserved	11100	Reserved
01101	Reserved	11101	Reserved
01110	Reserved	11110	Reserved
01111	DDR memory controller	11111	Reserved

2.3.2 Configuring Local Access Windows

Once a local access window is enabled, it should not be modified while any device in the system may be using the window. Neither should a new window be used until the effect of the write to the window is visible to all blocks that use the window. This can be guaranteed by completing a read of the last LAW configuration register before enabling any other devices to use the window. For example, if LAWs 0–3 are being configured in order during the initialization process, the last write (to LAWAR3) should be followed by a read of LAWAR3 before any devices try to use any of these windows. If the configuration is being performed by the e500 core, the read of LAWAR3 should be followed by an **isync** instruction.

2.3.3 Distinguishing Local Access Windows from Other Mapping Functions

It is important to distinguish between the mapping function performed by the LAWs and the additional mapping functions that occur at the target interfaces. The LAWs define how a transaction is routed through the device's internal interconnects from the transaction's source to its target. After the transaction has arrived at its target interface, that interface controller may perform additional mapping. For instance, the DDR controller has chip select registers that map a memory request to a particular external device.

Similarly, the local bus controller has base registers that perform a similar function. The PCI Express interface has an outbound address translation and mapping unit (ATMU) that maps the local address into an external address space.

These other mapping functions are configured by programming the CCSRs of the individual interfaces. Note that there is no need to have a one-to-one correspondence between LAWs and chip select regions or outbound ATMU windows. A single LAW can be further decoded to any number of chip selects or to any number of outbound ATMU windows at the target interface.

2.3.4 Illegal Interaction Between Local Access Windows and DDR Chip Selects

If a local access window maps an address to an interface other than the DDR controller, there should not be a valid chip select configured for the same address in the DDR controller. Because DDR chip select boundaries are defined by a beginning and ending address, it is easy to define them so that they do not overlap with LAWs that map to other interfaces.

2.3.5 Local Address Map Example

Figure 2-9 shows what a typical local address map might look like.

Figure 2-9. Local Address Map Example

Table 2-6 shows the corresponding set of LAW settings for the example shown in Figure 2-9.

Table 2-6. Local Access Window Settings Example

Window	Base Address	Size	Target Interface	TRGT
0	0x0_0000_0000	2 Gbytes	DDR controller	0b01111
1	0x0_8000_0000	1 Mbyte	Enhanced local bus controller (eLBC)—FCM	0b00100
2	0x0_A000_0000	256 Mbytes	PCI Express 1	0b00010
3	0x0_B000_0000	256 Mbytes	PCI Express 2	0b00001
4	0x0_C000_0000	256 Mbytes	Enhanced local bus controller (eLBC)—DSP	0b00100
5–9	Unused			

In this example, it is not necessary to use a LAW to specify the location of the boot ROM. See Section 4.3.1.3, “Boot Page Translation,” for more information.

2.4 Address Translation and Mapping Units

To facilitate flexibility in defining the address maps for external interfaces such as PCI Express, the device provides address translation and mapping units (ATMUs).

The following types of translation and mapping operations are performed by the ATMUs:

- Translating the local 36-bit address to an external address space
- Translating external addresses to the local 36-bit address space
- Assigning attributes to transactions
- Mapping a local address to a target interface

Outbound address translation and mapping refers to the translation of addresses from the local 36-bit address space to the external address space and attributes of a particular I/O interface.

Inbound address translation and mapping refers to the translation of an address from the external address space of an I/O interface to the local address space understood by the internal interfaces of this device. It also refers to the mapping of transactions to a particular target interface and the assignment of transaction attributes. Note that in mapping the transaction to the target interface, an inbound ATMU window performs a function similar to the local access windows. The target mappings created by an inbound ATMU must be consistent with those of the LAWs. That is, if an inbound ATMU maps a transaction to a given local address and a given target, a LAW must also map that same local address to the same target.

2.4.1 Address Translation

All of the configuration registers that define an ATMU window's translation and mapping functions follow the same general register format, summarized in Table 2-7.

Table 2-7. Format of ATMU Window Definitions

Register	Function
Translation address (TAR)	High-order address bits defining location of the window in the target address space
Base address (BAR)	High-order address bits defining location of the window in the initiator address space
Window attributes (WAR)	Window enable, window size, target interface, and transaction attributes

The size of the windows must be a power-of-two. To perform a translation or mapping function, the address of the transaction is compared with the base address register of each window. The number of bits used in the comparison is dictated by each window's size attribute. When an address hits a window, if address translation is being performed, the new translated address is created by concatenating the window offset to the translation address. Again, the windows size attribute dictates how many bits are translated.

2.4.2 Outbound ATMUs

If the target mapping performed by the local access windows directs the transaction to one of the external interfaces (as an outbound read or write), the transaction is then mapped into that interface's external address space by outbound ATMUs associated with the external interface. The outbound ATMUs perform the mapping from the local 36-bit address space to the address space of PCI Express, which may be much larger than the local space. The outbound ATMUs also map attributes such as transaction type and priority level.

The PCI Express controller has four outbound ATMU windows plus a default window. If a transaction's address does not hit any of the four outbound ATMU windows, the translation attributes defined by the default window are used. The default window is always enabled. The PCI Express outbound ATMUs include extended translation address registers so that up to 64 bits of external address space can be supported. See Section 15.3.1.12, "PCI Express Outbound ATMU Registers," for a detailed description of the PCI Express outbound ATMU windows.

2.4.3 Inbound ATMUs

The inbound ATMUs perform the address translation from external address spaces to the local address space, attach attributes and transaction types to the transaction, and also map the transaction to its target interface.

The PCI Express controller has three general inbound ATMU windows plus a default. See Section 15.3.1.13, "PCI Express Inbound ATMU Registers," for a detailed description of the PCI-Express inbound ATMU windows.

2.4.3.1 Illegal Interaction Between Inbound ATMUs and LAWs

Since both local access windows and inbound ATMUs map transactions to a target interface, it is essential that they not contradict one another. For example, it is considered a programming error to have an inbound ATMU map a transaction to the DDR memory controller (target interface 0b0_1111) if the resulting translated local address is mapped to the PCI Express interface (target interface 0b0_0000) by a local access window. Such programming errors may result in unpredictable system deadlocks.

Chapter 3
Signal Descriptions

This chapter describes the P1021 external signals. It is organized into the following sections:

- Overview of signals and cross-references for signals that serve multiple functions, including two lists: one by functional block and one alphabetical
- List of reset configuration signals
- List of output signal states at reset

NOTE

A bar over a signal name indicates that the signal is active low, such as $\overline{\text{IRQ_OUT}}$ (interrupt output). Active-low signals are referred to as asserted (active) when they are low and negated when they are high. Signals that are not active low, such as IRQ (interrupt input), are referred to as asserted when they are high and negated when they are low.

Internal signals are shown throughout this document as lower case and in italics. For example, *sys_logic_clk* is an internal signal. These are discussed only as necessary for understanding the external functionality of the device.

3.1 Signals Overview

The P1021 signals are grouped as follows:

- DDR memory interface signals
- SerDes/PCI Express/SGMII interface signals
- Enhanced three-speed Ethernet Controller (eTSEC) interface signals
- Enhanced local bus interface signals
- eSDHC interface signals
- SPI interface signals
- USB interface signals
- DMA interface signals
- PIC interface signals
- DUART interface signals
- I^2C interface signals
- QUICC Engine block interface signals
- System control, power management, and debug signals
- Test, JTAG, configuration, and clock signals

Figure 3-1, Figure 3-2, and Figure 3-3 illustrate the external signals of the P1021, showing how the signals are grouped. Refer to the *P1021 QorIQ Integrated Processor Hardware Specifications* for a pinout

diagram showing pin numbers and a listing of all the electrical and mechanical specifications. Note that these figures show multiplexed signals multiple times.

Figure 3-1. P1021 Signal Groupings (1/3)

Figure 3-2. P1021 Signal Groupings (2/3) (Continued)

Figure 3-3. P1021 Signal Groupings (3/3) (continued)

Note that individual chapters of this document provide details for each signal, describing each signal's behavior when the signal is asserted or negated and when the signal is an input or an output.

The following tables provide summaries of signal functions. Table 3-1 provides a summary of the signals grouped by function, and Table 3-2 provides the summary list of the signals grouped alphabetically. These

tables detail the signal name, interface, alternate functions, number of signals, and whether the signal is an input, output, or bidirectional. The direction of the multiplexed signals applies for the primary signal function listed in the left-most column of the table for that row (and does not apply for the state of the reset configuration signals). Finally, the table provides a pointer to the table where the signal function is described.

Table 3-1. P1021 Signal Reference by Functional Block

Name	Description	Functional Block	Alternate Function(s)	No. of Signals	I/O	Table/Page
MDQ[0:31]	DDR data	DDR controller	—	32	I/O	8-3/8-6
MECC[0:7]	DDR error correcting code	DDR controller	—	8	I/O	8-3/8-6
$\overline{\text{MAPAR_ERR}}$	Address parity error	DDR controller	—	1	I	8-4/8-10
MAPAR_OUT	Address parity out	DDR controller	—	1	O	8-4/8-10
MDM[0:3], MDM[8]	DDR data mask	DDR controller	—	5	O	8-3/8-6
MDQS[0:3], MDQS8	DDR data strobe	DDR controller	—	5	I/O	8-3/8-6
$\overline{\text{MDQS}}$[0:3], $\overline{\text{MDQS8}}$	DDR data strobe (complement)	DDR controller	—	5	I/O	8-3/8-6
MBA[0:2]	DDR bank select	DDR controller	—	3	O	8-3/8-6
MA[0:15]	DDR address	DDR controller	—	16	O	8-3/8-6
$\overline{\text{MWE}}$	DDR write enable	DDR controller	—	1	O	8-3/8-6
$\overline{\text{MRAS}}$	DDR row address strobe	DDR controller	—	1	O	8-3/8-6
$\overline{\text{MCAS}}$	DDR column address strobe	DDR controller	—	1	O	8-3/8-6
$\overline{\text{MCS}}$[0:1]	DDR chip select	DDR controller	—	2	O	8-3/8-6
MCKE[0:1]	DDR clock enable	DDR controller	—	2	O	8-4/8-10
MCK[0:3], $\overline{\text{MCK}}$[0:3]	DDR differential clocks (2 pairs/DIMM)	DDR controller	—	8	O	8-4/8-10
MODT[0:1]	DRAM on-die termination	DDR controller	—	2	O	8-4/8-10
MDIC[0:1]	Driver impedance calibration	DDR controller	—	2	I/O	8-4/8-10
SD_TX[3:0]	Transmit data	SerDes, PCI Express, SGMII	—	4	O	15-2/15-5

Table 3-1. P1021 Signal Reference by Functional Block (continued)

Name	Description	Functional Block	Alternate Function(s)	No. of Signals	I/O	Table/Page
$\overline{\text{SD_TX}}$[3:0]	Transmit data (complement)	SerDes, PCI Express, SGMII	—	4	O	15-2/15-5
SD_RX[3:0]	Receive data	SerDes, PCI Express, SGMII	—	4	I	15-2/15-5
$\overline{\text{SD_RX}}$[3:0]	Receive data (complement)	SerDes, PCI Express, SGMII	—	4	I	15-2/15-5
SD_REF_CLK	PLL reference clock	SerDes, PCI Express, SGMII	—	1	I	15-2/15-5
$\overline{\text{SD_REF_CLK}}$	PLL reference clock (complement)	SerDes, PCI Express, SGMII	—	1	I	15-2/15-5
SD_PLL_TPD	PLL test point digital	SerDes, PCI Express, SGMII	—	1	O	14-1/14-6
SD_PLL_TPA	PLL test point analog	SerDes, PCI Express, SGMII	—	1	O	14-1/14-6
SD_IMP_CAL_TX	Transmitter impedance calibration	SerDes, PCI Express, SGMII	—	1	I	14-1/14-6
SD_IMP_CAL_RX	Receiver impedance calibration	SerDes, PCI Express, SGMII	—	1	I	14-1/14-6
TSEC_1588_ CLK_IN	1588 clock-in	eTSEC1/ eTSEC2/ eTSEC3	—	1	I	14-2/14-9
TSEC_1588_ TRIG_IN1	1588 trigger-in 1	eTSEC1/ eTSEC2/ eTSEC3	—	1	I	14-2/14-9
TSEC_1588_ TRIG_IN2	1588 trigger-in 2	eTSEC1/ eTSEC2/ eTSEC3	—	1	I	14-2/14-9
TSEC_1588_ ALARM_OUT1	1588 timer alarm-out 1	eTSEC1/ eTSEC2/ eTSEC3	cfg_srds_refclk	1	O	14-2/14-9
TSEC_1588_ ALARM_OUT2	1588 timer alarm-out 2	eTSEC1/ eTSEC2/ eTSEC3	cfg_sgmii3	1	O	14-2/14-9
TSEC_1588_ CLK_OUT	1588 clock-out	eTSEC1/ eTSEC2/ eTSEC3	cfg_ddr_pll0	1	O	14-2/14-9

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Table 3-1. P1021 Signal Reference by Functional Block (continued)

Name	Description	Functional Block	Alternate Function(s)	No. of Signals	I/O	Table/Page
TSEC_1588_ PULSE_OUT1	1588 timer pulse-out 1	eTSEC1/ eTSEC2/ eTSEC3	cfg_ddr_pll1	1	O	14-2/14-9
TSEC_1588_ PULSE_OUT2	1588 timer pulse-out 2	eTSEC1/ eTSEC2/ eTSEC3	cfg_ddr_pll2	1	O	14-2/14-9
EC_GTX_CLK125	Gigabit reference clock	eTSEC1/ eTSEC2/ eTSEC3	—	1	I	14-2/14-9
EC_MDC	Ethernet management data clock	Ethernet management	cfg_tsec_reduce	1	O	14-2/14-9
EC_MDIO	Ethernet management data in/out	Ethernet management	—	1	I/O	14-2/14-9
TSEC1_TXD[3:1]	eTSEC1 transmit data 3–1	eTSEC1	cfg_io_ports[0:2]	3	O	14-2/14-9
TSEC1_TXD0	eTSEC1 transmit data 0	eTSEC1	cfg_tsec1_prtcl0	1	O	14-2/14-9
TSEC1_TX_EN	eTSEC1 transmit enable	eTSEC1	—	1	O	14-2/14-9
TSEC1_TX_ER	eTSEC1 transmit error	eTSEC1	cfg_rom_loc3	1	O	14-2/14-9
TSEC1_TX_CLK	eTSEC1 transmit clock in	eTSEC1	TSEC1_GTX_CLK125	1	I	14-2/14-9
TSEC1_CRS	eTSEC1 carrier sense	eTSEC1	TSEC3_RX_DV	1	I/O	14-2/14-9
TSEC1_COL	eTSEC1 collision detect	eTSEC1	TSEC3_RX_CLK	1	I	14-2/14-9
TSEC1_RXD[7:4]	eTSEC1 receive data 7–4	eTSEC1	TSEC3_RXD[3:0]	4	I	14-2/14-9
TSEC1_RXD[3:0]	eTSEC1 receive data 3–0	eTSEC1	—	4	I	14-2/14-9
TSEC1_RX_DV	eTSEC1 receive data valid	eTSEC1	—	1	I	14-2/14-9
TSEC1_RX_ER	eTSEC1 receiver error	eTSEC1	—	1	I	14-2/14-9
TSEC1_RX_CLK	eTSEC1 receive clock	eTSEC1	—	1	I	14-2/14-9
TSEC1_GTX_CLK1 25	eTSEC1 Gigabit reference clock	eTSEC1	TSEC1_TX_CLK	1	I	14-2/14-9
TSEC1_GTX_CLK	eTSEC1 transmit clock out	eTSEC1	—	1	O	14-2/14-9
TSEC3_TXD3	eTSEC3 transmit data 3	eTSEC3	cfg_tsec1_prtcl1	1	O	14-2/14-9
TSEC3_TXD[2:0]	eTSEC3 transmit data 2–0	eTSEC3	cfg_rom_loc[0:2]	3	O	14-2/14-9
TSEC3_TX_EN	eTSEC3 transmit enable	eTSEC3	—	1	O	14-2/14-9
TSEC3_RX_ER	eTSEC3 receive error	eTSEC3	—	1	I/O	14-2/14-9
TSEC3_TX_CLK	eTSEC3 transmit clock in	eTSEC3	—	1	I	14-2/14-9
TSEC3_GTX_CLK	eTSEC2 transmit clock out	eTSEC3	—	1	O	14-2/14-9
TSEC3_RXD[3:0]	eTSEC3 receive data 3–0	eTSEC3	TSEC1_RXD[7:4]	4	I	14-2/14-9
TSEC3_RX_DV	eTSEC3 receive data valid	eTSEC3	TSEC1_CRS	1	I/O	14-2/14-9
TSEC3_RX_CLK	eTSEC3 receive clock	eTSEC3	TSEC1_COL	1	I	14-2/14-9
LAD[0:7]	Local bus address/data 0–7	eLBC	cfg_gpinput[0:7]	8	I/O	12-2/12-5

Table 3-1. P1021 Signal Reference by Functional Block (continued)

Name	Description	Functional Block	Alternate Function(s)	No. of Signals	I/O	Table/Page
LAD8	Local bus address/data 8	eLBC	CE_PA0/ cfg_gpinput8	1	I/O	12-2/12-5
LAD9	Local bus address/data 9	eLBC	cfg_gpinput9	1	I/O	12-2/12-5
LAD10	Local bus address/data 10	eLBC	cfg_gpinput10	1	I/O	12-2/12-5
LAD11	Local bus address/data 11	eLBC	cfg_gpinput11	1	I/O	12-2/12-5
LAD12	Local bus address/data 12	eLBC	cfg_gpinput12	1	I/O	12-2/12-5
LAD13	Local bus address/data 13	eLBC	cfg_gpinput13	1	I/O	12-2/12-5
LAD14	Local bus address/data 14	eLBC	cfg_gpinput14	1	I/O	12-2/12-5
LAD15	Local bus address/data 15	eLBC	cfg_gpinput15	1	I/O	12-2/12-5
LDP[0:1]	Local bus data parity	eLBC	CE_PA[11:12]	2	I/O	12-2/12-5
LA16	Local bus burst address 16	eLBC	CE_PA4/ cfg_cpu1_boot	1	I/O	12-2/12-5
LA17	Local bus burst address 17	eLBC	CE_PA5	1	I/O	12-2/12-5
LA[18:19]	Local bus burst address 18–19	eLBC	CE_PA[6:7]/ cfg_host_agt[1:2]	2	I/O	12-2/12-5
LA[20:22]	Local bus burst address 20–22	eLBC	cfg_eng_use[0:2]/CE_ PA[8:10]	3	I/O	12-2/12-5
LA23	Local bus burst address 23	eLBC	CE_PA17/ cfg_plat_speed	1	I/O	12-2/12-5
LA24	Local bus burst address 24	eLBC	CE_PA18/ cfg_core0_speed	1	I/O	12-2/12-5
LA25	Local bus burst address 25	eLBC	CE_PA19/ cfg_core1_speed	1	I/O	12-2/12-5
LA26	Local bus burst address 26	eLBC	CE_PA20/ cfg_ddr_speed	1	I/O	12-2/12-5
LA27	Local bus burst address 27	eLBC	CE_PA21/ cfg_cpu0_boot	1	I/O	12-2/12-5
LA28	Local bus burst address 28	eLBC	CE_PA13/ cfg_sys_speed	1	I/O	12-2/12-5
LA[29:30]	Local bus port address 29–30	eLBC	CE_PA[25:26]/ cfg_sys_pll[0:1]	2	I/O	12-2/12-5
LA31	Local bus port address 31	eLBC	CE_PA30/ cfg_sys_pll2	1	I/O	12-2/12-5
$\overline{\text{LCS}}$[0:3]	Local bus chip select 0–3	eLBC	—	4	O	12-2/12-5
$\overline{\text{LCS}}$[4:6]	Local bus chip select 4–6	eLBC	CE_PA[22:24]	3	O	12-2/12-5
$\overline{\text{LCS7}}$	Local bus chip select 7	eLBC	CE_PA27	1	O	12-2/12-5
$\overline{\text{LWE0}}$/ $\overline{\text{LFWE}}$/ $\overline{\text{LBS0}}$	Local bus write enable 0 / write enable / byte lane select 1	eLBC	cfg_core1_pll0	1	O	12-2/12-5

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Table 3-1. P1021 Signal Reference by Functional Block (continued)

Name	Description	Functional Block	Alternate Function(s)	No. of Signals	I/O	Table/Page
LWE1/ LBS1	Local bus write enable1 / bye lane select 1	eLBC	CE_PB9/ cfg_host_agt0	1	I/O	12-2/12-5
LBCTL	Local bus data buffer control	eLBC	CE_PB20/ cfg_core0_pll0	1	I/O	12-2/12-5
LALE	Local bus address latch enable	eLBC	cfg_core0_pll1	1	O	12-2/12-5
LGPL0/ LFCLE	Local bus UPM general purpose line 0 / flash command latch enable	eLBC	CE_PA1	1	I/O	12-2/12-5
LGPL1/ LFALE	Local bus GP line 1 / flash address latch enable	eLBC	CE_PA2	1	I/O	12-2/12-5
LGPL2/ LOE/ LFRE	Local bus GP line 2 / output enable / flash read enable	eLBC	cfg_core0_pll2	1	O	12-2/12-5
LGPL3/ LFWP	Local bus GP line 3 / flash write protect	eLBC	CE_PA3/ cfg_boot_seq0	1	I/O	12-2/12-5
LGPL4/ LGTA/ LFRB/ LUPWAIT	Local bus GP line 4 / transaction termination / flash ready-busy / wait	eLBC	—	1	I/O	12-2/12-5
LGPL5	Local bus GP line 5 address	eLBC	CE_PA14/ cfg_boot_seq1	1	I/O	12-2/12-5
LCLK0	Local bus clock 0	eLBC	CE_PA28	1	I/O	12-2/12-5
LCLK1	Local bus clock 1	eLBC	CE_PA16	1	I/O	12-2/12-5
SDHC_CMD	CMD line connect to card	eSDHC	—	1	I/O	17-1/17-4
SDHC_DAT[0:3]	Data line 0–3	eSDHC	—	4	I/O	17-1/17-4
SDHC_DAT[4:7]	Data line 4–7	eSDHC	SPI_CS[0:3]	4	I/O	17-1/17-4
SDHC_CD	eSDHC card detection	eSDHC	CE_PB12	1	I/O	17-1/17-4
SDHC_WP	eSDHC card write protect	eSDHC	CE_PB13	1	I/O	17-1/17-4
SDHC_CLK	Clock for MMC/SD/SDIO card	eSDHC	—	1	O	17-1/17-4
SPI_MOSI	SPI master-out slave-in	SPI	—	1	I/O	17-1/17-4
SPI_MISO	SPI master-in slave-out	SPI	—	1	I	17-1/17-4
SPI_CLK	SPI clock	SPI	—	1	O	17-1/17-4
SPI_CS[0:3]	SPI slave select 0–3	SPI	SDHC_DAT[4:7]	4	I/O	17-1/17-4
USB_D[7:0]	Data bus	USB	—	8	I/O	16-1/16-3
USB_NXT	Next data	USB	—	1	I	16-1/16-3
USB_DIR	Direction of data bus	USB	—	1	I	16-1/16-3
USB_STP	End of a transfer on the bus	USB	—	1	O	16-1/16-3
USB_PCTL0	Port control 0	USB	CE_PB8	1	I/O	16-1/16-3
USB_PCTL1	Port control1	USB	CE_PA15	1	I/O	16-1/16-3

Table 3-1. P1021 Signal Reference by Functional Block (continued)

Name	Description	Functional Block	Alternate Function(s)	No. of Signals	I/O	Table/Page
USB_PWRFAULT	USB VBus power fault	USB	—	1	I	16-1/16-3
USB_CLK	USB PHY clock	USB	—	1	I	16-1/16-3
$\overline{\text{DMA_DREQ0}}$	DMA request 0	DMA	—	1	I	13-3/13-5
$\overline{\text{DMA_DACK0}}$	DMA acknowledge 0	DMA	—	1	O	13-3/13-5
$\overline{\text{DMA_DDONE0}}$	DMA done 0	DMA	—	1	O	13-3/13-5
$\overline{\text{MCP}}$[0:1]	Machine check processor	PIC	—	2	I	9-3/9-9
$\overline{\text{UDE}}$[0:1]	Unconditional debug event	PIC	—	2	I	9-3/9-9
$\overline{\text{IRQ_OUT}}$	Interrupt output	PIC	—	1	O	9-3/9-9
IRQ[0:5]	External interrupt 0–5	PIC	—	6	I	9-3/9-9
UART_SOUT0	UART0 serial data out	Dual UART	cfg_eng_use[3]	1	O	11-1/11-3
UART_SOUT1	UART1 serial data out	Dual UART	CE_PB17/ cfg_core1_pll1	1	I/O	11-1/11-3
UART_SIN0	UART0 serial data in	Dual UART	—	1	I	11-1/11-3
UART_SIN1	UART1 serial data in	Dual UART	CE_PB16	1	I/O	11-1/11-3
$\overline{\text{UART_CTS0}}$	UART0 clear to send	Dual UART	—	1	I	11-1/11-3
$\overline{\text{UART_CTS1}}$	UART1 clear to send	Dual UART	CE_PB14	1	I/O	11-1/11-3
$\overline{\text{UART_RTS0}}$	UART0 ready to send	Dual UART	cfg_tsec3_prtcl0	1	O	11-1/11-3
$\overline{\text{UART_RTS1}}$	UART1 ready to send	Dual UART	CE_PB15/ cfg_tsec3_prtcl1	1	O	11-1/11-3
IIC1_SDA	I^2C1 serial data	I^2C	—	1	I/O	10-2/10-4
IIC1_SCL	I^2C1 serial clock	I^2C	—	1	I/O	10-2/10-4
IIC2_SDA	I^2C2 serial data	I^2C	CE_PB21	1	I/O	10-2/10-4
IIC2_SCL	I^2C2 serial clock	I^2C	CE_PB22	1	I/O	10-2/10-4
CE_PA0	QUICC Engine parallel port A	QUICC Engine	LAD8/ cfg_gpinput8	1	I/O	3-7/3-32
CE_PA1	QUICC Engine parallel port A	QUICC Engine	LGPL0/LFCLE	1	I/O	3-7/3-32
CE_PA2	QUICC Engine parallel port A	QUICC Engine	LGPL1/ LFALE	1	I/O	3-7/3-32
CE_PA3	QUICC Engine parallel port A	QUICC Engine	LGPL3/$\overline{\text{LFWP}}$/ cfg_boot_seq0	1	I/O	3-7/3-32
CE_PA4	QUICC Engine parallel port A	QUICC Engine	LA16/ cfg_cpu1_boot	1	I/O	3-7/3-32
CE_PA5	QUICC Engine parallel port A	QUICC Engine	LA17	1	I/O	3-7/3-32
CE_PA[6:7]	QUICC Engine parallel port A	QUICC Engine	LA[18:19]/ cfg_host_agt[1:2]	2	I/O	3-7/3-32

Table 3-1. P1021 Signal Reference by Functional Block (continued)

Name	Description	Functional Block	Alternate Function(s)	No. of Signals	I/O	Table/Page
CE_PA[8:10]	QUICC Engine parallel port A	QUICC Engine	LA[20:22]/ cfg_eng_use[0:2]	3	I/O	3-7/3-32
CE_PA[11:12]	QUICC Engine parallel port A	QUICC Engine	LDP[0:1]	2	I/O	3-7/3-32
CE_PA13	QUICC Engine parallel port A	QUICC Engine	LA28/ cfg_sys_speed	1	I/O	3-7/3-32
CE_PA14	QUICC Engine parallel port A	QUICC Engine	LGPL5/ cfg_boot_seq1	1	I/O	3-7/3-32
CE_PA15	QUICC Engine parallel port A	QUICC Engine	USB_PCTL1	1	I/O	3-7/3-32
CE_PA16	QUICC Engine parallel port A	QUICC Engine	LCLK1	1	I/O	3-7/3-32
CE_PA17	QUICC Engine parallel port A	QUICC Engine	LA23/ cfg_plat_speed	1	I/O	3-7/3-32
CE_PA18	QUICC Engine parallel port A	QUICC Engine	LA24/ cfg_core0_speed	1	I/O	3-7/3-32
CE_PA19	QUICC Engine parallel port A	QUICC Engine	LA25/ cfg_core1_speed	1	I/O	3-7/3-32
CE_PA20	QUICC Engine parallel port A	QUICC Engine	LA26/ cfg_ddr_speed	1	I/O	3-7/3-32
CE_PA21	QUICC Engine parallel port A	QUICC Engine	LA27/ cfg_cpu0_boot	1	I/O	3-7/3-32
CE_PA[22:24]	QUICC Engine parallel port A	QUICC Engine	$\overline{\text{LCS}}$[4:6]	1	O	3-7/3-32
CE_PA[25:26]	QUICC Engine parallel port A	QUICC Engine	LA[29:30]/ cfg_sys_pll[0:1]	2	I/O	3-7/3-32
CE_PA27	QUICC Engine parallel port A	QUICC Engine	$\overline{\text{LCS7}}$	3	O	3-7/3-32
CE_PA28	QUICC Engine parallel port A	QUICC Engine	LCLK0	1	I/O	3-7/3-32
CE_PA29	QUICC Engine parallel port A	QUICC Engine	cfg_ddr_debug	1	I/O	3-7/3-32
CE_PA30	QUICC Engine parallel port A	QUICC Engine	LA31/ cfg_sys_pll2	1	I/O	3-7/3-32
CE_PA31	QUICC Engine parallel port A	QUICC Engine	—	1	I/O	3-7/3-32
CE_PB[0:7]	QUICC Engine parallel port B	QUICC Engine	—	8	I/O	3-8/3-36
CE_PB8	QUICC Engine parallel port B	QUICC Engine	USB_PCTL0	1	I/O	3-8/3-36
CE_PB9	QUICC Engine parallel port B	QUICC Engine	$\overline{\text{LWE1}}$/$\overline{\text{LBS1}}$/ cfg_host_agt0	1	I/O	3-8/3-36

Table 3-1. P1021 Signal Reference by Functional Block (continued)

Name	Description	Functional Block	Alternate Function(s)	No. of Signals	I/O	Table/Page
CE_PB10	QUICC Engine parallel port B	QUICC Engine	—	1	I/O	3-8/3-36
CE_PB11	QUICC Engine parallel port B	QUICC Engine	—	1	I/O	3-8/3-36
CE_PB12	QUICC Engine parallel port B	QUICC Engine	$\overline{\text{SDHC_CD}}$	1	I/O	3-8/3-36
CE_PB13	QUICC Engine parallel port B	QUICC Engine	SDHC_WP	1	I/O	3-8/3-36
CE_PB14	QUICC Engine parallel port B	QUICC Engine	$\overline{\text{UART_CTS1}}$	1	I/O	3-8/3-36
CE_PB15	QUICC Engine parallel port B	QUICC Engine	$\overline{\text{UART_RTS1}}$/ cfg_tsec3_prtcl1	1	O	3-8/3-36
CE_PB16	QUICC Engine parallel port B	QUICC Engine	UART_SIN1	1	I/O	3-8/3-36
CE_PB17	QUICC Engine parallel port B	QUICC Engine	UART_SOUT1/ cfg_core1_pll1	1	I/O	3-8/3-36
CE_PB18	QUICC Engine parallel port B	QUICC Engine	—	1		3-8/3-36
CE_PB19	QUICC Engine parallel port B	QUICC Engine	cfg_mem_debug	1	I/O	3-8/3-36
CE_PB20	QUICC Engine parallel port B	QUICC Engine	LBCTL/ cfg_core0_pll0	1	I/O	3-8/3-36
CE_PB21	QUICC Engine parallel port B	QUICC Engine	IIC2_SDA	1	I/O	3-8/3-36
CE_PB22	QUICC Engine parallel port B	QUICC Engine	IIC2_SCL	1	I/O	3-8/3-36
CE_PB23	QUICC Engine parallel port B	QUICC Engine	MSRCID0/ LB_MSRCID0/ PLL_PER_OUT0/ cfg_elbc_ecc	1	I/O	3-8/3-36
CE_PB24	QUICC Engine parallel port B	QUICC Engine	MSRCID1/ LB_MSRCID1/ PLL_PER_OUT1	1	I/O	3-8/3-36
CE_PB25	QUICC Engine parallel port B	QUICC Engine	MSRCID2/ LB_MSRCID2/ PLL_PER_OUT2	1	I/O	3-8/3-36
CE_PB26	QUICC Engine parallel port B	QUICC Engine	MSRCID3/ LB_MSRCID3/ PLL_PER_OUT3	1	I/O	3-8/3-36
CE_PB27	QUICC Engine parallel port B	QUICC Engine	MSRCID4/ LB_MSRCID4/ PLL_UP_DN/ cfg_eng_use[6]	1	I/O	3-8/3-36

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Table 3-1. P1021 Signal Reference by Functional Block (continued)

Name	Description	Functional Block	Alternate Function(s)	No. of Signals	I/O	Table/Page
CE_PB28	QUICC Engine parallel port B	QUICC Engine	MDVAL/ LB_MDVAL/ PLL_PER_VALID	1	I/O	3-8/3-36
CE_PB29	QUICC Engine parallel port B	QUICC Engine	—	1	I/O	3-8/3-36
CE_PB30	QUICC Engine parallel port B	QUICC Engine	—	1	I/O	3-8/3-36
CE_PB31	QUICC Engine parallel port B	QUICC Engine	—	1	I/O	3-8/3-36
CE_PC0	QUICC Engine parallel port C	QUICC Engine	—	1	I/O	3-9/3-39
$\overline{\text{HRESET}}$	Hard reset	System control	—	1	I	4-2/4-2
$\overline{\text{HRESET_REQ}}$	Hard reset request	System control	—	1	O	4-2/4-2
$\overline{\text{SRESET}}$	Soft reset	System control	—	1	I	4-2/4-2
$\overline{\text{CKSTP_IN}}$[0:1]	Checkstop in	System control	—	2	I	20-2/20-2
$\overline{\text{CKSTP_OUT}}$[0:1]	Checkstop out	System control	—	2	O	20-2/20-2
TRIG_IN	Watchpoint trigger in	Debug	—	1	I	22-6/22-8
TRIG_OUT	Watchpoint trigger out	Debug	—	1	O	22-6/22-8
READY_P1	Processor 1 ready	Debug	cfg_core1_pll2	1	O	22-6/22-8
MSRCID0	Memory debug source ID 0	Debug	LB_MSRCID0/ PLL_PER_OUT0/ CE_PB23/ cfg_elbc_ecc	1	I/O	22-5/22-7
MSRCID1	Memory debug source ID 1	Debug	LB_MSRCID1/ PLL_PER_OUT1/ CE_PB24	1	I/O	22-5/22-7
MSRCID2	Memory debug source ID 2	Debug	LB_MSRCID2/ PLL_PER_OUT2/ CE_PB25	1	I/O	22-5/22-7
MSRCID3	Memory debug source ID 3	Debug	LB_MSRCID3/ PLL_PER_OUT3/ CE_PB26	1	I/O	22-5/22-7
MSRCID4	Memory debug source ID 4	Debug	LB_MSRCID4/ PLL_UP_DN/ CE_PB27/ cfg_eng_use[6]	1	I/O	22-5/22-7

Table 3-1. P1021 Signal Reference by Functional Block (continued)

Name	Description	Functional Block	Alternate Function(s)	No. of Signals	I/O	Table/Page
MDVAL	Memory debug data valid	Debug	LB_MDVAL/ PLL_PER_VALID/ CE_PB28	1	I/O	22-5/22-7
CFG_MEM_ DEBUG	Memory debug configuration	Debug	CE_PB19	1	I/O	—
CFG_DDR_ DEBUG	DDR debug configuration	Debug	CE_PA29	1	I/O	—
CFG_IO_PORTS3	I/O port configuration	Debug	—	1	I	—
CFG_DRAM_TYPE	DDR DRAM type configuration	Debug	—	1	O	—
ASLEEP	Asleep	Power Management	—	1	O	20-2/20-2
CLK_OUT	Clock out	Power Management	—	1	O	20-2/20-2
SYSCLK	System clock	Clock	—	1	I	4-3/4-3
RTC	Real time clock	Clock	—	1	I	4-3/4-3
DDRCLK	DDR clock	Clock	—	1	I	4-3/4-3
$\overline{\text{SCAN_MODE}}$	Test select	Test	—	1	I	22-7/22-8
$\overline{\text{TEST_SEL}}$	Test select	Test	—	1	I	22-7/22-8
TCK	Test clock	JTAG	—	1	I	22-7/22-8
TDI	Test data in	JTAG	—	1	I	22-7/22-8
TDO	Test data out	JTAG	—	1	O	22-7/22-8
TMS	Test mode select	JTAG	—	1	I	22-7/22-8
$\overline{\text{TRST}}$	Test reset	JTAG	—	1	I	22-7/22-8
LVDD_VSEL	LVDD voltage select	IO VSEL	—	1	I	4.4.4/4-25
BVDD_VSEL[0:1]	BVDD voltage select	IO VSEL	—	2	I	4.4.4/4-25
CVDD_VSEL[0:1]	CVDD voltage select	IO VSEL	—	2	I	4.4.4/4-25

Table 3-2 provides a summary of the signals listed alphabetically.

Table 3-2. P1021 Alphabetical Signal Reference

Name	Description	Functional Block	Alternate Function(s)	No. of Signals	I/O	Table/Page
ASLEEP	Asleep	Power Management	—	1	O	20-2/20-2
BVDD_VSEL[0:1]	BVDD voltage select	IO VSEL	—	2	I	4.4.4/4-25
CE_PA[11:12]	QUICC Engine parallel port A	QUICC Engine	LDP[0:1]	2	I/O	3-7/3-32
CE_PA[22:24]	QUICC Engine parallel port A	QUICC Engine	$\overline{\text{LCS}}$[4:6]	1	O	3-7/3-32

Table 3-2. P1021 Alphabetical Signal Reference (continued)

Name	Description	Functional Block	Alternate Function(s)	No. of Signals	I/O	Table/Page
CE_PA[25:26]	QUICC Engine parallel port A	QUICC Engine	LA[29:30]/ cfg_sys_pll[0:1]	2	I/O	3-7/3-32
CE_PA[6:7]	QUICC Engine parallel port A	QUICC Engine	LA[18:19]/ cfg_host_agt[1:2]	2	I/O	3-7/3-32
CE_PA[8:10]	QUICC Engine parallel port A	QUICC Engine	LA[20:22]/ cfg_eng_use[0:2]	3	I/O	3-7/3-32
CE_PA0	QUICC Engine parallel port A	QUICC Engine	LAD8/ cfg_gpinput8	1	I/O	3-7/3-32
CE_PA1	QUICC Engine parallel port A	QUICC Engine	LGPL0/LFCLE	1	I/O	3-7/3-32
CE_PA13	QUICC Engine parallel port A	QUICC Engine	LA28/ cfg_sys_speed	1	I/O	3-7/3-32
CE_PA14	QUICC Engine parallel port A	QUICC Engine	LGPL5/ cfg_boot_seq1	1	I/O	3-7/3-32
CE_PA15	QUICC Engine parallel port A	QUICC Engine	USB_PCTL1	1	I/O	3-7/3-32
CE_PA16	QUICC Engine parallel port A	QUICC Engine	LCLK1	1	I/O	3-7/3-32
CE_PA17	QUICC Engine parallel port A	QUICC Engine	LA23/ cfg_plat_speed	1	I/O	3-7/3-32
CE_PA18	QUICC Engine parallel port A	QUICC Engine	LA24/ cfg_core0_speed	1	I/O	3-7/3-32
CE_PA19	QUICC Engine parallel port A	QUICC Engine	LA25/ cfg_core1_speed	1	I/O	3-7/3-32
CE_PA2	QUICC Engine parallel port A	QUICC Engine	LGPL1/ LFALE	1	I/O	3-7/3-32
CE_PA20	QUICC Engine parallel port A	QUICC Engine	LA26/ cfg_ddr_speed	1	I/O	3-7/3-32
CE_PA21	QUICC Engine parallel port A	QUICC Engine	LA27/ cfg_cpu0_boot	1	I/O	3-7/3-32
CE_PA27	QUICC Engine parallel port A	QUICC Engine	$\overline{\text{LCS7}}$	3	O	3-7/3-32
CE_PA28	QUICC Engine parallel port A	QUICC Engine	LCLK0	1	I/O	3-7/3-32
CE_PA29	QUICC Engine parallel port A	QUICC Engine	cfg_ddr_debug	1	I/O	3-7/3-32
CE_PA3	QUICC Engine parallel port A	QUICC Engine	LGPL3/$\overline{\text{LFWP}}$/ cfg_boot_seq0	1	I/O	3-7/3-32
CE_PA30	QUICC Engine parallel port A	QUICC Engine	LA31/ cfg_sys_pll2	1	I/O	3-7/3-32
CE_PA31	QUICC Engine parallel port A	QUICC Engine	—	1	I/O	3-7/3-32

Table 3-2. P1021 Alphabetical Signal Reference (continued)

Name	Description	Functional Block	Alternate Function(s)	No. of Signals	I/O	Table/Page
CE_PA4	QUICC Engine parallel port A	QUICC Engine	LA16/ cfg_cpu1_boot	1	I/O	3-7/3-32
CE_PA5	QUICC Engine parallel port A	QUICC Engine	LA17	1	I/O	3-7/3-32
CE_PB[0:7]	QUICC Engine parallel port B	QUICC Engine	—	8	I/O	3-8/3-36
CE_PB10	QUICC Engine parallel port B	QUICC Engine	—	1	I/O	3-8/3-36
CE_PB11	QUICC Engine parallel port B	QUICC Engine	—	1	I/O	3-8/3-36
CE_PB12	QUICC Engine parallel port B	QUICC Engine	$\overline{\text{SDHC_CD}}$	1	I/O	3-8/3-36
CE_PB13	QUICC Engine parallel port B	QUICC Engine	SDHC_WP	1	I/O	3-8/3-36
CE_PB14	QUICC Engine parallel port B	QUICC Engine	$\overline{\text{UART_CTS1}}$	1	I/O	3-8/3-36
CE_PB15	QUICC Engine parallel port B	QUICC Engine	$\overline{\text{UART_RTS1}}$/ cfg_tsec3_prtcl1	1	O	3-8/3-36
CE_PB16	QUICC Engine parallel port B	QUICC Engine	UART_SIN1	1	I/O	3-8/3-36
CE_PB17	QUICC Engine parallel port B	QUICC Engine	UART_SOUT1/ cfg_core1_pll1	1	I/O	3-8/3-36
CE_PB18	QUICC Engine parallel port B	QUICC Engine	—	1		3-8/3-36
CE_PB19	QUICC Engine parallel port B	QUICC Engine	cfg_mem_debug	1	I/O	3-8/3-36
CE_PB20	QUICC Engine parallel port B	QUICC Engine	LBCTL/ cfg_core0_pll0	1	I/O	3-8/3-36
CE_PB21	QUICC Engine parallel port B	QUICC Engine	IIC2_SDA	1	I/O	3-8/3-36
CE_PB22	QUICC Engine parallel port B	QUICC Engine	IIC2_SCL	1	I/O	3-8/3-36
CE_PB23	QUICC Engine parallel port B	QUICC Engine	MSRCID0/ LB_MSRCID0/ PLL_PER_OUT0/ cfg_elbc_ecc	1	I/O	3-8/3-36
CE_PB24	QUICC Engine parallel port B	QUICC Engine	MSRCID1/ LB_MSRCID1/ PLL_PER_OUT1	1	I/O	3-8/3-36
CE_PB25	QUICC Engine parallel port B	QUICC Engine	MSRCID2/ LB_MSRCID2/ PLL_PER_OUT2	1	I/O	3-8/3-36

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Table 3-2. P1021 Alphabetical Signal Reference (continued)

Name	Description	Functional Block	Alternate Function(s)	No. of Signals	I/O	Table/Page
CE_PB26	QUICC Engine parallel port B	QUICC Engine	MSRCID3/ LB_MSRCID3/ PLL_PER_OUT3	1	I/O	3-8/3-36
CE_PB27	QUICC Engine parallel port B	QUICC Engine	MSRCID4/ LB_MSRCID4/ PLL_UP_DN/ cfg_eng_use[6]	1	I/O	3-8/3-36
CE_PB28	QUICC Engine parallel port B	QUICC Engine	MDVAL/ LB_MDVAL/ PLL_PER_VALID	1	I/O	3-8/3-36
CE_PB29	QUICC Engine parallel port B	QUICC Engine	—	1	I/O	3-8/3-36
CE_PB30	QUICC Engine parallel port B	QUICC Engine	—	1	I/O	3-8/3-36
CE_PB31	QUICC Engine parallel port B	QUICC Engine	—	1	I/O	3-8/3-36
CE_PB8	QUICC Engine parallel port B	QUICC Engine	USB_PCTL0	1	I/O	3-8/3-36
CE_PB9	QUICC Engine parallel port B	QUICC Engine	$\overline{\text{LWE1}}$/$\overline{\text{LBS1}}$/ cfg_host_agt0	1	I/O	3-8/3-36
CE_PC0	QUICC Engine parallel port C	QUICC Engine	—	1	I/O	3-9/3-39
CFG_DDR_ DEBUG	DDR debug configuration	Debug	CE_PA29	1	I/O	—
CFG_IO_PORTS3	I/O port configuration	Debug	—	1	I	—
CFG_MEM_ DEBUG	Memory debug configuration	Debug	CE_PB19	1	I/O	—
CFG_DRAM_TYPE	DDR DRAM type configuration	Debug	—	1	O	—
$\overline{\text{CKSTP_IN}}$[0:1]	Checkstop in	System control	—	2	I	20-2/20-2
$\overline{\text{CKSTP_OUT}}$[0:1]	Checkstop out	System control	—	2	O	20-2/20-2
CLK_OUT	Clock out	Power Management	—	1	O	20-2/20-2
CVDD_VSEL[0:1]	CVDD voltage select	IO VSEL	—	2	I	4.4.4/4-25
DDRCLK	DDR clock	Clock	—	1	I	4-3/4-3
$\overline{\text{DMA_DACK0}}$	DMA acknowledge 0	DMA	—	1	O	13-3/13-5
$\overline{\text{DMA_DDONE0}}$	DMA done 0	DMA	—	1	O	13-3/13-5
$\overline{\text{DMA_DREQ0}}$	DMA request 0	DMA	—	1	I	13-3/13-5
EC_GTX_CLK125	Gigabit reference clock	eTSEC1/ eTSEC2/ eTSEC3	—	1	I	14-2/14-9

Table 3-2. P1021 Alphabetical Signal Reference (continued)

Name	Description	Functional Block	Alternate Function(s)	No. of Signals	I/O	Table/Page
EC_MDC	Ethernet management data clock	Ethernet management	cfg_tsec_reduce	1	O	14-2/14-9
EC_MDIO	Ethernet management data in/out	Ethernet management	—	1	I/O	14-2/14-9
$\overline{\text{HRESET}}$	Hard reset	System control	—	1	I	4-2/4-2
$\overline{\text{HRESET_REQ}}$	Hard reset request	System control	—	1	O	4-2/4-2
IIC1_SCL	I^2C1 serial clock	I^2C	—	1	I/O	10-2/10-4
IIC1_SDA	I^2C1 serial data	I^2C	—	1	I/O	10-2/10-4
IIC2_SCL	I^2C2 serial clock	I^2C	CE_PB22	1	I/O	10-2/10-4
IIC2_SDA	I^2C2 serial data	I^2C	CE_PB21	1	I/O	10-2/10-4
IRQ[0:5]	External interrupt 0–5	PIC	—	6	I	9-3/9-9
$\overline{\text{IRQ_OUT}}$	Interrupt output	PIC	—	1	O	9-3/9-9
LA[18:19]	Local bus burst address 18–19	eLBC	CE_PA[6:7]/ cfg_host_agt[1:2]	2	I/O	12-2/12-5
LA[20:22]	Local bus burst address 20–22	eLBC	CE_PA[8:10]/ cfg_eng_use[0:2]	3	I/O	12-2/12-5
LA[29:30]	Local bus port address 29–30	eLBC	CE_PA[25:26]/ cfg_sys_pll[0:1]	2	I/O	12-2/12-5
LA16	Local bus burst address 16	eLBC	CE_PA4/ cfg_cpu1_boot	1	I/O	12-2/12-5
LA17	Local bus burst address 17	eLBC	CE_PA5	1	I/O	12-2/12-5
LA23	Local bus burst address 23	eLBC	CE_PA17/ cfg_plat_speed	1	I/O	12-2/12-5
LA24	Local bus burst address 24	eLBC	CE_PA18/ cfg_core0_speed	1	I/O	12-2/12-5
LA25	Local bus burst address 25	eLBC	CE_PA19/ cfg_core1_speed	1	I/O	12-2/12-5
LA26	Local bus burst address 26	eLBC	CE_PA20/ cfg_ddr_speed	1	I/O	12-2/12-5
LA27	Local bus burst address 27	eLBC	CE_PA21/ cfg_cpu0_boot	1	I/O	12-2/12-5
LA28	Local bus burst address 28	eLBC	CE_PA13/ cfg_sys_speed	1	I/O	12-2/12-5
LA31	Local bus port address 31	eLBC	CE_PA30/ cfg_sys_pll2	1	I/O	12-2/12-5
LAD[0:7]	Local bus address/data 0–7	eLBC	cfg_gpinput[0:7]	8	I/O	12-2/12-5
LAD10	Local bus address/data 10	eLBC	cfg_gpinput10	1	I/O	12-2/12-5
LAD11	Local bus address/data 11	eLBC	cfg_gpinput11	1	I/O	12-2/12-5

Table 3-2. P1021 Alphabetical Signal Reference (continued)

Name	Description	Functional Block	Alternate Function(s)	No. of Signals	I/O	Table/Page
LAD12	Local bus address/data 12	eLBC	cfg_gpinput12	1	I/O	12-2/12-5
LAD13	Local bus address/data 13	eLBC	cfg_gpinput13	1	I/O	12-2/12-5
LAD14	Local bus address/data 14	eLBC	cfg_gpinput14	1	I/O	12-2/12-5
LAD15	Local bus address/data 15	eLBC	cfg_gpinput15	1	I/O	12-2/12-5
LAD8	Local bus address/data 8	eLBC	CE_PA0/ cfg_gpinput8	1	I/O	12-2/12-5
LAD9	Local bus address/data 9	eLBC	cfg_gpinput9	1	I/O	12-2/12-5
LALE	Local bus address latch enable	eLBC	cfg_core0_pll1	1	O	12-2/12-5
LBCTL	Local bus data buffer control	eLBC	CE_PB20/ cfg_core0_pll0	1	I/O	12-2/12-5
LCLK0	Local bus clock 0	eLBC	CE_PA28	1	I/O	12-2/12-5
LCLK1	Local bus clock 1	eLBC	CE_PA16	1	I/O	12-2/12-5
$\overline{\text{LCS}}$[0:3]	Local bus chip select 0–3	eLBC	—	4	O	12-2/12-5
$\overline{\text{LCS}}$[4:6]	Local bus chip select 4–6	eLBC	CE_PA[22:24]	3	O	12-2/12-5
$\overline{\text{LCS7}}$	Local bus chip select 7	eLBC	CE_PA27	1	O	12-2/12-5
LDP[0:1]	Local bus data parity	eLBC	CE_PA[11:12]	2	I/O	12-2/12-5
LGPL0/ LFCLE	Local bus UPM general purpose line 0 / flash command latch enable	eLBC	CE_PA1	1	I/O	12-2/12-5
LGPL1/ LFALE	Local bus GP line 1 / flash address latch enable	eLBC	CE_PA2	1	I/O	12-2/12-5
$\overline{\text{LGPL2}}$/ $\overline{\text{LOE}}$/ $\overline{\text{LFRE}}$	Local bus GP line 2 / output enable / flash read enable	eLBC	cfg_core0_pll2	1	O	12-2/12-5
$\overline{\text{LGPL3}}$/ $\overline{\text{LFWP}}$	Local bus GP line 3 / flash write protect	eLBC	CE_PA3/ cfg_boot_seq0	1	I/O	12-2/12-5
$\overline{\text{LGPL4}}$/ $\overline{\text{LGTA}}$/ $\overline{\text{LFRB}}$/ LUPWAIT	Local bus GP line 4 / transaction termination / flash ready-busy / wait	eLBC	—	1	I/O	12-2/12-5
LGPL5	Local bus GP line 5 address	eLBC	CE_PA14/ cfg_boot_seq1	1	I/O	12-2/12-5
LVDD_VSEL	LVDD voltage select	IO VSEL	—	1	I	4.4.4/4-25
$\overline{\text{LWE0}}$/ $\overline{\text{LFWE}}$/ $\overline{\text{LBS0}}$	Local bus write enable 0 / write enable / byte lane select 1	eLBC	cfg_core1_pll0	1	O	12-2/12-5
$\overline{\text{LWE1}}$/ $\overline{\text{LBS1}}$	Local bus write enable1 / bye lane select 1	eLBC	CE_PB9/ cfg_host_agt0	1	I/O	12-2/12-5
MA[0:15]	DDR address	DDR controller	—	16	O	8-3/8-6

Table 3-2. P1021 Alphabetical Signal Reference (continued)

Name	Description	Functional Block	Alternate Function(s)	No. of Signals	I/O	Table/Page
$\overline{\text{MAPAR_ERR}}$	Address parity error	DDR controller	—	1	I	8-4/8-10
MAPAR_OUT	Address parity out	DDR controller	—	1	O	8-4/8-10
MBA[0:2]	DDR bank select	DDR controller	—	3	O	8-3/8-6
$\overline{\text{MCAS}}$	DDR column address strobe	DDR controller	—	1	O	8-3/8-6
MCK[0:3], $\overline{\text{MCK}}$[0:3]	DDR differential clocks (2 pairs/DIMM)	DDR controller	—	8	O	8-4/8-10
MCKE[0:1]	DDR clock enable	DDR controller	—	2	O	8-4/8-10
$\overline{\text{MCP}}$[0:1]	Machine check processor	PIC	—	2	I	9-3/9-9
$\overline{\text{MCS}}$[0:1]	DDR chip select	DDR controller	—	2	O	8-3/8-6
MDIC[0:1]	Driver impedance calibration	DDR controller	—	2	I/O	8-4/8-10
MDM[0:3], MDM[8]	DDR data mask	DDR controller	—	5	O	8-3/8-6
MDQ[0:31]	DDR data	DDR controller	—	32	I/O	8-3/8-6
MDQS[0:3], MDQS8	DDR data strobe	DDR controller	—	5	I/O	8-3/8-6
$\overline{\text{MDQS}}$[0:3], $\overline{\text{MDQS8}}$	DDR data strobe (complement)	DDR controller	—	5	I/O	8-3/8-6
MDVAL	Memory debug data valid	Debug	LB_MDVAL/ PLL_PER_VALID/ CE_PB28	1	I/O	22-5/22-7
MECC[0:7]	DDR error correcting code	DDR controller	—	8	I/O	8-3/8-6
MODT[0:1]	DRAM on-die termination	DDR controller	—	2	O	8-4/8-10
$\overline{\text{MRAS}}$	DDR row address strobe	DDR controller	—	1	O	8-3/8-6
MSRCID0	Memory debug source ID 0	Debug	LB_MSRCID0/ PLL_PER_OUT0/ CE_PB23/ cfg_elbc_ecc	1	I/O	22-5/22-7
MSRCID1	Memory debug source ID 1	Debug	LB_MSRCID1/ PLL_PER_OUT1/ CE_PB24	1	I/O	22-5/22-7

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Table 3-2. P1021 Alphabetical Signal Reference (continued)

Name	Description	Functional Block	Alternate Function(s)	No. of Signals	I/O	Table/Page
MSRCID2	Memory debug source ID 2	Debug	LB_MSRCID2/ PLL_PER_OUT2/ CE_PB25	1	I/O	22-5/22-7
MSRCID3	Memory debug source ID 3	Debug	LB_MSRCID3/ PLL_PER_OUT3/ CE_PB26	1	I/O	22-5/22-7
MSRCID4	Memory debug source ID 4	Debug	LB_MSRCID4/ PLL_UP_DN/ CE_PB27/ cfg_eng_use[6]	1	I/O	22-5/22-7
$\overline{\text{MWE}}$	DDR write enable	DDR controller	—	1	O	8-3/8-6
READY_P1	Processor 1 ready	Debug	cfg_core1_pll2	1	O	22-6/22-8
RTC	Real time clock	Clock	—	1	I	4-3/4-3
$\overline{\text{SCAN_MODE}}$	Test select	Test	—	1	I	22-7/22-8
SD_IMP_CAL_RX	Receiver impedance calibration	SerDes, PCI Express, SGMII	—	1	I	14-1/14-6
SD_IMP_CAL_TX	Transmitter impedance calibration	SerDes, PCI Express, SGMII	—	1	I	14-1/14-6
SD_PLL_TPA	PLL test point analog	SerDes, PCI Express, SGMII	—	1	O	14-1/14-6
SD_PLL_TPD	PLL test point digital	SerDes, PCI Express, SGMII	—	1	O	14-1/14-6
SD_REF_CLK	PLL reference clock	SerDes, PCI Express, SGMII	—	1	I	15-2/15-5
$\overline{\text{SD_REF_CLK}}$	PLL reference clock (complement)	SerDes, PCI Express, SGMII	—	1	I	15-2/15-5
SD_RX[3:0]	Receive data	SerDes, PCI Express, SGMII	—	4	I	15-2/15-5
$\overline{\text{SD_RX}}$[3:0]	Receive data (complement)	SerDes, PCI Express, SGMII	—	4	I	15-2/15-5
SD_TX[3:0]	Transmit data	SerDes, PCI Express, SGMII	—	4	O	15-2/15-5

Table 3-2. P1021 Alphabetical Signal Reference (continued)

Name	Description	Functional Block	Alternate Function(s)	No. of Signals	I/O	Table/Page
$\overline{\text{SD_TX}}$[3:0]	Transmit data (complement)	SerDes, PCI Express, SGMII	—	4	O	15-2/15-5
$\overline{\text{SDHC_CD}}$	eSDHC card detection	eSDHC	CE_PB12	1	I/O	17-1/17-4
SDHC_CLK	Clock for MMC/SD/SDIO card	eSDHC	—	1	O	17-1/17-4
SDHC_CMD	CMD line connect to card	eSDHC	—	1	I/O	17-1/17-4
SDHC_DAT[0:3]	Data line 0–3	eSDHC	—	4	I/O	17-1/17-4
SDHC_DAT[4:7]	Data line 4–7	eSDHC	$\overline{\text{SPI_CS}}$[0:3]	4	I/O	17-1/17-4
SDHC_WP	eSDHC card write protect	eSDHC	CE_PB13	1	I/O	17-1/17-4
SPI_CLK	SPI clock	SPI	—	1	O	17-1/17-4
$\overline{\text{SPI_CS}}$[0:3]	SPI slave select 0–3	SPI	SDHC_DAT[4:7]	4	I/O	17-1/17-4
SPI_MISO	SPI master-in slave-out	SPI	—	1	I	17-1/17-4
SPI_MOSI	SPI master-out slave-in	SPI	—	1	I/O	17-1/17-4
$\overline{\text{SRESET}}$	Soft reset	System control	—	1	I	4-2/4-2
SYSCLK	System clock	Clock	—	1	I	4-3/4-3
TCK	Test clock	JTAG	—	1	I	22-7/22-8
TDI	Test data in	JTAG	—	1	I	22-7/22-8
TDO	Test data out	JTAG	—	1	O	22-7/22-8
$\overline{\text{TEST_SEL}}$	Test select	Test	—	1	I	22-7/22-8
TMS	Test mode select	JTAG	—	1	I	22-7/22-8
TRIG_IN	Watchpoint trigger in	Debug	—	1	I	22-6/22-8
TRIG_OUT	Watchpoint trigger out	Debug	—	1	O	22-6/22-8
$\overline{\text{TRST}}$	Test reset	JTAG	—	1	I	22-7/22-8
TSEC_1588_ ALARM_OUT1	1588 timer alarm-out 1	eTSEC1/ eTSEC2/ eTSEC3	cfg_srds_refclk	1	O	14-2/14-9
TSEC_1588_ ALARM_OUT2	1588 timer alarm-out 2	eTSEC1/ eTSEC2/ eTSEC3	cfg_sgmii3	1	O	14-2/14-9
TSEC_1588_ CLK_IN	1588 clock-in	eTSEC1/ eTSEC2/ eTSEC3	—	1	I	14-2/14-9
TSEC_1588_ CLK_OUT	1588 clock-out	eTSEC1/ eTSEC2/ eTSEC3	cfg_ddr_pll0	1	O	14-2/14-9
TSEC_1588_ PULSE_OUT1	1588 timer pulse-out 1	eTSEC1/ eTSEC2/ eTSEC3	cfg_ddr_pll1	1	O	14-2/14-9

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Table 3-2. P1021 Alphabetical Signal Reference (continued)

Name	Description	Functional Block	Alternate Function(s)	No. of Signals	I/O	Table/Page
TSEC_1588_ PULSE_OUT2	1588 timer pulse-out 2	eTSEC1/ eTSEC2/ eTSEC3	cfg_ddr_pll2	1	O	14-2/14-9
TSEC_1588_ TRIG_IN1	1588 trigger-in 1	eTSEC1/ eTSEC2/ eTSEC3	—	1	I	14-2/14-9
TSEC_1588_ TRIG_IN2	1588 trigger-in 2	eTSEC1/ eTSEC2/ eTSEC3	—	1	I	14-2/14-9
TSEC1_COL	eTSEC1 collision detect	eTSEC1	TSEC3_RX_CLK	1	I	14-2/14-9
TSEC1_CRS	eTSEC1 carrier sense	eTSEC1	TSEC3_RX_DV	1	I/O	14-2/14-9
TSEC1_GTX_CLK	eTSEC1 transmit clock out	eTSEC1	—	1	O	14-2/14-9
TSEC1_GTX_CLK1 25	eTSEC1 Gigabit reference clock	eTSEC1	TSEC1_TX_CLK	1	I	14-2/14-9
TSEC1_RX_CLK	eTSEC1 receive clock	eTSEC1	—	1	I	14-2/14-9
TSEC1_RX_DV	eTSEC1 receive data valid	eTSEC1	—	1	I	14-2/14-9
TSEC1_RX_ER	eTSEC1 receiver error	eTSEC1	—	1	I	14-2/14-9
TSEC1_RXD[3:0]	eTSEC1 receive data 3–0	eTSEC1	—	4	I	14-2/14-9
TSEC1_RXD[7:4]	eTSEC1 receive data 7–4	eTSEC1	TSEC3_RXD[3:0]	4	I	14-2/14-9
TSEC1_TX_CLK	eTSEC1 transmit clock in	eTSEC1	TSEC1_GTX_CLK125	1	I	14-2/14-9
TSEC1_TX_EN	eTSEC1 transmit enable	eTSEC1	—	1	O	14-2/14-9
TSEC1_TX_ER	eTSEC1 transmit error	eTSEC1	cfg_rom_loc3	1	O	14-2/14-9
TSEC1_TXD[3:1]	eTSEC1 transmit data 3–1	eTSEC1	cfg_io_ports[0:2]	3	O	14-2/14-9
TSEC1_TXD0	eTSEC1 transmit data 0	eTSEC1	cfg_tsec1_prtcl0	1	O	14-2/14-9
TSEC3_GTX_CLK	eTSEC2 transmit clock out	eTSEC3	—	1	O	14-2/14-9
TSEC3_RX_CLK	eTSEC3 receive clock	eTSEC3	TSEC1_COL	1	I	14-2/14-9
TSEC3_RX_DV	eTSEC3 receive data valid	eTSEC3	TSEC1_CRS	1	I/O	14-2/14-9
TSEC3_RX_ER	eTSEC3 receive error	eTSEC3	—	1	I/O	14-2/14-9
TSEC3_RXD[3:0]	eTSEC3 receive data 3–0	eTSEC3	TSEC1_RXD[7:4]	4	I	14-2/14-9
TSEC3_TX_CLK	eTSEC3 transmit clock in	eTSEC3	—	1	I	14-2/14-9
TSEC3_TX_EN	eTSEC3 transmit enable	eTSEC3	—	1	O	14-2/14-9
TSEC3_TXD[2:0]	eTSEC3 transmit data 2–0	eTSEC3	cfg_rom_loc[0:2]	3	O	14-2/14-9
TSEC3_TXD3	eTSEC3 transmit data 3	eTSEC3	cfg_tsec1_prtcl1	1	O	14-2/14-9
$\overline{\text{UART_CTS0}}$	UART0 clear to send	Dual UART	—	1	I	11-1/11-3
$\overline{\text{UART_CTS1}}$	UART1 clear to send	Dual UART	CE_PB14	1	I/O	11-1/11-3
$\overline{\text{UART_RTS0}}$	UART0 ready to send	Dual UART	cfg_tsec3_prtcl0	1	O	11-1/11-3
$\overline{\text{UART_RTS1}}$	UART1 ready to send	Dual UART	CE_PB15/ cfg_tsec3_prtcl1	1	O	11-1/11-3

Table 3-2. P1021 Alphabetical Signal Reference (continued)

Name	Description	Functional Block	Alternate Function(s)	No. of Signals	I/O	Table/Page
UART_SIN0	UART0 serial data in	Dual UART	—	1	I	11-1/11-3
UART_SIN1	UART1 serial data in	Dual UART	CE_PB16	1	I/O	11-1/11-3
UART_SOUT0	UART0 serial data out	Dual UART	cfg_eng_use[3]	1	O	11-1/11-3
UART_SOUT1	UART1 serial data out	Dual UART	CE_PB17/ cfg_core1_pll1	1	I/O	11-1/11-3
$\overline{\text{UDE}}$[0:1]	Unconditional debug event	PIC	—	2	I	9-3/9-9
USB_CLK	USB PHY clock	USB	—	1	I	16-1/16-3
USB_D[7:0]	Data bus	USB	—	8	I/O	16-1/16-3
USB_DIR	Direction of data bus	USB	—	1	I	16-1/16-3
USB_NXT	Next data	USB	—	1	I	16-1/16-3
USB_PCTL0	Port control 0	USB	CE_PB8	1	I/O	16-1/16-3
USB_PCTL1	Port control1	USB	CE_PA15	1	I/O	16-1/16-3
USB_PWRFAULT	USB VBus power fault	USB	—	1	I	16-1/16-3
USB_STP	End of a transfer on the bus	USB	—	1	O	16-1/16-3

3.2 Configuration Signals Sampled at Reset

The signals that serve alternate functions as configuration input signals during system reset are summarized in Table 3-3. The detailed interpretation of their voltage levels during reset is described in Chapter 4, “Reset, Clocking, and Initialization.”

Note that throughout this document, the reset configuration signals are described as being sampled at the negation of $\overline{\text{HRESET}}$. However, there is a setup and hold time for these signals relative to the rising edge of $\overline{\text{HRESET}}$, as described in the *P1021 QorIQ Integrated Processor Hardware Specifications*. Note that the PLL configuration signals have different setup and hold time requirements than the other reset configuration signals.

The reset configuration signals are multiplexed with other functional signals. The values on these signals during reset are interpreted to be logic one or zero, regardless of whether the functional signal name is defined as active-low. Most of the reset configuration signals have internal pull-up resistors so that if the signals are not driven, the default value is high (a one), as shown in the table. Some signals do not have pull-up resistors and must be driven high or low during the reset period. For details about all the signals that require external pull-up resistors, see the *P1021 QorIQ Integrated Processor Hardware Specifications.*

Note that the multiplexing of various signals on the P1021 is controlled by the PMUXCR register described in Chapter 20, “Global Utilities.”

Table 3-3. P1021 Reset Configuration Signals

Functional Interface	Functional Signal Name	Reset Configuration Name	Default
Debug	READY_P1	cfg_core1_pll2	Must be driven
	MSRCID0	cfg_elbc_ecc	1
	MSRCID4	cfg_eng_use6	1
DUART	UART_SOUT1	cfg_core1_pll1	Must be driven
	$\overline{\text{UART_RTS0}}$	cfg_tsec3_prtcl0	1
	$\overline{\text{UART_RTS1}}$	cfg_tsec3_prtcl1	1
	UART_SOUT0	cfg_eng_use3	1
eLBC	LGPL3/$\overline{\text{LFWP}}$	cfg_boot_seq0	1
	LGPL5	cfg_boot_seq1	1
	LBCTL	cfg_core0_pll0	Must be driven
	LALE	cfg_core0_pll1	Must be driven
	LGPL2/$\overline{\text{LOE}}$/$\overline{\text{LFRE}}$	cfg_core0_pll2	Must be driven
	LA16	cfg_cpu1_boot	1
	LA[18:19]	cfg_host_agt[1:2]	11
	LA23	cfg_plat_speed	1
	LA24	cfg_core0_speed	1
	LA25	cfg_core1_speed	1
	LA26	cfg_ddr_speed	1
	LA27	cfg_cpu0_boot	1
	LA28	cfg_sys_speed	1
	LA[29:31]	cfg_sys_pll[0:2]	Must be driven
	LAD[0:15]	cfg_gpinput[0:15]	Must be driven
	$\overline{\text{LWE0}}$/$\overline{\text{LFWE}}$/$\overline{\text{LBS0}}$	cfg_core1_pll0	Must be driven
	$\overline{\text{LWE1}}$/$\overline{\text{LBS1}}$	cfg_host_agt0	1
	LA[20:22]	cfg_eng_use[0:2]	111
Ethernet Management	EC_MDC	cfg_tsec_reduce	1
eTSEC	TSEC_1588_CLK_OUT	cfg_ddr_pll0	Must be driven
	TSEC_1588_PULSE_OUT1	cfg_ddr_pll1	Must be driven
	TSEC_1588_PULSE_OUT2	cfg_ddr_pll2	Must be driven
	TSEC_1588_ALARM_OUT1	cfg_srds_refclk	1
	TSEC_1588_ALARM_OUT2	cfg_sgmii3	1

Table 3-3. P1021 Reset Configuration Signals (continued)

Functional Interface	Functional Signal Name	Reset Configuration Name	Default
eTSEC1	TSEC1_TXD[3:1]	cfg_io_ports[0:2]	111
	TSEC1_TX_ER	cfg_rom_loc3	1
	TSEC1_TXD0	cfg_tsec1_prtcl0	1
	TSEC3_TXD3	cfg_tsec1_prtcl1	1
	TSEC3_TXD[2:0]	cfg_rom_loc[0:2]	111
Configuration-only	CFG_MEM_DEBUG	cfg_mem_debug	1
	CFG_DDR_DEBUG	cfg_ddr_debug	1
	CFG_DRAM_TYPE	cfg_dram_type	1
	CFG_IO_PORTS3	cfg_io_ports3	1

3.3 Output Signal States During Reset

When a system reset is recognized ($\overline{\text{HRESET}}$ is asserted), the P1021 aborts all current internal and external transactions and releases all bidirectional I/O signals to a high-impedance state. See Chapter 4, “Reset, Clocking, and Initialization,” for a complete description of the reset functionality.

During reset, the P1021 ignores most input signals (except for the reset configuration signals) and drives most of the output-only signals to an inactive state.

3.4 Parallel I/O Ports

The QUICC Engine Block supports three general purpose I/O ports: ports A, B, and C. Each pin in the I/O ports can be configured as a general-purpose I/O signal or as a dedicated peripheral interface signal. Each pin can be configured as open-drain (the pin can be configured in a wired-OR configuration on the board). While configured as open-drain, the pin drives a zero voltage but three-states when driving a high voltage.

Note that port pins do not have internal pull-up resistor. Due to the QUICC Engine Block’s flexibility, many dedicated peripheral functions are multiplexed onto the ports. The functions are grouped to maximize the pins’ usefulness in the greatest number of P1021 applications.

3.4.1 QUICC Engine Block Port Block Diagram

Figure 3-4 shows the functional block diagram per one port pin.

Figure 3-4. Port Functional Block Diagram

3.4.2 Port Pins Functions

Generally each pin can function as a general-purpose I/O pin or as a dedicated input or output pin. Note however that some pins have only either a general-purpose input or general-purpose output function, but not both possibilities. Refer to Table 3-7 through Table 3-9 for details. Usually following hard reset all port pins are disabled—both output and input buffers are off.

3.4.2.1 General Purpose I/O Pins

Usually a value of 00 in CPPAR selects the general-purpose I/O function. The signal direction is determined by the value in the CPDIR. If a port pin is selected as a general-purpose I/O pin, it can be accessed through the port data register (CPDAT*x*). Data written to the CPDAT*x* is stored in an output latch. If a port pin is configured as an output, the output latch data is driven onto the port pin. In this case, when CPDAT*x* is read, the port pin itself is read. If a port pin is configured as an input, data written to CPDAT*x* is still stored in the output latch, but is prevented from reaching the port pin. In this case, when CPDAT*x* is read, the state of the port pin is read.

3.4.2.2 Dedicated Pins

When a port is not configured as a general-purpose I/O pin, it has a dedicated functionality, as described in the following tables. Note that if an input to a peripheral is not supplied from a pin, a default value is supplied to the on-chip peripheral, as listed in the “Default Input” column in the tables.

NOTE

Some output functions can be output on more than one pin. The user can freely configure such functions to be output on more than one pin at once. However, there is typically no advantage in doing so unless there is a large fanout, where it is advantageous to share the load between several pins.

Many input functions can also come from two or three different pins; see Section 3.4.4, “Ports Tables.”

3.4.3 QUICC Engine Port Interrupts

Ten QUICC Engine port pins may be selected as the source of external interrupts. This is useful in communication interfaces that require interrupt handling.

3.4.3.1 QUICC Engine Port Interrupt Event Register (CEPIER)

CEPIER, shown in Figure 3-5, carries information on the QUICC Engine ports that caused the interrupt. CEPIER bits are cleared by writing ones; writing zero has no effect.

Offset 0xOC Access: w1c

	0	1	2	3	4	5	6	7	8	9	10					31
R	PA4	PA8	PA18	PA22	PA28	PB0	PB4	PB8	PB14	PB18	—					
W	w1c															
Reset	All zeros															

Figure 3-5. QUICC Engine Port Interrupt Event Register (CEPIER)

Table 3-4 describes the CEPIER fields.

Table 3-4. CEPIER Field Descriptions

Bits	Name	Description
0–9	Px[n]	QUICC Engine port interrupt event. Indicates whether interrupt event occurred on the corresponding QUICC Engine port signal 0 No interrupt event occurred on the corresponding QUICC Engine port signal 1 Interrupt event occurred on the corresponding QUICC Engine port signal
10–31	—	Reserved

3.4.3.1.1 QUICC Engine Port Interrupt Mask Register (CEPIMR)

CEPIER, shown in Figure 3-6, defines the interrupt masking for the individual QUICC Engine port lines. When an interrupt occurs, the corresponding CEPIER bit is set irrespective of CEPIMR state. The QUICC Engine port interrupt is forwarded to QUICC Engine PIC only if one or more non-masked interrupts occurred.

Offset 0x10 Access: R/W

	0	1	2	3	4	5	6	7	8	9	10					31
R W	PA4	PA8	PA18	PA22	PA28	PB0	PB4	PB8	PB14	PB18	—-					
Reset	All zeros															

Figure 3-6. QUICC Engine Port Interrupt Mask Register (CEPIMR)

Table 3-5 describes the CEPIMR fields.

Table 3-5. CEPIMR Field Descriptions

Bits	Name	Description
0–9	Px[n]	QUICC Engine port interrupt mask 0 Interrupt signal is masked 1 Interrupt signal is not masked
10–31	—	Reserved

3.4.3.1.2 QUICC Engine Port Interrupt Control Register (CEPICR)

CEPICR, shown in Figure 3-7, determines whether the corresponding QUICC Engine port line asserts an interrupt request upon either a high-to-low change or nay change in the state of the signal.

Offset 0x14 Access: R/W

	0	1	2	3	4	5	6	7	8	9	10					31
R W	PA4	PA8	PA18	PA22	PA28	PB0	PB4	PB8	PB14	PB18	—-					
Reset	All zeros															

Figure 3-7. QUICC Engine Port Interrupt Control Register (CEPICR)

Table 3-6 describes the CEPICR fields.

Table 3-6. CEPICR Field Descriptions

Bits	Name	Description
0–9	Px[n]	Edge detection mode. 0 Any change on the state of the QUICC Engine port generates an interrupt. 1 High-to-low change on QUICC Engine port generates interrupt.
10–31	—	Reserved

3.4.4 Ports Tables

The following tables describe the QUICC Engine port functionality according to the configuration of the port registers. See Section 20.4.1.21, "Port Direction Registers (CPDIR1A–CPDIR1C and CPDIR2A–CPDIR2C)," and Section 20.4.1.22, "Port Pin Assignment Registers (CPPAR1A–CPPARD1C and CPPAR2A–CPPAR2C)," for additional details.

Some input functions can come from two different pins for flexibility. Figure 3-8 shows an example in which two different pins can be selected for one input function. Secondary option programming is relevant only if primary option is programmed to the default value.

Figure 3-8. Primary and Secondary Option Programming

Table 3-7 through Table 3-9 describe the configuration options for each QUICC Engine Block I/O port pin.

The default value for a primary option is simply a reference to the secondary option for input functions that can come from two different pins. In the secondary option, the programming is relevant only if the primary option is not used for the function.

Table 3-7. Port A Dedicated Pin Assignment

Pin	Pin Functions													
		CPPARA*x*[SEL*n*]=00			CPPARA*x*[SEL*n*]=01			CPPARA*x*[SEL*n*]=10			CPPARA*x*[SEL*n*]=11		
	Direction	Function	CPDIRxA[DIR*n*]	Default Input	Function	CPDIRxA[DIR*n*]	Default Input	Function	CPDIRxA[DIR*n*]	Default Input	Function	CPDIRxA[DIR*n*]	Default Input
PA0	IN	GPI_PA0	10	GND	—	—		RISC_EXT_ REQ3	10	GND	UPC1_S_ TxADDR[4]	10	PB28
	OUT	GPO_PA0	01					—	—		UPC1_M_ TxADDR[4]	01	
PA1	IN	GPI_PA1	10	GND	—	—		RISC_EXT_ REQ1	10	PB13	UPC1_S_ TxADDR[3]	10	PB23
	OUT	GPO_PA1	01					—	—		UPC1_M_ TxADDR[3]	01	
PA2	IN	GPI_PA2	10	GND	—	—		RISC_EXT_ REQ2	10	PB22	UPC1_S_ RxADDR[4]	10	PB25
	OUT	GPO_PA2	01					—	—		UPC1_M_ RxADDR[4]	01	
PA3	IN	GPI_PA3	10	GND	—	—		—	—		UPC1_S_ RxADDR[3]	10	PB24
	OUT	GPO_PA3	01		STROBE4	01		—	—		UPC1_M_ RxADDR[3]	01	
PA4	IN	GPI_PA4	10	GND	TDMA_TXD[0] (Serial)	11	PB23	Enet1_RX_DV/ SER1_CTS	10	GND	—	—	
	OUT	GPO_PA4	01					—	—		UPC1_ TxDATA[8]	01	
PA5	IN	GPI_PA5	10	GND	TDMA_RXD[0] (Serial)	11	PB24	—	—		—	—	
	OUT	GPO_PA5	01					Enet1_TX_EN/ SER1_RTS	01		UPC1_ TxDATA[9]	01	
PA6	IN	GPI_PA6	10	GND	TDMA_TSYNC	10	PB25	Enet1_RXD[0]/ SER1_RXD[0]	10	GND	—	—	
	OUT	GPO_PA6	01		BRGO9	01		—	—		UPC1_ TxDATA[10]	01	

Table 3-7. Port A Dedicated Pin Assignment (continued)

Pin	Pin Functions													
	Direction	CPPARA*x*[SEL*n*]=00			CPPARA*x*[SEL*n*]=01			CPPARA*x*[SEL*n*]=10			CPPARA*x*[SEL*n*]=11		
		Function	CPDIRxA[DIR*n*]	Default Input	Function	CPDIRxA[DIR*n*]	Default Input	Function	CPDIRxA[DIR*n*]	Default Input	Function	CPDIRxA[DIR*n*]	Default Input
PA7	IN	GPI_PA7	10	GND	TDMA_RSYNC	10	PB26	—	—		—	—	
	OUT	GPO_PA7	01		BRGO10	01		Enet1_TXD[0]/ SER1_TXD[0]	01		UPC1_ TxDATA[11]	01	
PA8	IN	GPI_PA8	10	GND	—	—		Enet1_RX_ER/ $\overline{\text{SER1_CD}}$	10	GND	—	—	
	OUT	GPO_PA8	01		TDMA_REQ	01		—	—		UPC1_ TxDATA[12]	01	
PA9	IN	GPI_PA9	10	GND	TRB1_IN1	10	GND	RISC_EXT_ REQ4	10	GND	—	—	
	OUT	GPO_PA9	01		—	—		Enet1_TXD[1]	01		UPC1_ TxDATA[13]	01	
PA10	IN	GPI_PA10	10	GND	—	—		Enet1_RXD[1]	10	GND	—	—	
	OUT	GPO_PA10	01		TRB1_OUT1	01		—	—		UPC1_ TxDATA[14]	01	
PA11	IN	GPI_PA11	10	GND	TDMB_RXD[1]	10	GND	SER3_RXD[1]	10	GND	—	—	
	OUT	GPO_PA11	01		—	—		Enet1_TXD[2]	01		UPC1_ TxDATA[15]	01	
PA12	IN	GPI_PA12	10	GND	TDMB_RXD[2]	10	GND	SER3_RXD[2]	10	GND	UPC1_ RxDATA[8]	10	GND
	OUT	GPO_PA12	01		—	—		Enet1_TXD[3]	01		—	—	
PA13	IN	GPI_PA13	10	GND	TDMB_RXD[3]	10	GND	SER3_RXD[3]	10	GND	UPC1_ RxDATA[9]	10	GND
	OUT	GPO_PA13	01		—	—		Enet1_TX_ER	01		—	—	
PA14	IN	GPI_PA14	10	GND	—	—		Enet1_RXD[2]	10	GND	UPC1_ RxDATA[10]	10	GND
	OUT	GPO_PA14	01		TDMB_TXD[1]	01		SER3_TXD[1]	01		—	—	
PA15	IN	GPI_PA15	10	GND	—	—		Enet1_RXD[3]	10	GND	UPC1_ RxDATA[11]	10	GND
	OUT	GPO_PA15	01		TDMB_TXD[2]	01		SER3_TXD[2]	01		—	—	

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Table 3-7. Port A Dedicated Pin Assignment (continued)

Pin	Pin Functions													
	Direction	CPPARA*x*[SEL*n*]=00			CPPARA*x*[SEL*n*]=01			CPPARA*x*[SEL*n*]=10			CPPARA*x*[SEL*n*]=11		
		Function	CPDIRxA[DIR*n*]	Default Input	Function	CPDIRxA[DIR*n*]	Default Input	Function	CPDIRxA[DIR*n*]	Default Input	Function	CPDIRxA[DIR*n*]	Default Input
PA16	IN	GPI_PA16	10	GND	—	—		Enet1_COL	10	GND	UPC1_ RxDATA[12]	10	GND
	OUT	GPO_PA16	01		TDMB_TXD[3]	—		SER3_TXD[3]	01		—	—	
PA17	IN	GPI_PA17	10	GND	TRB1_IN2	10	GND	Enet1_CRS	10	GND	UPC1_ RxDATA[13]	10	GND
	OUT	GPO_PA17	01		STROBE1	01		—	—		—	—	
PA18	IN	GPI_PA18	10	GND	TDMD_TXD[0] (Serial)	11	PB14	$\overline{\text{SER7_CTS}}$	10	PB14	UPC1_ RxDATA[14]	10	GND
	OUT	GPO_PA18	01					PTP_REF_CLK	01		—	—	
PA19	IN	GPI_PA19	10	GND	TDMD_RXD[0] (Serial)	11	PB15	—	—		UPC1_ RxDATA[15]	10	GND
	OUT	GPO_PA19	01					$\overline{\text{SER7_RTS}}$	01		PTP_PPS1	01	
PA20	IN	GPI_PA20	10	GND	TDMD_TSYNC	10	PB16	SER7_RXD[0]	10	PB16	—	—	
	OUT	GPO_PA20	01		BRGO9	01		1588_TRIG_ OUT	01		UPC1_TxPRTY	01	
PA21	IN	GPI_PA21	10	GND	TDMD_RSYNC	10	PB17	PTP_EXT_ TRIG*n*	10	PB25	UPC1_RxPRTY	10	GND
	OUT	GPO_PA21	01		BRGO11	01		SER7_TXD[0]	01		—	—	
PA22	IN	GPI_PA22	10	GND	PTP_CLK	10	GND	$\overline{\text{SER7_CD}}$	10	PB18	UPC1_RxSOC	10	GND
	OUT	GPO_PA22	01		TDMD_REQ	01		—	—		—	—	
PA23	IN	GPI_PA23	10	GND	CLK1	10	GND	CLK12	10	GND	—	—	
	OUT	GPO_PA23	01		BRGO1	01		—	—		UPC1_TxSOC	01	
PA24	IN	GPI_PA24	10	GND	CLK9	10	GND	—	—		UPC1_M_ RxCLAV[0]	10	GND
	OUT	GPO_PA24	01		BRGO2	01					UPC1_S_ RxCLAV	01	
PA25	IN	GPI_PA25	10	GND	TRB1_IN3	10	GND	—	—		UPC1_M_ TxCLAV[0]	10	GND
	OUT	GPO_PA25	01		STROBE4	01					UPC1_S_ TxCLAV	01	

Table 3-7. Port A Dedicated Pin Assignment (continued)

Pin	Pin Functions												
	Direction	CPPARA*x*[SEL*n*]=00			CPPARA*x*[SEL*n*]=01			CPPARA*x*[SEL*n*]=10			CPPARA*x*[SEL*n*]=11		
		Function	CPDIRxA[DIR*n*]	Default Input	Function	CPDIRxA[DIR*n*]	Default Input	Function	CPDIRxA[DIR*n*]	Default Input	Function	CPDIRxA[DIR*n*]	Default Input
PA26	IN	GPI_PA26	10	GND	—	—		—	—		$\overline{\text{UPC1_S_TxEN}}$	10	GND
	OUT	GPO_PA26	01		STROBE2	01		TRB1_OUT3	01		$\overline{\text{UPC1_M_TxEN}}$[0]	01	
PA27	IN	GPI_PA27	10	GND	CLK6	10	GND	CLK11	10	GND	$\overline{\text{UPC1_S_RxEN}}$	10	GND
	OUT	GPO_PA27	01		BRGO1	01		—	—		$\overline{\text{UPC1_M_RxEN}}$[0]	01	
PA28	IN	GPI_PA28	10	GND	RISC_EXT_REQ3/ TDMB_REQ (Serial)	11	PA0	$\overline{\text{SER3_CTS}}$	10	GND	UPC1_S_RxADDR[2]	10	PB27
	OUT	GPO_PA28	01					$\overline{\text{QE_GTM_TOUT1}}$	01		UPC1_M_RxADDR[2]	01	
PA29	IN	GPI_PA29	10	GND	TDMB_RXD[0] (Serial)	11	GND	QE_GTM_TIN1	10	GND	UPC1_S_TxADDR[1]	10	GND
	OUT	GPO_PA29	01					$\overline{\text{SER3_RTS}}$	01		UPC1_M_TxADDR[1]	01	
PA30	IN	GPI_PA30	10	GND	TDMB_TSYNC	10	GND	SER3_RXD[0]	10	GND	UPC1_S_TxADDR[2]	10	PB26
	OUT	GPO_PA30	01		—	—		—	—		UPC1_M_TxADDR[2]	01	
PA31	IN	GPI_PA31	10	GND	TDMB_RSYNC	10	GND	$\overline{\text{QE_GTM_TGATE1}}$	10	GND	UPC1_S_RxADDR[0]	10	GND
	OUT	GPO_PA31	01		—	—		SER3_TXD[0]	01		UPC1_M_RxADDR[0]	01	

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Table 3-8. Port B Dedicated Pin Assignment

Pin	Direction	Pin Functions											
		CPPARA*x*[SEL*n*]=00			CPPARA*x*[SEL*n*]=01			CPPARA*x*[SEL*n*]=10			CPPARA*x*[SEL*n*]=11		
		Function	CPDIRxA[DIR*n*]	Default Input	Function	CPDIRxA[DIR*n*]	Default Input	Function	CPDIRxA[DIR*n*]	Default Input	Function	CPDIRxA[DIR*n*]	Default Input
PB0	IN	GPI_PB0	10	GND	TDMB_TXD[0] (Serial)	11	GND	$\overline{\text{SER3_CD}}$	10	GND	UPC1_S_ RxADDR[1]	10	GND
	OUT	GPO_PB0	01					—	—		UPC1_M_ RxADDR[1]	01	
PB1	IN	GPI_PB1	10	GND	CLK5	10	GND	CLK10	10	GND	UPC1_S_ TxADDR[0]	10	GND
	OUT	GPO_PB1	01		BRGO2	01		—	—		UPC1_M_ TxADDR[0]	01	
PB2	IN	GPI_PB2	10	GND	CLK20	10	GND	—	—		—	—	
	OUT	GPO_PB2	01		BRGO7	01					—	—	
PB3	IN	GPI_PB3	10	GND	CLK19	10	GND	—	—		—	—	
	OUT	GPO_PB3	01		BRGO8	01					—	—	
PB4	IN	GPI_PB4	10	GND	TDMC_TXD[0] (Serial)	11	GND	Enet5_RX_DV/ $\overline{\text{SER5_CTS}}$	10	GND	—	—	
	OUT	GPO_PB4	01		—			—	—				
PB5	IN	GPI_PB5	10	GND	TDMC_RXD[0]	11	GND	—	—		—	—	
	OUT	GPO_PB5	01					Enet5_TX_EN/ $\overline{\text{SER5_RTS}}$	01				
PB6	IN	GPI_PB6	10	GND	TDMC_TSYNC	10	GND	Enet5_RXD[0]/ SER5_RXD[0]	10	GND	—	—	
	OUT	GPO_PB6	01		—	—		—	—				
PB7	IN	GPI_PB7	10	GND	TDMC_RSYNC	10	GND	—	—		—	—	
	OUT	GPO_PB7	01		—	—		Enet5_TXD[0]/ SER5_TXD[0]	01				
PB8	IN	GPI_PB8	10	GND	—	—		Enet5_RX_ER/ $\overline{\text{SER5_CD}}$	10	GND	—	—	
	OUT	GPO_PB8	01		TDMC_REQ	01		—	—				
PB9	IN	GPI_PB9	10	GND	RISC_EXT_ REQ4	10	PA9	Enet5_RXD[1]/ SER5_RXD[1]	10	GND	—	—	
	OUT	GPO_PB9	01		TDMC_TXD[1]	01		TRB1_OUT2	01				

Table 3-8. Port B Dedicated Pin Assignment (continued)

Pin	Pin Functions													
		CPPARA*x*[SEL*n*]=00			CPPARA*x*[SEL*n*]=01			CPPARA*x*[SEL*n*]=10			CPPARA*x*[SEL*n*]=11		
	Direction	Function	CPDIRxA[DIR*n*]	Default Input	Function	CPDIRxA[DIR*n*]	Default Input	Function	CPDIRxA[DIR*n*]	Default Input	Function	CPDIRxA[DIR*n*]	Default Input
PB10	IN	GPI_PB10	10	GND	CLK7	10	GND	CLK16	10	GND	—	—	
	OUT	GPO_PB10	01		BRGO5	01		Enet5_TXD[1]	01				
PB11	IN	GPI_PB11	10	GND	CLK13	10	GND	—	—		—	—	
	OUT	GPO_PB11	01		BRGO6	01		—	—				
PB12	IN	GPI_PB12	10	GND	CLK3	10	GND	TRB1_IN4	10	GND	—	—	
	OUT	GPO_PB12	01		—	—		—	—				
PB13	IN	GPI_PB13	10	GND	CLK4	10	GND	RISC_EXT_REQ1	10	GND	—	—	
	OUT	GPO_PB13	01		—	—		TRB1_OUT4	01				
PB14	IN	GPI_PB14	10	GND	TDMD_TXD[0] (Serial)	11	GND	$\overline{\text{SER7_CTS}}$	10	GND	TDMC_RXD[3]	10	GND
	OUT	GPO_PB14	01					—	—		SER5_TXD[3]	01	
PB15	IN	GPI_PB15	10	GND	TDMD_RXD[0] (Serial)	11	GND	QE_GTM_TIN3	10	GND	SER5_RXD[2]	10	GND
	OUT	GPO_PB15	01					$\overline{\text{SER7_RTS}}$	01		TDMC_TXD[2]	01	
PB16	IN	GPI_PB16	10	GND	TDMD_TSYNC	10	GND	SER7_RXD[0]	10	GND	SER5_RXD[3]	10	GND
	OUT	GPO_PB16	01		BRGO9	01		$\overline{\text{QE_GTM_TOUT3}}$	01		TDMC_TXD[3]	01	
PB17	IN	GPI_PB17	10	GND	TDMD_RSYNC	10	GND	$\overline{\text{QE_GTM_TGATE3}}$	10	GND	TDMC_RXD[1]	10	GND
	OUT	GPO_PB17	01		BRGO11	01		SER7_TXD[0]	01		SER5_TXD[1]	01	
PB18	IN	GPI_PB18	10	GND	CLK21	10	GND	$\overline{\text{SER7_CD}}$	10	GND	TDMC_RXD[2]	10	GND
	OUT	GPO_PB18	01		TDMD_REQ	01		—	—		SER5_TXD[2]	01	
PB19	IN	GPI_PB19	10	GND	—	—		QE_GTM_TIN2	10	GND	SPI1_SPIMOSI (Serial)	11	GND
	OUT	GPO_PB19	01		CE_MUX_MDC	01		—	—				
PB20	IN	GPI_PB20	10	GND	CE_MUX_MDIO (Serial)	11	GND	RISC_EXT_REQ2	10	GND	—	—	
	OUT	GPO_PB20	01					—	—		—	—	

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Table 3-8. Port B Dedicated Pin Assignment (continued)

Pin	Pin Functions													
	Direction	CPPARA*x*[SEL*n*]=00			CPPARA*x*[SEL*n*]=01			CPPARA*x*[SEL*n*]=10			CPPARA*x*[SEL*n*]=11		
		Function	CPDIRxA[DIR*n*]	Default Input	Function	CPDIRxA[DIR*n*]	Default Input	Function	CPDIRxA[DIR*n*]	Default Input	Function	CPDIRxA[DIR*n*]	Default Input
PB21	IN	GPI_PB21	10	GND	—	—		$\overline{\text{QE_GTM_TGATE2}}$	—	GND	SPI1_SPICLK (Serial)	11	GND
	OUT	GPO_PB21	01					—	—				
PB22	IN	GPI_PB22	10	GND	—	—		—	—		SPI1_SPIMISO (Serial)	11	GND
	OUT	GPO_PB22	01					$\overline{\text{QE_GTM_TOUT2}}$	01				
PB23	IN	GPI_PB23	10	GND	TDMA_TXD[0] (Serial)	11	GND	—	—		UPC1_S_TxADDR[3]	10	GND
	OUT	GPO_PB23	01					PTP_REF_CLK	01		UPC1_M_TxADDR[3]	01	
PB24	IN	GPI_PB24	10	GND	TDMA_RXD[0] (Serial)	11	GND	—	—		UPC1_S_RxADDR[3]	10	GND
	OUT	GPO_PB24	01					PTP_PPS1	01		UPC1_M_RxADDR[3]	01	
PB25	IN	GPI_PB25	10	GND	TDMA_TSYNC	10	GND	PTP_EXT_TRIG*n*	10	GND	UPC1_S_RxADDR[4]	10	GND
	OUT	GPO_PB25	01		BRGO9	01		—	—		UPC1_M_RxADDR[4]	01	
PB26	IN	GPI_PB26	10	GND	TDMA_RSYNC	—	GND	—	—		UPC1_S_TxADDR[2]	10	GND
	OUT	GPO_PB26	01		BRGO10	01		1588_TRIG_OUT	01		UPC1_M_TxADDR[2]	01	
PB27	IN	GPI_PB27	10	GND	—	—		CLK8	10	GND	UPC1_S_RxADDR[2]	10	GND
	OUT	GPO_PB27	01		TDMA_REQ	01		—	—		UPC1_M_RxADDR[2]	01	
PB28	IN	GPI_PB28	10	GND	—	—		—	—		UPC1_S_TxADDR[4]	10	GND
	OUT	GPO_PB28	01		—	—		—	—		UPC1_M_TxADDR[4]	01	

Table 3-8. Port B Dedicated Pin Assignment (continued)

Pin	Pin Functions												
		CPPARA*x*[SEL*n*]=00			CPPARA*x*[SEL*n*]=01			CPPARA*x*[SEL*n*]=10			CPPARA*x*[SEL*n*]=11		
	Direction	Function	CPDIRxA[DIR*n*]	Default Input	Function	CPDIRxA[DIR*n*]	Default Input	Function	CPDIRxA[DIR*n*]	Default Input	Function	CPDIRxA[DIR*n*]	Default Input
PB29	IN	GPI_PB29	10	GND	—	—		—	—		—	—	
	OUT	GPO_PB29	01					$\overline{\text{QE_GTM_TOUT4}}$	01		STROBE1	01	
PB30	IN	GPI_PB30	10	GND	—	—		QE_GTM_TIN4	10	GND	—	—	
	OUT	GPO_PB30	01					—	—		STROBE3	01	
PB31	IN	GPI_PB31	10	GND	CLK15	10	GND	$\overline{\text{QE_GTM_TGATE4}}$	10	GND	—	—	
	OUT	GPO_PB31	01		BRGO7	01		—	—		—	—	

Table 3-9. Port C Dedicated Pin Assignment

Pin	Pin Functions												
		CPPARA*x*[SEL*n*]=00			CPPARA*x*[SEL*n*]=01			CPPARA*x*[SEL*n*]=10			CPPARA*x*[SEL*n*]=11		
	Direction	Function	CPDIRxA[DIR*n*]	Default Input	Function	CPDIRxA[DIR*n*]	Default Input	Function	CPDIRxA[DIR*n*]	Default Input	Function	CPDIRxA[DIR*n*]	Default Input
PC0	IN	GPI_PC0	10	GND	CLK14	10	GND	—	—		—	—	
	OUT	GPO_PC0	01		BRGO8	01		—	—		—	—	

Table 3-10 can be used as a reference to identify QE functionalities available on each functional pins of P1021.

Table 3-10. QE Multiplex Options

PMUXCR Bit	P1021 Functional Pin	QE Pin	UTOPIA	ENET1/ENET5	4xTDM	4xUART	IEEE 1588/ SPI
Always QE	GPIO11 (not in P1021)	CE_PA15	UPC1_RxDATA[11]	ENET1_RXD[3]	TDMB_TXD[2]	SER3_ TXD[2]	—
Always QE	GPIO6 (not in P1021)	CE_PA31	UPC1_RxADDR[0]	—	TDMB_ RSYNC	SER3_ TXD[0]	—

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Table 3-10. QE Multiplex Options (continued)

PMUXCR Bit	P1021 Functional Pin	QE Pin	UTOPIA	ENET1/ENET5	4xTDM	4xUART	IEEE 1588/ SPI
Always QE	GPIO5 (not in P1021)	CE_PB0	UPC1_RxADDR[1]	—	TDMB_TXD[0]	$\overline{\text{SER3_CD}}$	—
Always QE	GPIO7 (not in P1021)	CE_PB1	UPC1_TxADDR[0]	—	TDMB_ RXCLK (CLK5)	SER3_ RXCLK (CLK5)	—
Always QE	GPIO0 (not in P1021)	CE_PB4	—	ENET5_ RX_DV	TDMC_TXD[0]	$\overline{\text{SER5_CTS}}$	—
Always QE	GPIO4 (not in P1021)	CE_PB5	—	ENET5_ TX_EN	TDMC_ RXD[0]	$\overline{\text{SER5_RTS}}$	—
Always QE	GPIO1 (not in P1021)	CE_PB6	—	ENET5_RXD[0]	TDMC_ TSYNC	SER5_ RXD[0]	—
Always QE	GPIO3 (not in P1021)	CE_PB7	—	ENET5_TXD[0]	TDMC_ RSYNC	SER5_ TXD[0]	—
Always QE	GPIO10 (not in P1021)	CE_PB8	—	ENET5_ RX_ER	TDMC_REQ	$\overline{\text{SER5_CD}}$	—
Always QE	GPIO2 (not in P1021)	CE_PB11	—	CLK13 (REFCLK)	TDMC_ TXCLK (CLK13)	SER5_ RXCLK (CLK13)	—
QE0	LA16	CE_PA4	UPC1_TxDATA[8]	ENET1_RX_ DV	TDMA_TXD[0]	$\overline{\text{SER1_CTS}}$	—
QE0	LA17	CE_PA5	UPC1_TxDATA[9]	ENET1_TX_EN	TDMA_ RXD[0]	$\overline{\text{SER1_RTS}}$	—
QE0	LA18	CE_PA6	UPC1_TxDATA[10]	ENET1_RXD[0]	TDMA_ TSYNC	SER1_ RXD[0]	—
QE0	LA19	CE_PA7	UPC1_TxDATA[11]	ENET1_TXD[0]	TDMA_RSYN C	SER1_ TXD[0]	—
QE0	LA20	CE_PA8	UPC1_TxDATA[12]	ENET1_RX_ ER	TDMA_REQ	$\overline{\text{SER1_CD}}$	—
QE0	LA21	CE_PA9	UPC1_TxDATA[13]	ENET1_TXD[1]	—	—	—
QE0	LA22	CE_PA10	UPC1_TxDATA[14]	ENET1_RXD[1]	—	—	—
QE0	LDP0	CE_PA11	UPC1_TxDATA[15]	ENET1_TXD[2]	TDMB_RXD[1]	SER3_ RXD[1]	—
QE0	LDP1	CE_PA12	UPC1_RxDATA[8]	ENET1_TXD[3]	TDMB_RXD[2]	SER3_ RXD[2]	—
QE0	LA28	CE_PA13	UPC1_RxDATA[9]	ENET1_TX_ER	TDMB_RXD[3]	SER3_ RXD[3]	—
QE0	LGPL5	CE_PA14	UPC1_RxDATA[10]	ENET1_RXD[2]	TDMB_TXD[1]	SER3_ TXD[1]	—

Table 3-10. QE Multiplex Options (continued)

PMUXCR Bit	P1021 Functional Pin	QE Pin	UTOPIA	ENET1/ENET5	4xTDM	4xUART	IEEE 1588/ SPI
QE0	LCLK1	CE_PA16	UPC1_RxDATA[12]	ENET1_COL	TDMB_TXD[3]	SER3_ TXD[3]	—
QE0	LA23	CE_PA17	UPC1_RxDATA[13]	ENET1_CRS	—	—	—
QE0	LA24	CE_PA18	UPC1_RxDATA[14]	—	TDMD_TXD[0]	$\overline{\text{SER7_CTS}}$	1588_CLK_ OUT
QE0	LA25	CE_PA19	UPC1_RxDATA[15]	—	TDMD_ RXD[0]	$\overline{\text{SER7_RTS}}$	1588_PUL SE_OUT
QE0	LA26	CE_PA20	UPC1_TxPRTY	—	TDMD_ TSYNC	SER7_ RXD[0]	1588_TRIG _OUT
QE0	LA27	CE_PA21	UPC1_RxPRTY	—	TDMD_ RSYNC	SER7_ TXD[0]	1588_TRIG _IN
QE0	LCS_B4	CE_PA22	UPC1_RxSOC	—	TDMD_REQ	$\overline{\text{SER7_CD}}$	1588_PTP_ CLK
QE0	LCS_B5	CE_PA23	UPC1_TxSOC	CLK12(ENET1 _RXCLK)	TDMA_ RXCLK(CLK1)	SER1_ RXCLK (CLK12)	—
QE0	LCS_B6	CE_PA24	UPC1_RxCLAV[0]	ENET1_TXCLK (CLK9)	TDMA_TXCLK (CLK9)	SER1_ TXCLK (CLK9)	—
QE0	LA29	CE_PA25	UPC1_TxCLAV[0]	—	—	—	—
QE0	LA30	CE_PA26	UPC1_TxEN_B[0]	—	—	—	—
QE0	LCS_B7	CE_PA27	UPC1_RxEN_B[0]	—	TDMB_TXCLK (CLK6)	SER3_ TXCLK(CLK6)	—
QE0	LA31	CE_PA30	UPC1_TxADDR[2]	—	TDMB_ TSYNC	SER3_ RXD[0]	—
QE0	LSYNC_IN (not in P1021)	CE_PB2	CLK20 (RXCLK)	—	TDMD_ RXCLK (CLK20)	SER7_ RXCLK (CLK20)	—
QE0	LSYNC_OUT (not in P1021)	CE_PB3	CLK19 (TXCLK)	—	TDMD_ TXCLK (CLK19)	SER7_ TXCLK (CLK19)	—
QE0	$\overline{\text{IRQ6}}$ (not in P1021)	CE_PB10	—	ENET5_TXD[1]	TDMC_ RXCLK (CLK7)	SER5_ RXCLK (CLK7)	—
QE1	LAD8	CE_PA0	UPC1_TxADDR[4]	—	—	—	—
QE10	IIC2_SDA	CE_PB21	—	—	—	—	SPI1_CLK
QE10	IIC2_SCL	CE_PB22	—	—	—	—	SPI1_MISO

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Table 3-10. QE Multiplex Options (continued)

PMUXCR Bit	P1021 Functional Pin	QE Pin	UTOPIA	ENET1/ENET5	4xTDM	4xUART	IEEE 1588/ SPI
QE11	MSRCID00	CE_PB23	UPC1_TxADDR[3]	—	TDMA_TXD[0]	—	1588_CLK_ OUT
QE11	MSRCID01	CE_PB24	UPC1_RxADDR[3]	—	TDMA_RXD[0]	—	1588_PUL SE_OUT
QE11	MSRCID02	CE_PB25	UPC1_RxADDR[4]	—	TDMA_ TSYNC	—	1588_TRIG _IN
QE11	MSRCID03	CE_PB26	UPC1_TxADDR[2]	—	TDMA_ RSYNC	—	1588_TRIG _OUT
QE11	MSRCID04	CE_PB27	UPC1_RxADDR[2]	—	TDMA_REQ	—	—
QE11	MDVAL	CE_PB28	UPC1_TxADDR[4]	—	—	—	—
QE12	LBCTL	CE_PB20	—	MDIO	—	—	$\overline{\text{SPI1_SEL}}$
QE2	LCLK0	CE_PA28	UPC1_RxADDR[2]	—	TDMB_REQ	$\overline{\text{SER3_CTS}}$	—
QE3	$\overline{\text{LWE1}}$	CE_PB9	—	ENET5_RXD[1]	TDMC_TXD[1]	SER5_ RXD[1]	—
QE4	LGPL0	CE_PA1	UPC1_TxADDR[3]	—	—	—	—
QE4	LGPL1	CE_PA2	UPC1_RxADDR[4]	—	—	—	—
QE4	LGPL3	CE_PA3	UPC1_RxADDR[3]	—	—	—	—
QE5	GPIO8	CE_PB12	—	—	TDMA_RXCL K(CLK3)	—	—
QE5	GPIO9	CE_PB13	—	—	TDMA_TXCLK (CLK4)	—	—
QE6	GPIO12(not in P1021)	CE_PB29	—	—	—	—	—
QE6	GPIO13 (not in P1021)	CE_PB30	—	—	—	—	—
QE7	GPIO14 (not in P1021)	CE_PB31	—	—	TDMD_ TXCLK (CLK15)	SER7_ RXCLK (CLK15)	—
QE7	GPIO15 (not in P1021)	CE_PC0	—	—	TDMD_ RXCLK (CLK14)	SER7_ TXCLK (CLK14)	—
QE8	$\overline{\text{UART_}}$ $\overline{\text{CTS}}$[01]	CE_PB14	—	—	TDMC_ RXD[3]/ TDMD_TXD[0]	SER5_ TXD[3] /SER7_CTS	—
QE8	$\overline{\text{UART_}}$ $\overline{\text{RTS}}$[01]	CE_PB15	—	—	TDMC_ TXD[2]/ TDMD_ RXD[0]	SER5_ RXD[2]/ SER7_RTS	—

Table 3-10. QE Multiplex Options (continued)

PMUXCR Bit	P1021 Functional Pin	QE Pin	UTOPIA	ENET1/ENET5	4xTDM	4xUART	IEEE 1588/ SPI
QE8	UART_SIN1	CE_PB16	—	—	TDMC_ TXD[3]/ TDMD_ TSYNC	SER5_ RXD[3] / SER7_ RXD[0]	—
QE8	UART_ SOUT1	CE_PB17	—	—	TDMC_ RXD[1]/ TDMD_ RSYNC	SER5_ TXD[1] / SER7_ TXD[0]	—
QE9	$\overline{\text{DMA2_}}$ $\overline{\text{DDONE}}$[00] (not in P1021)	CE_PA29	UPC1_TxADDR[1]	—	TDMB_RXD[0]	$\overline{\text{SER3_RTS}}$	—
QE9	$\overline{\text{DMA2_}}$ $\overline{\text{DREQ}}$[00] (not in P1021)	CE_PB18	—	—	TDMC_ RXD[2]/ TDMD_REQ	SER5_ $\overline{\text{TXD[2]}}$ /SER7_CD	—
QE9	$\overline{\text{DMA2_}}$ $\overline{\text{DACK}}$[00] (not in P1021)	CE_PB19	—	MDC	—	—	SPI1_MOSI

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Chapter 4
Reset, Clocking, and Initialization

This chapter describes the reset, clocking, and some overall initialization of the P1021, including a definition of the reset configuration signals and the options they select. Additionally, the configuration, control, and status registers are described. Note that other chapters in this book may describe specific aspects of initialization for individual blocks.

4.1 Overview

The reset, clocking, and control signals provide many options for the operation of the P1021. Additionally, many modes are selected with reset configuration signals during a hard reset (assertion of $\overline{\text{HRESET}}$).

4.2 External Signal Descriptions

Table 4-1 summarizes the external signals described in this chapter. Table 4-2 and Table 4-3 have detailed signal descriptions, and Table 4-1 contains references to additional sections that contain more information.

Table 4-1. Signal Summary

Signal	I/O	Description	References (Section/Page)
$\overline{\text{HRESET}}$	I	Hard reset input. Causes a power-on reset (POR) sequence.	4.4.1.2/4-9
$\overline{\text{HRESET_REQ}}$	O	Hard reset request output. An internal block requests that $\overline{\text{HRESET}}$ be asserted.	4.4.1.2/4-9
$\overline{\text{SRESET}}$	I	Soft reset input. Causes *mcp* assertion to the core	4.4.1.1/4-8
READY_P0/ TRIG_OUT	O	The device has completed the reset operation, and e500 core 0 is not in a power-down (nap, doze, or sleep) or debug state.	4.4.2/4-9
READY_P1	O	The device has completed the reset operation, and e500 core 1 is not in a power-down (nap, doze, or sleep) or debug state.	4.4.2/4-9
SYSCLK	I	Primary clock input to the device	4.4.5.1/4-27
RTC	I	Real time clock input	4.4.5.5/4-29
SD_REF_CLK/ $\overline{\text{SD_REF_CLK}}$	I	SerDes high-speed interface reference clock	4.4.5.2/4-29
DDRCLK	I	Reference clock for DDR controller, when running in asynchronous mode	4.4.5.1/4-27

The following sections describe the reset and clock signals in detail.

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

4.2.1 System Control Signals

Table 4-2 describes some of the device's system control signals. Section 4.4.3, "Power-On Reset Configuration," describes the signals that also function as reset configuration signals. Note that the CKSTP_IN and CKSTP_OUT signals are described in Chapter 20, "Global Utilities."

Table 4-2. System Control Signals—Detailed Signal Descriptions

Signal	I/O	Description	
HRESET	I	Hard reset. Causes the device to abort all current internal and external transactions and set all registers to their default values. HRESET may be asserted completely asynchronously with respect to all other signals.	
		State Meaning	Asserted/Negated—See Chapter 3, "Signal Descriptions," and Section 4.4.3, "Power-On Reset Configuration," for more information on the interpretation of other signals during reset.
		Timing	Assertion/Negation—The *P1021 QorIQ Integrated Processor Hardware Specifications* gives specific timing information for this signal and the reset configuration signals.
HRESET_REQ	O	Hard reset request. Indicates to the board (system in which the P1021 is embedded) that a condition requiring the assertion of HRESET has been detected.	
		State Meaning	Asserted—A watchdog timer, a boot sequencer failure (see Section 10.4.5, "Boot Sequencer Mode"), or an eLBC ECC error (see Section 20.4.1.12, "Reset Request Status and Control Register (RSTRSCR)) has triggered a request for hard reset. Negated—Indicates no reset request.
		Timing	Assertion/Negation—May occur any time, synchronous to the core complex bus clock. Once asserted, HRESET_REQ does not negate until HRESET is asserted.
SRESET	I	Soft reset. Causes a machine check interrupt to the e500 core. Note that if the e500 core is not configured to process machine check interrupts, the assertion of SRESET causes a core checkstop. SRESET need not be asserted during a hard reset.	
		State Meaning	Asserted—Asserting SRESET causes a machine check interrupt (edge sensitive) to the e500 core. SRESET has no effect while HRESET is asserted. However, the POR sequence is paused if SRESET is asserted during POR.
		Timing	Assertion—May occur at any time, asynchronous to any clock. Negation—Must be asserted for at least two *CCB_clk* cycles.
READY_P0/ TRIG_OUT	O	Ready processor 0. Multiplexed with TRIG_OUT and QUIESCE. See Chapter 22, "Debug Features and Watchpoint Facility," for more information on TOSR and TRIG_OUT.	
		State Meaning	Asserted—Indicates that the P1021 has completed the reset operation, and e500 core 0 is not in a power-down state (nap, doze, or sleep) when TOSR[SEL] equals 0b000. See Section 4.4.2, "Power-On Reset Sequence," for more information.
		Timing	Assertion/Negation—Initial assertion of READY_P0 after reset is synchronous with SYSCLK. Subsequent assertion/negation due to power down modes occurs asynchronously.
READY_P1	O	Ready processor 1.	
		State Meaning	Asserted—Indicates that the P1021 has completed the reset operation, and e500 core 1 is not in a power-down state (nap, doze, or sleep).
		Timing	Assertion/Negation—Initial assertion of READY_P1 after reset is synchronous with SYSCLK. Subsequent assertion/negation due to power down modes occurs asynchronously.

4.2.2 Clock Signals

Table 4-3 describes the overall clock signals. Note that some clock signals are specific to blocks within the device, and although some of their functionality is described in Section 4.4.5, "Clocking," they are defined in detail in their respective chapters.

Note that there is also a CLK_OUT signal; the signal driven on the CLK_OUT pin is selectable and described in Section 20.4.1.27, "Clock Out Control Register (CLKOCR)."

Table 4-3. Clock Signals—Detailed Signal Descriptions

Signal	I/O	Description	
SYSCLK	I	System clock (SYSCLK). SYSCLK is the primary clock input to the device. It is the clock source for the e500 core and for all devices and interfaces that operate synchronously with the core. It is multiplied up with a phased-lock loop (PLL) to create the core complex bus (CCB) clock (also called the platform clock), which is used by virtually all of the synchronous system logic, including the L2 cache, the DDR SDRAM and local bus memory controllers, and other internal blocks such as the DMA and interrupt controllers. The CCB clock, in turn, feeds the PLL in the e500 core and the PLL that creates the local bus memory clocks.	
		Timing	Assertion/Negation—See the *P1021 QorIQ Integrated Processor Hardware Specifications* for specific timing information for this signal.
RTC	I	Real time clock. May be used (optionally) to clock the time base of the e500 core. The RTC timing specifications are given in the *P1021 QorIQ Integrated Processor Hardware Specifications*, but the maximum frequency should be less than one-quarter of the CCB frequency. See Section 4.4.5.5, "Real Time Clock." This signal can also be used (optionally) to clock the global timers in the programmable interrupt controller (PIC).	
		Timing	Assertion/Negation—See the *P1021 QorIQ Integrated Processor Hardware Specifications* for specific timing information for this signal.
DDRCLK	I	DDR controller complex clock. DDRCLK is the clock source for the DDR memory controller complex except in the case where synchronous mode of operation is selected (see Section 4.4.3.2, "DDR PLL Ratio). This clock input is multiplied up with a phased-lock loop (PLL) to create the DDR controller complex clock. The DDR memory controller complex clock is the DDR data rate on the external interface unless the given controller is configured to run in half speed (see Section 20.4.1.19, "Port Open-Drain Registers (CPODRA–CPODRC)").	
		Timing	Assertion/Negation—See the *P1021 QorIQ Integrated Processor Hardware Specifications* for specific timing information for this signal.

4.3 Memory Map/Register Definition

This section describes the configuration and control registers that control access to the configuration space and to the boot code as well as guidelines for accessing these regions. It also contains a brief description of the boot sequencer which may be used to initialize configuration registers or memory before the CPU is released to boot.

4.3.1 Local Configuration Control

Table 4-4 shows the memory map for local configuration control registers. In this table and in the register figures and field descriptions, the following access definitions apply:

- Reserved fields are always ignored for the purposes of determining access type.

- R/W, R, and W (read/write, read only, and write only) indicate that all the non-reserved fields in a register have the same access type.
- w1c indicates that all of the non-reserved fields in a register are cleared by writing ones to them.
- Mixed indicates a combination of access types.
- Special is used when no other category applies. In this case the register figure and field description table should be read carefully.

Table 4-4. Local Configuration Control Register Map

Local Memory Offset (Hex)	Register	Access	Reset	Section/Page
0x0_0000	CCSRBAR—Configuration, control, and status registers base address register	R/W	0x000F_F700	4.3.1.1.2/4-5
0x0_0008	ALTCBAR—Alternate configuration base address register	R/W	0x0000_0000	4.3.1.2.1/4-6
0x0_0010	ALTCAR—Alternate configuration attribute register	R/W	0x0000_0000	4.3.1.2.1/4-6
0x0_0020	BPTR—Boot page translation register	R/W	0x0000_0000	4.3.1.3.1/4-8

4.3.1.1 Accessing Configuration, Control, and Status Registers

The configuration, control, and status registers are memory mapped. The set of configuration, control, and status registers occupies a 1-Mbyte region of memory. Their location is programmable using the CCSR base address register (CCSRBAR). The default base address for the configuration, control, and status registers is 0x0_FF70_0000 (CCSRBAR = 0x000F_F700). CCSRBAR itself is part of the local access block of CCSR memory, which begins at offset 0x0 from CCSRBAR. Because CCSRBAR is at offset 0x0 from the beginning of the local access registers, CCSRBAR always points to itself. The contents of CCSRBAR are broadcast internally in the P1021 to all functional units that need to be able to identify or create configuration transactions.

4.3.1.1.1 Updating CCSRBAR

Updates to CCSRBAR that relocate the entire 1-Mbyte region of configuration, control, and status registers require special treatment. The effect of the update must be guaranteed to be visible by the mapping logic before an access to the new location is seen. To make sure this happens, these guidelines should be followed:

- CCSRBAR should be updated during initial configuration of the device when only one host or controller has access to the device.
  - If the boot sequencer is being used to initialize, it is recommended that the boot sequencer set CCSRBAR to its desired final location.
  - If an external host on PCI Express is configuring the device, it should set CCSRBAR to the desired final location before the e500 core is released to boot.
  - If the e500 core is initializing the device, it should set CCSRBAR to the desired final location before enabling other I/O devices to access the device.

- When the e500 core is writing to CCSRBAR, it should use the following sequence:
  - Read the current value of CCSRBAR using a load word instruction followed by an **isync**. This forces all accesses to configuration space to complete.
  - Write the new value to CCSRBAR.
  - Perform a load of an address that does not access configuration space or the on-chip SRAM, but has an address mapping already in effect (for example, boot ROM). Follow this load with an **isync**.
  - Read the contents of CCSRBAR from its new location, followed by another **isync**.

4.3.1.1.2 Configuration, Control, and Status Base Address Register (CCSRBAR)

Figure 4-1 shows the fields of CCSRBAR.

Offset 0x0_0000 Access: Read/Write

	0–7	8–23	24–31
R/W	—	BASE_ADDR	—
Reset	0 0 0 0 0 0 0 0	0 0 0 0 1 1 1 1 1 1 1 1 0 1 1 1	0 0 0 0 0 0 0 0

Figure 4-1. Configuration, Control, and Status Register Base Address Register (CCSRBAR)

Table 4-5 defines the bit fields of CCSRBAR.

Table 4-5. CCSRBAR Bit Settings

Bits	Name	Description
0–7	—	Write reserved, read = 0.
8–23	BASE_ADDR	Identifies the 16 most-significant address bits of the window used for configuration accesses. The base address is aligned on a 1-Mbyte boundary.
24–31	—	Write reserved, read = 0

4.3.1.2 Accessing Alternate Configuration Space

An alternate configuration space can be accessed by configuring the ALTCBAR and ALTCAR registers. These are intended to be used with the boot sequencer to allow the boot sequencer to access an alternate 1-Mbyte region of configuration space. By loading the proper boot sequencer command in the serial ROM, the base address in the ALTCBAR can be combined with the 20 bits of address offset supplied from the serial ROM to generate a 36-bit address that is mapped to the target specified in ALTCAR. Thus, by configuring these registers, the boot sequencer has access to the entire memory map, one 1-Mbyte block at a time. See Section 10.4.5, “Boot Sequencer Mode,” for more information.

NOTE

The enable bit in the ALTCAR register should be cleared either by the boot sequencer or by the boot code that executes after the boot sequencer has completed its configuration operations. This prevents problems with incorrect mappings if subsequent configuration of the local access windows uses a different target mapping for the address specified in ALTCBAR.

4.3.1.2.1 Alternate Configuration Base Address Register (ALTCBAR)

Figure 4-2 shows the fields of ALTCBAR.

Figure 4-2. Alternate Configuration Base Address Register (ALTCBAR)

Table 4-6 defines the bit fields of ALTCBAR.

Table 4-6. ALTCBAR Bit Settings

Bits	Name	Description
0–7	—	Write reserved, read = 0
8–23	BASE_ADDR	Identifies the 16 most significant address bits of an alternate window used for configuration accesses.
24–31	—	Write reserved, read = 0

4.3.1.2.2 Alternate Configuration Attribute Register (ALTCAR)

Figure 4-3 shows the fields of ALTCAR.

Figure 4-3. Alternate Configuration Attribute Register (ALTCAR)

Table 4-7 defines ALTCAR fields.

Table 4-7. ALTCAR Bit Settings

Bits	Name	Description
0	EN	Enable for a second configuration window. Like CCSRBAR, it has a fixed size of 1 Mbyte. 0 Second configuration window is disabled. 1 Second configuration window is enabled.
1–7	—	Write reserved, read = 0
8–11	TRGT_ID	Identifies the device ID to target when a transaction hits in the 1-Mbyte address range defined by the second configuration window. 0000 Reserved 0001 PCI Express interface 2 0010 PCI Express interface 1 0011 Reserved 0100 Local bus controller 0101–0111 Reserved 1000 Configuration, control, status registers 1001–1101 Reserved 1110 Reserved 1111 Local memory —DDR SDRAM and on-chip SRAM
12–31	—	Write reserved, read = 0

4.3.1.3 Boot Page Translation

When each e500 core comes out of reset, its MMU has one 4-Kbyte page defined at 0x0_FFFF_F*nnn*. Each core begins execution with the instruction at effective address 0x0_FFFF_FFFC. To get this instruction, the core's first instruction fetch is a burst read of boot code from effective address 0x0_FFFF_FFE0. For systems in which the boot code resides at a different address, the P1021 provides boot page translation capability. Boot page translation is controlled by the boot page translation register (BPTR). Note that boot page translation affects transactions initiated by each of the two e500 cores in the same manner.

The boot sequencer can enable boot page translation, or the boot page translation can be set up by an external host when the device is configured to be in boot holdoff mode. If translation is to be performed to a page outside the default boot ROM address range defined in the P1021 (8 Mbytes at 0x0_FF80_0000 to 0x0_FFFF_FFFF as defined in Section 4.4.3.4, "Boot ROM Location"), the external host or boot sequencer must then also set up a local access window to define the routing of the boot code fetch to the target interface that contains the boot code, because the BPTR defines only the address translation, not the target interface window. See Section 2.3.5, "Local Address Map Example," and Section 10.4.5, "Boot Sequencer Mode," for more information.

4.3.1.3.1 Boot Page Translation Register (BPTR)

Figure 4-4 shows the fields of BPTR.

Offset 0x0_0020 Access: Read/Write

	0	1 – 7	8 – 31
R/W	EN	—	BOOT_PAGE
Reset	All zeros		

Figure 4-4. Boot Page Translation Register (BPTR)

Table 4-8 describes BPTR bit settings.

Table 4-8. BPTR Bit Settings

Bits	Name	Description
0	EN	Boot page translation enable 0 Boot page is not translated. 1 Boot page is translated as defined in the BPTR[BOOT_PAGE] parameter.
1–7	—	Write reserved, read = 0
8–31	BOOT_PAGE	Translation for boot page. If enabled, the high order 24 bits of accesses to 0x0_FFFF_F*nnn* are replaced with this value.

4.3.2 Boot Sequencer

The boot sequencer is a DMA engine that accesses a serial ROM on the I^2C interface and writes data to CCSR memory or the memory space pointed to by the alternate configuration base address register (ALTCBAR). See Section 4.3.1.2, "Accessing Alternate Configuration Space." The boot sequencer is enabled by reset configuration pins as described in Section 4.4.3.8, "Boot Sequencer Configuration." If the boot sequencer is enabled, the e500 core is held in reset until the boot sequencer has completed its operation. For more details, see Section 10.4.5, "Boot Sequencer Mode," in the I^2C chapter.

4.4 Functional Description

This section describes the various ways to reset the P1021, the POR configurations, and the clocking on the device.

4.4.1 Reset Operations

The P1021 has reset input signals for hard and soft reset operation.

4.4.1.1 Soft Reset

Assertion of $\overline{\text{SRESET}}$ causes a machine check interrupt to both e500 cores. When this occurs, the soft reset flag is recorded in the machine check summary register in the global utilities block so that software can

identify the machine check as a soft reset condition. See the *PowerPC e500 Core Complex Reference Manual* for more information on the machine check interrupt and Section 20.4.1.11, "Machine Check Summary Register (MCPSUMR)," for more information on the setting of the soft reset flag. Note that if $\overline{\text{SRESET}}$ is asserted before a given e500 core is configured to handle a machine check interrupt, a checkstop condition occurs for that particular core, which causes $\overline{\text{CKSTP_OUT0}}$ or $\overline{\text{CKSTP_OUT1}}$ to assert.

4.4.1.2 Hard Reset

The P1021 can be completely reset by the assertion of the $\overline{\text{HRESET}}$ input. The assertion of this signal by external logic is the equivalent of a POR and causes the sequence of events described in Section 4.4.2, "Power-On Reset Sequence."

Refer to the *P1021 QorIQ Integrated Processor Hardware Specifications* for the timing requirements for $\overline{\text{HRESET}}$ assertion and negation.

The hard reset request output signal ($\overline{\text{HRESET_REQ}}$) indicates to external logic that a hard reset is being requested by hardware or software. Hardware causes this signal to assert for a boot sequencer failure (see Section 10.4.5, "Boot Sequencer Mode," and Section 10.4.5.2, "EEPROM Data Format"), for a local bus non-correctable ECC error during NAND Flash boot process (see Section 12.4.3.4.2, "Boot Block Loading into the FCM Buffer RAM), or when either e500 watchdog timer is configured to cause a hard reset request when it expires (See Section 9.3.2.6, "Timer Control Registers (TCRA–TCRB)"; TCR[WRC] field). Software may request a hard reset by setting a bit in a global utilities register; see Section 20.4.1.17, "Reset Control Register (RSTCR)."

4.4.2 Power-On Reset Sequence

The POR sequence for the P1021 is as follows:

1. Power is applied to meet the specifications in the *P1021 QorIQ Integrated Processor Hardware Specifications*.
2. The system asserts $\overline{\text{HRESET}}$ and $\overline{\text{TRST}}$, causing all registers to be initialized to their default states and most I/O drivers to be three-stated (some clock, clock enabled, and system control signals are active).
3. The system applies a stable SYSCLK signal and stable PLL configuration inputs, and the device PLL begins locking to SYSCLK.
4. The e500 PLL configuration inputs are applied, allowing the e500 PLLs to begin locking to the device clock (the CCB clock).
5. The CCB clock is cycled for approximately 100 µs to lock the e500 PLLs.
6. The P1021 enables I/O drivers.
7. The internal hard resets to the e500 cores are negated and soft resets are negated to the PLLs and other remaining I/O blocks. The PLLs begin to lock.

8. When PLL locking is completed, the enhanced local bus FCM is released provided NAND flash is configured as the boot device, as described in Section 4.4.3.4, “Boot ROM Location.” Once the FCM finishes loading the pages from the NAND Flash device, the boot sequencer, if enabled, is allowed to progress, causing it to load configuration data from serial ROMs on the I^2C1 interface, as described in Section 4.4.3.8, “Boot Sequencer Configuration.”
9. When the local bus FCM and boot sequencer complete, the PCI Express interfaces begin training and are released to accept external requests, and the boot vectors fetched by the e500 cores are allowed to proceed unless processor booting is further held off by POR configuration inputs as described in Section 4.4.3.8, “Boot Sequencer Configuration.”

   The P1021 is now in its ready state.
10. The ASLEEP signal negates synchronized to a rising edge of SYSCLK, indicating the ready state of the system. The ready state for the e500 core is also indicated by the assertion of READY_P0/TRIG_OUT if TOSR[SEL] = 000. In this case, READY is asserted with the same rising edge of SYSCLK, to indicate that the e500 core has reached its ready state, allows external system monitors to know basic device status, for example, exactly when the e500 core emerges from reset, or if it is in a low-power mode.

Figure 4-5 shows a timing diagram of the POR sequence.

Figure 4-5. Power-On Reset Sequence

4.4.3 Power-On Reset Configuration

Various device functions are initialized by sampling certain signals during the assertion of $\overline{\text{HRESET}}$. The values of all these signals are sampled into registers while $\overline{\text{HRESET}}$ is asserted. These inputs are to be pulled high or low by external resistors. During $\overline{\text{HRESET}}$, all other signal drivers connected to these signals must be in the high-impedance state.

Most POR configuration signals have internal pull-up resistors so that if the desired setting is high, there is no need for a pull-up resistor on the board. Other POR configuration signals do not use pull-ups and therefore must be pulled high or low. Refer to the *P1021 QorIQ Integrated Processor Hardware Specifications* for proper resistor values to be used for pulling POR configuration signals high or low.

This section describes the functions and modes configured by POR configuration signals. Note that many reset configuration settings are accessible to software through the following read-only memory-mapped registers described in Chapter 20, “Global Utilities”:

- POR PLL status register (PORPLLSR)
- POR boot mode status register (PORBMSR)
- POR device status register (PORDEVSR)
- POR device status register 2 (PORDEVSR2)
- POR debug mode status register (PORDBGMSR)
- General-purpose POR configuration register (GPPORCR)—Reports the value on LAD[0:15] during POR (can be used to external system configuration)

NOTE

In the following tables, the binary value 0b0 represents a signal pulled down to GND and a value of 0b1 represents a signal pulled up to V_{DD}, regardless of the sense of the functional signal name on the signal.

4.4.3.1 System PLL Ratio

The system PLL inputs establish the clock ratio between the SYSCLK input and the platform clock used by the P1021. The platform clock, also called the CCB clock, drives the L2 cache, the DDR SDRAM data rate, and the e500 core complex bus (CCB). There is no default value for this PLL ratio; these signals must be pulled to the desired values. See Section 4.4.5.2.1, "Minimum Frequency Requirements," for optimal selection of this ratio with regard to available high-speed interface widths and frequencies. Note that the values latched on these signals during POR are accessible in the PORPLLSR (POR PLL status register), as described in Section 20.4.1.1, "POR PLL Status Register (PORPLLSR)."

The system PLL inputs are shown in Table 4-9.

Table 4-9. CCB Clock PLL Ratio

Functional Signals	Reset Configuration Name	Value (Binary)	CCB Clock : SYSCLK Ratio
LA[29:31] No Default	cfg_sys_pll[0:2]	000	4 : 1
		001	5 : 1
		010	6 : 1
		other	Reserved

4.4.3.2 DDR PLL Ratio

The DDR PLL inputs, shown in Table 4-10, establish the clock ratio between the DDRCLK input and the DDR complex clock. The DDR complex clock drives the DDR data rate, which is twice the rate at which commands are issued on the DDR interface when DDR clock select is zero. This DDR complex clock domain is asynchronous to the platform clock or CCB clock domain, and is sourced from a separate PLL than the rest of the platform, unless the DDR PLL encoding for synchronous mode operation is selected. When synchronous mode is selected, the DDR complex is driven by the CCB clock, which becomes the DDR data rate. There is no default value for this PLL ratio; these signals must be pulled to the desired values. Note that the encoded values latched on these signals during power-on reset—and not the actual

values on the pins—are accessible in PORPLLSR (POR PLL status register), as described in Section 20.4.1.1, "POR PLL Status Register (PORPLLSR)."

Table 4-10. DDR Complex Clock PLL Ratio

Functional Signals	Reset Configuration Name	Value (Binary)	DDR Complex : DDRCLK Ratio
TSEC_1588_CLK_OUT, TSEC_1588_PULSE_OUT1, TSEC_1588_PULSE_OUT2 No Default	cfg_ddr_pll[0:2]	000	3 : 1
		001	4 : 1
		010	6 : 1
		011	8 : 1
		100	10 : 1
		101	Reserved
		110	Reserved
		111	Synchronous mode

4.4.3.3 e500 Core PLL Ratios

Table 4-11 and Table 4-12 describe the e500 core clock PLL inputs that program the core PLLs and establish the ratio between the e500 core clocks and the e500 core complex bus (CCB) clock. There are no default values for these PLL ratios; these signals must be pulled to the desired values. Note that the values latched on these signals during POR are accessible through the memory-mapped PORPLLSR, as described in Section 20.4.1.1, "POR PLL Status Register (PORPLLSR)," and also in the e500 core HID1 register.

Table 4-11. e500 Core0 Clock PLL Ratios

Functional Signals	Reset Configuration Name	Value (Binary)	e500 Core:CCB Clock Ratio
LBCTL, LALE, LGPL2/$\overline{\text{LOE}}$/$\overline{\text{LFRE}}$ No Default	cfg_core0_pll[0:2]	000	Reserved
		001	Reserved
		010	1 : 1
		011	3 : 2 (1.5 : 1)
		100	2 : 1
		101	5 : 2 (2.5:1)
		110	3 : 1
		111	Reserved

Table 4-12. e500 Core1 Clock PLL Ratios

Functional Signals	Reset Configuration Name	Value (Binary)	e500 Core:CCB Clock Ratio
$\overline{\text{LWE0}}$, UART_SOUT1, READY_P1 No Default	cfg_core1_pll[0:2]	000	Reserved
		001	Reserved
		010	1 : 1
		011	3 : 2 (1.5 : 1)
		100	2 : 1
		101	5 : 2 (2.5:1)
		110	3 : 1
		111	Reserved

4.4.3.4 Boot ROM Location

The P1021 defines the default boot ROM address range to be 8 Mbytes at address 0x0_FF80_0000 to 0x0_FFFF_FFFF. However, which peripheral interface handles these boot ROM accesses can be selected at power on.

The boot ROM location inputs, shown in Table 4-13, select the physical location of boot ROM. Accesses to the boot vector and the default boot ROM region of the local address map are directed to the interface specified by these inputs.

Table 4-13. Boot ROM Location

Functional Signals	Reset Configuration Name	Value (Binary)	Meaning
TSEC3_TXD[2:0], TSEC1_TX_ER Default (1111)	cfg_rom_loc[0:3]	0000	PCI Express 1
		0001	PCI Express 2
		0010	Reserved
		0011	Reserved
		0100	DDR controller
		0101	Reserved
		0110	On-chip boot ROM—SPI configuration
		0111	On-chip boot ROM—eSDHC configuration
		1000	Local bus FCM—8-bit NAND flash small page
		1001	Reserved
		1010	Local bus FCM—8-bit NAND flash large page
		1011	Reserved
		1100	Reserved
		1101	Local bus GPCM—8-bit ROM
		1110	Local bus GPCM—16-bit ROM
		1111	Local bus GPCM—16-bit ROM (default)

Note that the values latched on these signals during POR are accessible through the memory-mapped PORBMSR (POR boot mode status register) described in Section 20.4.1.2, "POR Boot Mode Status Register (PORBMSR)."

See Section 2.3.5, "Local Address Map Example," for an example memory map that relies on the default boot ROM values. Also, see Section 4.3.1.3.1, "Boot Page Translation Register (BPTR)," for information on translation of the boot page.

4.4.3.5 Host/Agent Configuration

The host/agent reset configuration inputs, shown in Table 4-14, configure the P1021 to act as a host or as an agent of a master on another interface. If the P1021 is an agent on the PCI Express interfaces, then the P1021 is disabled from mastering transactions on that interface until the external host enables it to do so. The external host does this by setting the control registers of the P1021 interfaces appropriately. See details in the PCI Express programming model described in Chapter 15, "PCI Express Interface Controller."

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Note that the values latched on these signals during POR are accessible through the memory-mapped PORBMSR (POR boot mode status register) described in Section 20.4.1.2, "POR Boot Mode Status Register (PORBMSR)."

Table 4-14. Host/Agent Configuration

Functional Signals	Reset Configuration Name	Value (Binary)	Meaning
$\overline{\text{LWE1}}$, LA[18:19] Default (111)	cfg_host_agt[0:2]	000	P1021 acts as an agent on all its PCI Express interfaces.
		001	P1021 acts as an agent on PCI Express 1 and acts as a host on PCI Express 2.
		010	P1021 acts as a host on PCI Express 1 and acts as an agent on PCI Express 2.
		011–110	Reserved
		111	P1021 acts as the host processor/root complex for all PCI Express interfaces (default).

4.4.3.6 I/O Port Selection

The P1021 can be configured with different I/O ports active. Table 4-15 shows the configuration of I/O ports and bit rates (and required reference clocks) that are possible for the PCI Express interfaces.

Note that the POR configuration input cfg_sgmii3, in combination with cfg_io_ports[0:3], determines whether Serdes lane 2 and 3 are used by eTSEC2 and eTSEC3 respectively in SGMII mode.

Also note that when PCI-Express operation is required, the Serdes reference clock must be 100MHz.

Table 4-15. I/O Port Selection

Functional Signal	Reset Configuration Name	Value (Binary)	Meaning
TSEC1_TXD[3:1], CFG_IO_PORTS3 Default (1111)	cfg_io_ports[0:3]	0000	PCI Express 1 (×1) (2.5Gbps) → SerDes lane 0 SerDes lanes 1–3 powered down.
		0001	SerDes lanes 0–3 powered down.
		0010–0101	Reserved
		0110	PCI Express 1 (×4) (2.5 Gbps) → SerDes lanes 0–3
		0111–1101	Reserved
		1110	PCI Express 1 (x1) (2.5 Gbps) → SerDes lane 0 PCI Express 2 (x1) (2.5 Gbps) → SerDes lane 1 SGMII eTSEC2 (x1) (1.25Gbps) → SerDes lane 2 SGMII eTSEC3 (x1) (1.25Gbps) → SerDes lane 3 (see Note)
		1111	PCI Express 1 (x2) (2.5 Gbps) → SerDes lanes 0–1 SGMII eTSEC2 (x1) (1.25Gbps) → SerDes lane 2 SGMII eTSEC3 (x1) (1.25Gbps) → SerDes lane 3 (see Note) (default)

Notes:
Port cfg_sgmii3 must also be logic 0 in addition for eTSEC3 to operate in SGMII mode.

4.4.3.7 CPU Boot Configuration

The CPU boot configuration input, shown in Table 4-16, specifies the boot configuration mode. If cfg_cpu0_boot (LA27) is sampled low at reset, e500 core 0 is prevented from fetching boot code until configuration by an external master is complete. Similarly, cfg_cpu1_boot (LA16) can be used to gate off e500 core 1 from fetching boot code. The external master frees the core 0 and/or core 1 to boot by setting EEBPCR[CPU0_EN] and/or EEBPCR[CPU1_EN] in the ECM CCB port configuration register (EEBPCR). See Section 7.2.1.2, "ECM CCB Port Configuration Register (EEBPCR)," for more information.

Note that the value latched on these signals during POR are accessible through the memory-mapped PORBMSR (POR boot mode status register) described in Section 20.4.1.2, "POR Boot Mode Status Register (PORBMSR)."

Note also that the values latched on these signals during POR affect all of the PCI Express interfaces' configuration ready mode settings. See Section 15.3.2.6.6, "Configuration Ready Register—0x4B0." When the specific PCI Express module is configured for agent mode and both cores are configured to be in boot holdoff, the associated configuration register PEX_CFG_READY[CFG_READY] will have a reset value of 1, which indicates a configuration complete status to the transaction layer.

Table 4-16. CPU Boot Configuration

Functional Signal	Reset Configuration Name	Value (Binary)	Meaning
LA27, LA16 Default (11)	cfg_cpu0_boot, cfg_cpu1_boot	00	CPU boot holdoff mode for both cores. The e500 cores are prevented from booting until configured by an external master.
		01	e500 core 1 is allowed to boot without waiting for configuration by an external master, while e500 core 0 is prevented from booting until configured by an external master or the other core.
		10	e500 core 0 is allowed to boot without waiting for configuration by an external master, while e500 core 1 is prevented from booting until configured by an external master or the other core.
		11	Both e500 cores are allowed to boot without waiting for configuration by an external master (default).

4.4.3.8 Boot Sequencer Configuration

The boot sequencer configuration options, shown in Table 4-17, allow the boot sequencer to load configuration data from the serial ROM located on the I^2C1 port before the host tries to configure the

P1021. These options also specify normal or extended I^2C addressing modes. See Section 10.4.5, "Boot Sequencer Mode," for more information on the boot sequencer.

Note that the values latched on these signals during POR are accessible through the memory-mapped PORBMSR (POR boot mode status register) described in Section 20.4.1.2, "POR Boot Mode Status Register (PORBMSR)."

Table 4-17. Boot Sequencer Configuration

Functional Signal	Reset Configuration Name	Value (Binary)	Meaning
LGPL3/$\overline{\text{LFWP}}$, LGPL5 Default (11)	cfg_boot_seq[0:1]	00	Reserved
		01	Normal I^2C addressing mode is used. Boot sequencer is enabled and loads configuration information from a ROM on the I^2C1 interface. A valid ROM must be present.
		10	Extended I^2C addressing mode is used. Boot sequencer is enabled and loads configuration information from a ROM on the I^2C1 interface. A valid ROM must be present.
		11	Boot sequencer is disabled. No I^2C ROM is accessed (default).

NOTE

When the boot sequencer is enabled, the processor core will be held in reset and thus prevented from fetching boot code until the boot sequencer has completed its task, regardless of the state of the CPU boot configuration signal described in Section 4.4.3.7, "CPU Boot Configuration."

4.4.3.9 DDR SDRAM Type

DDR3 requires a different voltage level from DDR2. Table 4-18 describes the configuration of the DDR SDRAM type.

Table 4-18. DDR SDRAM Type

Functional Signal	Reset Configuration Name	Value (Binary)	Meaning
CFG_DRAM_TYPE Default (1)	cfg_dram_type	0	DDR2 1.8 V, CKE low at reset
		1	DDR3 1.5 V, CKE low at reset (default)

4.4.3.10 SerDes Reference Clock Configuration

As shown in Table 4-19, two options are available for the frequency of the input SerDes reference clock—either a 100-MHz or 125-MHz LVDS differential clock. This one clock is applied to an internal PLL whose output creates the clocks used by all four SerDes lanes. The result is always a 1.25-Gbaud transmission/receive rate on each SGMII lane and a 2.5-Gbaud rate on each PCI Express lane.

For any SerDes configuration with PCI Express active, a 100 MHz reference clock must be supplied.

Note that the value latched on this signal during POR is accessible through the memory-mapped PORDEVSR2 (POR device status 2 register) described in Section 20.4.1.5, "POR Device Status Register 2 (PORDEVSR2)."

Table 4-19. SerDes Reference Clock Configuration

Functional Signal	Reset Configuration Name	Value (Binary)	Meaning
TSEC_1588_ALARM_OUT1 Default (1)	cfg_srds_refclk	0	SerDes expects a 125 MHz reference clock frequency.
		1	SerDes expects a 100 MHz reference clock frequency (default).

4.4.3.11 eTSEC*n* Configuration

The possible configurations for eTSEC*n* are shown in Table 4-20 and Table 4-21.

The values latched on these signals during POR are accessible through the memory-mapped PORDEVSR (POR device status register) described in Section 20.4.1.3, "POR Device Status Register (PORDEVSR)." Note that eTSEC1 is MII, RMII, and RGMII, eTSEC2 is SGMII only, and eTSEC3 is RMII, RGMII, and SGMII.

Table 4-20 shows the eTSEC1 POR configuration summary.

Table 4-20. eTSEC1 POR Configuration Summary

eTSEC1 Configuration	cfg_tsec_reduce	cfg_tsec1_prtcl
MII	1	01
RMII	0	01
RGMII	0	10

Table 4-21 shows the eTSEC3 POR configuration summary.

Table 4-21. eTSEC3 POR Configuration Summary

eTSEC3 Configuration	cfg_sgmii3	cfg_tsec_reduce	cfg_tsec3_prtcl
SGMII	0	—	—
RMII	1	0	01
RGMII	1	0	10

NOTE

eTSEC2 is in SGMII mode only.

4.4.3.11.1 eTSEC3 SGMII Mode

The eTSEC3 SGMII mode input, shown in Table 4-22, selects SGMII mode versus parallel mode for enhanced three-speed Ethernet controller (eTSEC) interface 3.

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

If eTSEC3 is configured to run in SGMII mode, none of the parallel mode configuration inputs are pertinent for configuring eTSEC3's interface. When operating in SGMII mode, the parallel interface pins normally used for eTSEC3 interface are not used, but rather the corresponding SGMII Serdes lane is used.

Note that the value latched on this signal during POR is accessible through the memory-mapped PORDEVSR (POR device status register) described in Section 20.4.1.3, "POR Device Status Register (PORDEVSR)."

Table 4-22. eTSEC3 SGMII Mode Configuration

Functional Signal	Reset Configuration Name	Value (Binary)	Meaning
TSEC_1588_ALARM_OUT2 Default (1)	cfg_sgmii3	0	eTSEC3 Ethernet interface operates in SGMII mode and uses SGMII SerDes lane 3 pins.
		1	eTSEC3 Ethernet interface operates in standard parallel interface mode and uses the TSEC3_* pins (default).

4.4.3.11.2 eTSEC1 Width

The eTSEC width input, shown in Table 4-23, selects standard versus reduced width for three-speed Ethernet controller interfaces operating in parallel mode.

The value latched on this signal during POR is accessible through the memory-mapped PORDEVSR (POR device status register) described in Section 20.4.1.3, "POR Device Status Register (PORDEVSR)."

Table 4-23. eTSEC1 Width Configuration

Functional Signals	Reset Configuration Name	Value (Binary)	Meaning
EC_MDC Default (1)	cfg_tsec_reduce	0	eTSEC1 Ethernet interface operates in reduced pin mode (either RGMII or RMII mode).
		1	eTSEC1 Ethernet interface operates in standard width MII mode (default).

4.4.3.11.3 eTSEC1 Protocol

The eTSEC1 protocol inputs, shown in Table 4-24, select the protocol (MII) used by the eTSEC1 controller when operating in parallel mode.

Note that the value latched on these signals during POR is accessible through the memory-mapped PORDEVSR (POR device status register) described in Section 20.4.1.3, "POR Device Status Register (PORDEVSR)."

Table 4-24. eTSEC1 Protocol Configuration

Functional Signals	Reset Configuration Name	Value (Binary)	Meaning
TSEC1_TXD0, TSEC3_TXD3 Default (11)	cfg_tsec1_prtcl[0:1]	00	Reserved
		01	The eTSEC1 controller operates using the MII protocol (or RMII if configured in reduced mode as described in Section 4.4.3.11.2, "eTSEC1 Width").
		10	The eTSEC1 controller operates using the RGMII protocol if configured in reduced mode as described in Section 4.4.3.11.2, "eTSEC1 Width".
		11	Reserved

4.4.3.11.4 eTSEC3 Protocol

The eTSEC3 protocol inputs, shown in Table 4-25, select the protocol (RMII or RGMII) used by the eTSEC3 controller when operating in parallel mode. This input only affects operation of eTSEC3 if it is not configured to operate in SGMII mode.

The value latched on these signals during POR is accessible through the memory-mapped PORDEVSR (POR device status register) described in Section 20.4.1.3, "POR Device Status Register (PORDEVSR)."

Note that parallel mode operation for eTSEC3 is only available when eTSEC1 is configured for reduced-mode width. See Table 1-1 for more information.

Table 4-25. eTSEC3 Protocol Configuration

Functional Signals	Reset Configuration Name	Value (Binary)	Meaning
$\overline{\text{UART_RTS0}}$, $\overline{\text{UART_RTS1}}$ Default (11)	cfg_tsec3_prtcl[0:1]	00	Reserved.
		01	The eTSEC3 controller operates using the RMII protocol if not configured to operate in SGMII mode.
		10	The eTSEC3 controller operates using the RGMII protocol if not configured to operate in SGMII mode.
		11	Reserved

4.4.3.12 Memory Debug Configuration

The memory debug configuration input, shown in Table 4-26, selects which debug outputs (DDR or LBC memory controller) are driven onto the MSRCID and MDVAL debug signals. Note that the value latched

on this signal during POR is accessible through the memory-mapped PORDBGMSR (POR debug mode register) described in Section 20.4.1.4, "POR Debug Mode Status Register (PORDBGMSR)."

Table 4-26. Memory Debug Configuration

Functional Signal	Reset Configuration Name	Value (Binary)	Meaning
CFG_MEM_DEBUG [1] Default (1)	cfg_mem_debug	0	Debug information from the enhanced local bus controller (eLBC) is driven on the MSRCID and MDVAL signals
		1	Debug information from the DDR SDRAM controller is driven on the MSRCID and MDVAL signals (default).

[1] This functionality is available only when QUICC Engine pins are not muxed on debug pads.

4.4.3.13 DDR Debug Configuration

The DDR debug configuration input, shown in Table 4-27, enables a DDR memory controller debug mode in which the DDR SDRAM source ID field and data valid strobe are driven onto the ECC pins. ECC checking and generation are disabled in this case. ECC signals driven from the SDRAMs must be electrically disconnected from the ECC I/O pins of the P1021 in this mode.

Table 4-27. DDR Debug Configuration

Functional Signal	Reset Configuration Name	Value (Binary)	Meaning
CFG_DDR_DEBUG Default (1)	cfg_ddr_debug	0	Debug information is driven on the ECC pins instead of normal ECC I/O. ECC signals from memory devices must be disconnected.
		1	Debug information is not driven on ECC pins. ECC pins function in their normal mode (default).

Note that the value latched on this signal during POR is accessible through the memory-mapped PORDBGMSR (POR debug mode register) described in Section 20.4.1.4, "POR Debug Mode Status Register (PORDBGMSR)."

4.4.3.14 General-Purpose POR Configuration

The LBC address/data bus inputs, shown in Table 4-28, configure the value of the general-purpose POR configuration register defined in Section 20.4.1.6, "General-Purpose POR Configuration Register (GPPORCR)." This register is intended to facilitate POR configuration of user systems. A value placed on LAD[0:15] during POR is captured and stored (read only) in the GPPORCR. Software can then use this

value to inform the operating system about initial system configuration. Typical interpretations include circuit board type, board ID number, or a list of available peripherals.

Table 4-28. General-Purpose POR Configuration

Functional Signals	Reset Configuration Name	Value (Binary)	Meaning
LAD[0:15] No Default	cfg_gpinput[0:15]	—	General-purpose POR configuration vector to be placed in GPPORCR.

4.4.3.15 Engineering Use POR Configuration

The POR configuration inputs shown in Table 4-29 may be used in the future to control functionality. It is advised that boards are built with the ability to pullup or pulldown these pins. Note that the value latched on these signals during POR are accessible through the PORDEVSR2, described in Section 20.4.1.5, “POR Device Status Register 2 (PORDEVSR2)”.

Table 4-29. Engineering Use

Functional Signals	Reset Configuration Name	Value (Binary)	Meaning
LA[20:22], UART_SOUT[0], MSRCID[4] Default (1_1111)	cfg_eng_use[0:2], cfg_eng_use[3],cfg_eng_use[6]	1_1111	Default operation
		0_0000–1_1110	Reserved

4.4.3.16 eLBC ECC Enable Configuration

The POR configuration input shown in Table 4-30 is used to enable eLBC ECC checking on the external local bus interface on boot.

Table 4-30. eLBC ECC Enable

Functional Signals	Reset Configuration Name	Value (Binary)	Meaning
MSRCID0 Default (1)	cfg_elbc_ecc	1	Default operation: eLBC ECC checking is enabled.
		0	eLBC ECC checking is disabled.

4.4.3.17 System Speed

The SYSCLK speed configuration input, shown in Table 4-31, configures internal logic for proper operation with the SYSCLK clock frequencies in use. The default setting is appropriate for SYSCLK operating at or above 66 MHz. If this configuration is not set properly, behavior of the system may be unreliable. Note that the value latched on this signal during POR is accessible through the

memory-mapped PORDEVSR2, described in Section 20.4.1.5, "POR Device Status Register 2 (PORDEVSR2)."

Table 4-31. System Speed

Functional Signals	Reset Configuration Name	Value (Binary)	Meaning
LA28 Default (1)	cfg_sys_speed	0	Reserved
		1	SYSCLK frequency is at or above 66 MHz (default).

4.4.3.18 Platform Speed

The platform speed configuration input, shown in Table 4-32, configures internal logic for proper operation with the platform clock frequencies in use. If this configuration is not set properly, behavior of the system may be unreliable. Note that the value latched on this signal during POR is accessible through the memory-mapped PORDEVSR2, described in Section 20.4.1.5, "POR Device Status Register 2 (PORDEVSR2)."

Table 4-32. Platform Speed

Functional Signals	Reset Configuration Name	Value (Binary)	Meaning
LA23 Default (1)	cfg_plat_speed	0	Platform clock frequency is above 267 MHz and below 300 MHz.
		1	Platform clock frequency is at or above 300 MHz (default).

4.4.3.19 Core 0 Speed

The core 0 speed configuration input, shown in Table 4-33, configures internal logic for proper operation with the core 0 clock frequencies in use. The default setting is appropriate for core 0 operating at or above 500 MHz. For low speed operation (core 0 below 500 MHz) this POR configuration input should be low during HRESET. If this configuration is not set properly, behavior of the system may be unreliable. Note that the value latched on this signal during POR is accessible through the memory-mapped PORDEVSR2, described in Section 20.4.1.5, "POR Device Status Register 2 (PORDEVSR2)."

Table 4-33. Core 0 Speed

Functional Signals	Reset Configuration Name	Value (Binary)	Meaning
LA24 Default (1)	cfg_core0_speed	0	Core 0 clock frequency is less than 500 MHz.
		1	Core 0 clock frequency is greater than or equal to 500 MHz (default).

4.4.3.20 Core 1 Speed

The core 1 speed configuration input, shown in Table 4-34, configures internal logic for proper operation with the core 1 clock frequencies in use. The default setting is appropriate for core 1 operating at or above 500 MHz. For low speed operation (core 1 below 500 MHz) this POR configuration input should be low

during HRESET. If this configuration is not set properly, behavior of the system may be unreliable. Note that the value latched on this signal during POR is accessible through the memory-mapped PORDEVSR2, described in Section 20.4.1.5, "POR Device Status Register 2 (PORDEVSR2)."

Table 4-34. Core 1 Speed

Functional Signals	Reset Configuration Name	Value (Binary)	Meaning
LA25 Default (1)	cfg_core1_speed	0	Core 1 clock frequency is less than 500 MHz.
		1	Core 1 clock frequency is greater than or equal to 500 MHz (default).

4.4.3.21 DDR Speed

The DDR speed configuration input, shown in Table 4-35, configures internal logic for proper operation with the DDR data rate in use. The default setting is appropriate for the DDR data rate operating at or above 500 Mbps. For low speed operation (DDR data rate below 500 Mbps), this POR configuration input should be low during HRESET. If this configuration is not set properly, behavior of the system may be unreliable. Note that the value latched on this signal during POR is accessible through the memory-mapped PORDEVSR2, described in Section 20.4.1.5, "POR Device Status Register 2 (PORDEVSR2)."

Table 4-35. DDR Speed

Functional Signals	Reset Configuration Name	Value (Binary)	Meaning
LA26 Default (1)	cfg_ddr_speed	0	DDR data rate is less than 500 MHz.
		1	DDR data rate is greater than or equal to 500 MHz (default).

4.4.4 Voltage Selection Configuration

The P1021 supports multiple supply voltages on its I/O supplies. The signals used for these voltage selections are not POR configurations. This section describes the encoding used to select the voltage level for each I/O supply.

NOTE

Incorrect voltage select settings can lead to irreversible device damage.
Follow this section carefully.

For proper use, the voltage select device input signals LVDD_SEL, BVDD_VSEL[0:1], and CVDD_VSEL[0:1] must be statically tied to reflect the voltage applied on the LVDD, BVDD, and CVDD I/O supplies respectively.

Table 4-36 defines the voltage select inputs.

Table 4-36. I/O Supply Voltage Select Settings

Voltage Select Input	Voltage Select Setting[1]	Supply Voltage	Interfaces Effected
LVDD_VSEL	0	LVDD = 3.3 V	eTSEC1, 3; Ethernet Management; 1588
	1	LVDD = 2.5 V	
BVDD_VSEL[0:1]	00	BVDD = 3.3 V	Local Bus
	01	BVDD = 2.5 V	
	10	BVDD = 1.8 V	
	11	BVDD = 3.3 V	
CVDD_VSEL[0:1]	00	CVDD = 3.3 V	USB, eSDHC, eSPI
	01	CVDD = 2.5 V	
	10	CVDD = 1.8 V	
	11	CVDD = 3.3 V	

1 Logic 0 corresponds with a static tie to GND, while a logic 1 corresponds with a static tie to OVDD (3.3 V).

As an example, for local bus operation at 2.5 V, the BVDD_VSEL[0] and BVDD_VSEL[1] device inputs must be configured to 01 and thus be tied on the board to GND and OVDD respectively. For 2.5 V operation, tying BVDD_VSEL[0] and BVDD_VSEL[1] to anything except GND and OVDD respectively can lead to irreversible device damage.

4.4.5 Clocking

Table 4-37 shows the operational frequency of various blocks.

Table 4-37. Operational Frequency

Functional Module	Operating Frequency
L2 Cache	CCB
Coherency module	CCB
eTSEC	CCB/2
MPIC	CCB
eLBC	CCB
DMA	CCB/2
Performance monitor	CCB
SEC	CCB/2
Debug/Watchpoint	CCB
PCI express	CCB/2
I^2C	CCB/2

Table 4-37. Operational Frequency (continued)

Functional Module	Operating Frequency
DUART	CCB
USB controller	CCB/2
eSDHC	CCB/2
eSPI	CCB/2
QE	CCB

The following paragraphs describe the clocking within the P1021 device.

4.4.5.1 System Clock and DDR Controller Complex Clock

The P1021 takes a single input clock, SYSCLK, as its primary clock source for the e500 core and all of the devices and interfaces that operate synchronously with the core. As shown in Figure 4-6, the SYSCLK input (frequency) is multiplied up using a phase lock loop (PLL) to create the core complex bus (CCB) clock (also called the platform clock). The CCB clock is used by virtually all of the synchronous system logic, including the L2 cache, and other internal blocks such as the DMA and interrupt controller. The CCB clock also feeds the PLLs in the e500 cores and the PLL that create clocks for the local bus memory controller. Note that the divide-by-two CCB clock divider and the divide-by-*n* CCB clock divider, shown in Figure 4-6, are located in the DDR and local bus blocks, respectively.

The DDR memory controller complex may use the platform clock and thus have operation of both DDR interfaces be synchronous with the platform. Alternately, an independent clock, DDRCLK, may be multiplied up using a separate PLL to create a unique DDR memory controller complex clock. In this case, the DDR complex operates asynchronous with respect to the platform clock.

Figure 4-6. P1021 Clock Subsystem Block Diagram

4.4.5.2 PCI Express Clock

The clocks for the PCI Express interfaces are derived from a PLL in the SerDes block. This PLL is driven by a reference clock (SD_REF_CLK/$\overline{\text{SD_REF_CLK}}$) whose input frequency is a function of the bit rate being used as shown in Table 4-38.

Table 4-38. High Speed Interface Clocking

Interfaces	Bit Rate	Reference Clock Frequency
PCI Express	2.5 Gbps	100 MHz

4.4.5.2.1 Minimum Frequency Requirements

Section 4.4.3.6, "I/O Port Selection," describes various high-speed interface configuration options. CCB clock frequency must be considered for proper operation of such interfaces as described below.

For proper PCI Express operation, the CCB clock frequency must be greater than:

$$\frac{500\ \text{MHz} \times (\text{PCI Express link width})}{8}$$

See Section 15.1.3.2, "Link Width," for PCI Express interface width details.

4.4.5.3 SGMII Clocks

Clocks for the SGMII high speed interfaces on the P1021 are derived from a PLL in the SerDes block. This PLL is driven by a reference clock (SD_REF_CLK/$\overline{\text{SD_REF_CLK}}$) whose input frequency may be either 100-MHz or 125-MHz to obtain the required 1.25-Gbaud rate for each lane. The configuration information of the speed of the reference clock must be set properly on the POR configuration pin cfg_srds_sgmii_refclk (see Section 4.4.3.10, "SerDes Reference Clock Configuration").

4.4.5.4 Ethernet Clocks

The Ethernet blocks operate asynchronously with respect to the rest of the device. These blocks use receive and transmit clocks supplied by their respective PHY chips, plus a 125-MHz clock input for gigabit protocols. Data transfers are synchronized to the CCB clock internally.

4.4.5.5 Real Time Clock

As shown in Figure 4-7, the real time clock (RTC) input can optionally be used to clock the e500 core timer facilities. RTC can also be used (optionally) by the P1021 programmable interrupt controller (PIC) global timer facilities. The RTC is separate from the e500 core clock and is intended to support relatively low frequency timing applications. The RTC frequency range is specified in the *P1021 QorIQ Integrated Processor Hardware Specifications*, but the maximum value should not exceed one-quarter of the CCB frequency.

Before being distributed to the core time base, RTC is sampled and synchronized with the CCB clock.

The clock source for the core time base is specified by two fields in HID0: time base enable (TBEN), and select time base clock (SEL_TBCLK). If the time base is enabled, (HID0[TBEN] is set), the clock source is determined as follows:

- HID0[SEL_TBCLK] = 0, the time base is updated every 8 CCB clocks
- HID0[SEL_TBCLK] = 1, the time base is updated on the rising edge of RTC

The default source of the time base is the CCB clock divided by eight. For more details, see the *PowerPC e500 Core Complex Reference Manual.*

Section 9.3.2.6, "Timer Control Registers (TCRA–TCRB)," provides additional information on the use of the RTC signal to clock the global timers in the PIC unit.

Note: The logic circuits shown depict functional relationships only; they do not represent physical implementation details.

Figure 4-7. RTC and Core Timer Facilities Clocking Options

4.5 Initialization/Applications Information

Selecting on-chip ROM in boot ROM location, see Table 4-13, causes the e500 CPU to fetch data from the on-chip ROM. The on-chip ROM is selected by configuring the POR config pins *cfg_rom_loc[0:3]*. Two different configurations are provided for boot from the on-chip ROM: boot from eSPI and boot from eSDHC.

4.5.1 eSDHC Boot

This section explains how to boot from eSDHC. It discusses the following:

- Section 4.5.1.1, “Overview”
- Section 4.5.1.2, “Features”
- Section 4.5.1.3, “SD/MMC Card Data Structure”
- Section 4.5.1.4, “eSDHC Controller Initial Configuration”
- Section 4.5.1.5, “eSDHC Controller Boot Sequence”
- Section 4.5.1.6, “eSDHC Boot Error Handling”

4.5.1.1 Overview

The P1021 is capable of loading initialization code from a memory device that is connected to the eSDHC controller interface. This device can be either a SD card, SDIO card or MMC card or other variants compatible with these devices. The term SD/MMC will be used when referring to the memory device.

Boot from eSDHC is supported by the P1021 using an on-chip ROM which contains the basic eSDHC device driver and the code to perform block copy from SD/MMC to any target memory. Selecting on-chip ROM in boot ROM location (see Table 4-13) causes the e500 CPU to fetch data from the on-chip ROM. The on-chip ROM is selected by configuring the POR config pins *cfg_rom_loc[0:3]*. Prior to boot, the user must ensure that the SD/MMC card to boot from is inserted.

After the device has completed the reset sequence, if the ROM location selects the on-chip ROM eSDHC Boot configuration, the e500 core starts to execute code from the internal on-chip ROM. The e500 core configures the eSDHC controller, enabling it to communicate with the external SD/MMC card. The SD/MMC card should contain a specific data structure with control words, device configuration information and initialization code. The on-chip ROM boot code uses the information from the SD/MMC card content to configure the device, and to copy the initialization code to a target memory device (for example, the DDR) through the eSDHC interface. After all the code has been copied, the e500 core starts to execute the code from the target memory device.

There are several different ways a user may utilize the eSDHC boot feature. The simplest is for the on-chip ROM to copy an entire operating system boot image into system memory, and then jump to it to begin execution. However, this may be many megabytes and in some situations may be sub-optimal, since only 1-bit mode is used during booting.

A more advanced option is for the on-chip ROM to only copy a small user-customized subroutine, which configures the eSDHC in an optimal way. The user-customised subroutine then copies the rest of the boot code potentially much faster than the on-chip ROM software can achieve. For example, the user-customised subroutine may utilize 4-bit or 8-bit eSDHC interfaces, or support new SD or MMC format revisions, or increase the external clock frequency based on knowledge of the exact frequency that the P1021 is operating at.

4.5.1.2 Features

The main features are as follows:

- Provides mechanism to load initialization code from the following external devices:
  - SD memory cards, including the memory portion of SD Combo cards (up to and including version 2.0)
  - MMC, RS-MMC and MMC*plus* (up to and including version 4.0)
  - SDHC cards (SD High Capacity, from 4 GByte to 32 GByte)
- Boot from the following devices is not supported
  - SDIO and miniSDIO cards which are not SD Combo cards and consequently have no memory
  - Locked (password-protected) SD/MMC cards
  - Secured Mode of SD cards (SD Card Specification Part 3: Security Specification)
- Simple data structure in SD/MMC card
- BOOT signature will be checked to validate that the SD/MMC card contains valid code
- Supports variable code length in SD/MMC card
- Flexible target memory device
- Supports target memory configuration controlled by the user
- Only 1-bit operation is supported for boot (even if the SD/MMC card supports 4 or 8-bit parallel access).
- Initial setting will use a serial clock below 400 kHz; the SD/MMC internal registers are read by initialization code and parsed to determine the optimal clock frequency supported by the SD/MMC card inserted.
- High speed cards are supported (up to 50 MHz SD and 52 MHz MMC).
- Control word will allow for user modification
- There must be precisely one device connected on the eSDHC bus. In particular, multiple MMC devices sharing the one bus are not supported.
- Compatible with FAT12/FAT16/FAT32 SD/MMC filesystems (provided ≤ 40 configuration words are used prior to copying user's code to system memory).
- Redundancy to support SD/MMC bad blocks, by searching for the BOOT signature in up to 24 blocks, and trying the next block if the BOOT signature is not found, or if a read CRC error is found.

4.5.1.3 SD/MMC Card Data Structure

The SD/MMC card should contain the initialization code length in bytes, source address in the SD/MMC card, destination address in the target memory device, execution starting address, and multiple configuration words with pairs of target address and its respective data.

Figure 4-8 shows the required SD/MMC card data structure.

Figure 4-8. SD/MMC Card Data Structure

Table 4-39 describes the SD/MCC card data structure.

Table 4-39. SD/MMC Card Data Structure

Address	Data Bits [0–31]
0x00–0x3F	Reserved.
0x40–0x43	BOOT signature This location should contain the value 0x424F_4F54, which is the ascii code for BOOT. The boot loader code will search for this signature. If the value in this location doesn't match the BOOT signature, it means that the SD/MMC card doesn't contain a valid user code. In such case the boot loader code will disable the eSDHC and will issue a hardware reset request of the SoC by setting RSTCR[HRESET_REQ].
0x44–0x47	Reserved
0x48–0x4B	User's code length Number of bytes in the user's code to be copied. This must be a multiple of the SD/MMC card's block size (and the user's code zero-padded if necessary to achieve that length). User's code length ≤ 2 GBytes.
0x4C–0x4F	Reserved
0x50–0x53	Source Address. Contains the starting address of the user's code as an offset from the SD/MMC card starting address. In Standard Capacity SD/MMC Cards, the 32-bit Source Address specifies the memory address in byte address format. This must be a multiple of the SD/MMC card's block size. In High Capacity SD Cards (> 2 GBytes), the 32-bit Source Address specifies the memory address in byte address format as well. However, it must be a multiple of block length, which is fixed to 512 bytes as stated in the SD High Capacity specification.
0x54–0x57	Reserved

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Table 4-39. SD/MMC Card Data Structure (continued)

Address	Data Bits [0–31]
0x58–0x5B	Target Address Contains the target address in the system's local memory address space in which the user's code will be copied to. This is a 32-bit effective address. The core is configured in such a way that the 36-bit real address is equal to this (with 4 most significant bits zero).
0x5C–0x5F	Reserved
0x60–0x63	Execution Starting Address Contains the jump address in the system's local memory address space into the user's code first instruction to be executed. This is a 32-bit effective address. The core is configured in such a way that the 36-bit real address is equal to this (with 4 most significant bits zero).
0x64–0x67	Reserved
0x68–0x6B	N. Number of Config Address/Data pairs. Must be 1≤ N≤ 1024 (but is recommended to be as small as possible).
0x6C–0x7F	Reserved.
0x80–0x83	Config Address 1
0x84–0x87	Config Data 1
0x88–0x8B	Config Address 2
0x8C–0x8F	Config Data 2
...	
0x80 + 8×(N-1)	Config Address N[1]
0x80 + 8×(N-1)+4	Config Data N (final Config Data N optional)
...	
	User's code. Note that user's code must start on a 512-byte boundary.

[1] N ≤ 40 if compatibility with FAT12/FAT16/FAT32 filesystems is required. Refer to "Notes on compatibility with FAT12/FAT16/FAT32 Filesystems" for details.

4.5.1.3.1 Configuration Words Section

The configuration words section is comprised of Config Address and Config Data pairs of adjacent 32-bit fields. These are typically used to configure the local access windows and the target memory controller's registers. They are therefore system-dependent, as they need to be aware of the type and configuration of memory in a particular system.

The Config Address field has two modes that are selected by the least significant bit in the field (CNT). If the CNT bit is clear, then the 30 most significant bits are used to form the address pointer and the Config Data contains the data to be written to this address. If the CNT bit is set then the 30 most significant bits are used for control instruction. This flexible structure allows the user to configure any 4-byte aligned memory mapped register, perform control instructions, and specify the end of the configuration stage.

Note that it is illegal to change the content of the CCSRBAR by using this mechanism. Any attempt to do so will cause the boot process to hang.

The upper 4 most-significant address bits of the 36-bit address are always zero. Consequently the configuration words can only access memory in the lowest 4-GByte segment of memory. However, since by default CCSRBAR maps all memory mapped registers within the lowest 4-GByte segment of memory, and the user is prohibited from changing CCSRBAR with a configuration access, this is not an issue.

The Config Address structure is shown in Figure 4-9.

Figure 4-9. Config Address Fields

Table 4-40 defines the Config Address bits when CNT = 0 (address mode), and Table 4-41 describes the Config Address bits when CNT = 1.

Table 4-40. Config Address Field Description, CNT = 0

Bits	Name	Description
0–29	Address	Address bits 0-29. The data in the Config Data field is copied by the e500 core to this address. The two least significant bits of the address (30:31) are always considered to be zero, as are the upper 4 bits of the 36-bit address.
30	—	Reserved. Must be zero.
31	CNT	Control. Select between Address mode and Control mode. 0 Address mode 1 Control mode

Table 4-41. Config Address Field Description, CNT = 1

Bits	Name	Description
0	EC	End Configuration. Indicates the end of the configuration stage. Valid only if bit CNT is set. 0 Not the last Config Address field. 1 The Last Config Address field. The e500 core will stop the configuration stage and start to copy the user's code. This must be set for Config Address Word N, and not be set for Config Address words prior to Config Address Word N.
1	DLY	Delay. Instruct the e500 core to perform delay according to the number that is specified in the adjacent Config Data field. The adjacent Config Data field provides the delay measured in terms of the number of 8 CCB clocks. Valid only if bit CNT is set. 0 No delay. 1 Delay.
2–30	—	Reserved. Must be zero.
31	CNT	Control. Select between Address mode and Control mode. (0 Address mode) 1 Control mode **Note:** When CNT = 1, bits 0-29 select the control instruction. Only one bit in the range of bits 0-29 can be set at any specific control instruction. A control instruction with bits 0-29 all cleared is also illegal.

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

4.5.1.3.2 Notes on compatibility with FAT12/FAT16/FAT32 Filesystems

Depending upon application, compatibility may be desired between the SD/MMC Card data structure defined here and the FAT12, FAT16 or FAT32 filesystems (documented in SD Card Specifications Part 2 - File System Specification v2.0, among other places). This compatibility is possible, but imposes a limit on the number of Configuration Words that can be parsed by the processor prior to fetching the user's code. Compatibility is achieved by ensuring that the entire data structure of Control Words and Configuration Words is contained within the first 446-byte (0x1BE) Master Boot Record code area of the filesystem.

Given that Configuration Words start at address 0x80, and all Configuration Words (except the last one with EC = 1 to end the configuration) occupy 8 bytes per Configuration Address/Data pair, this imposes the limit of a maximum of 40 Configuration Address words. More Configuration Words can be used in applications for which compatibility with the FAT Master Boot Record is not required. If exactly 40 Configuration Address words are used and FAT12/FAT16/FAT32 compatibility is required, then the final Configuration Data word must be omitted to ensure that the data structure fits in less than 446 bytes.

Note that FAT12, FAT16 and FAT32 standards impose additional requirements on the data structures that must be present on the SD/MMC card, such as Partition Tables and a fixed Signature Word at the end of the Master Boot Record. These features are not interpreted or required by the eSDHC boot process, and are outside the scope of this document.

Furthermore, FAT12 and FAT16 define a boot sector with defined fields in the first 0x36 addressable bytes (which does not conflict with the SD/MMC Card Data Structure for boot from SD/MMC defined in this document). Therefore FAT12 and FAT16 filesystems are completely compatible with the defined data structure, even if they also contain a FAT boot sector. However, FAT32 defines a boot sector with defined fields in the first 0x52 addressable bytes. Therefore, FAT32 filesystem compatibility is only possible if used in a system in which this boot sector information is not required.

Also note that the user code is copied from one sequential area of SD/MMC card memory space specified by the Source Address. The boot ROM software does not look for or parse any File Allocation Table, and furthermore, the boot ROM software assumes that the User Code is in one contiguous range of memory addresses.

4.5.1.4 eSDHC Controller Initial Configuration

The eSDHC controller configuration is used by the boot ROM software. After the boot from eSDHC has finished, the user can change this configuration for other uses of the eSDHC interface. The boot ROM software also changes some of this configuration automatically depending upon the features supported by the SD/MMC card that is connected.

The eSDHC controller is initially configured to operate in the following configuration:

- Address Invariant Mode (eSDHC.PROTCTL[EMODE] = 10)
- SDHC_DAT[3] does not monitor card insertion. The $\overline{\text{SDHC_CD}}$ pin is used for card detect (eSDHC.PROTCTL[D3CD] = 0 and Global_Utilities.PMUXCR[SDHC_CD] = 1).
- 1-bit Mode (eSDHC.PROTCTL[DTW] = 00)

- SDCLK at 400 kHz or below, but higher than 100 kHz (for P1021 platform frequency up to 66 MHz, and therefore eSDHC base clock frequency up to 333 MHz). This is done with eSDHC.SYSCTL[SCLKFS] = 0x20 and eSDHC.SYSCTL[DVS] = 0xC, for a divisor of 832.
- There must be precisely one device connected on the eSDHC bus (and this device must be inserted prior to boot). Multiple MMC devices sharing the one bus are not supported.
- The bus operates in push-pull mode (P1021 pads drive both logic “0” and logic “1” as appropriate). If an MMC card is to be connected, then weak external pull-ups are required on the SDHC_CMD and SDHC_DAT[] pins in order to interface with the MMC open-drain mode during initialization.
- The eSDHC DMA engine is not used for Control or Configuration Word accesses; instead, all eSDHC data transfers are initiated by the processor core polling eSDHC.PRSSTAT[BRR] and accessing data through the DATPORT register (XFERTYP[DMAEN] = 0). The eSDHC DMA engine is used for user code accesses.

4.5.1.5 eSDHC Controller Boot Sequence

The code in the eSDHC Boot ROM configuration performs the following sequence of events:

1. The eSDHC controller is configured as per Section 4.5.1.4, “eSDHC Controller Initial Configuration.”
2. Card-detect.
3. The SD/MMC card is reset.
4. SD/MMC card voltage validation is performed.
5. SD/MMC card identification.
6. With CMD9, the CSD (Card-Specific Data) register of the SD/MMC card is read.
7. Based on the values returned from the SD/MMC card’s CSD register, the eSDHC’s registers are updated to reflect the maximum clock frequency jointly supported by the eSDHC controller, and the SD/MMC card connected to it.
8. The eSDHC begins reading the SD/MMC data structure from the card.
9. The eSDHC begins fetching the User Code from the card.
10. If either the BOOT signature is not found at memory offset 0x40, or if when reading the Control and Configuration Words or the User’s Code a read CRC error is detected, then it may be due to a bad block on the SD/MMC memory card. To counteract this and provide error resilience, if this occurs the eSDHC returns to step 8, fetching data from an address 0x200 greater than the previously fetched address. For example, if there have been *i* failed attempts, then on the following try the BOOT signature is checked at offset 0x40 + i × 0x200. If this sequence fails 24 times, the system boot is deemed to have failed.
11. The processor core waits until the User Code DMA transfer is complete.
12. The processor core jumps to the Execution Starting Address to begin execution of the user’s code.

4.5.1.6 eSDHC Boot Error Handling

If at any stage the boot loader code detects an error and cannot continue, it will disable the eSDHC and will issue a hardware reset request of the SoC by setting RSTCR[HRESET_REQ]. This may occur in any of the following scenarios:

- BOOT signature not found at offset 0x40 or CRC error on any of the data read by the eSDHC 24 times.
- Timeout while waiting for the SD/MMC card to respond at any stage.
- No card inserted.
- Incorrect type of card inserted that is not supported for boot (such as CE-ATA).
- There is no common protocol, voltage or frequency mutually supported by the SD/MMC card and the eSDHC.
- The eSDHC reads as far as the source address (specified by the control word of the SD/MMC data structure) without seeing a EC = 1 configuration word.

The boot loader code supports redundancy, which allows boot to succeed even in the presence of SD/MMC bad blocks. It does this by searching for the BOOT signature in up to 24 locations, and trying the next block if the BOOT signature is not found, or if a read CRC error is found. Each location tried is at a fixed offset of 512 bytes (0x200) from the previous (unsuccessful) offset, irrespective of the actual block size of the SD/MMC card.

For reference, Figure 4-10 shows an example SD/MMC memory card data structure that can be used for maximum SD/MMC card data redundancy.

Note that if $0x40 + 8 \times (N - 1) + 4 \geq 0x200$ (where N is the number of configuration words), then care needs to be taken to ensure that the configuration words at $0x40 + i \times 0x200$ (for all $2 \leq i \leq 24$) must not contain the BOOT signature. This ensures that the boot loader code does not mistakenly detect a BOOT signature. This also reduces the number of copies of boot code that can be used on one device.

Each copy of the control/configuration words would generally be identical except for the pointer to the source address (offset 0x50) of the SD/MMC card, which may be different for each copy. If the user's code section is sufficiently large that 24 copies of it do not fit in the capacity of the SD/MMC card (or if the SD/MMC card capacity must also be utilized for functional features other than system boot), then it may still be desirable to still support up to 24 copies of the control/configuration words, but only have them reference a limited number of user's code sections.

Note: User's code must begin on 512-byte boundary and its length must be a multiple of 512 bytes.

Figure 4-10. SD/MMC Card Data Structure for Maximum Redundancy

4.5.2 eSPI Boot ROM

This section explains how to boot from eSPI. It discusses the following:

- Section 4.5.2.1, "Overview"
- Section 4.5.2.2, "Features"
- Section 4.5.2.3, "EEPROM Data Structure"
- Section 4.5.2.4, "eSPI Controller Configuration"

4.5.2.1 Overview

The P1021 is capable of loading initialization code from a memory device that is connected to the eSPI controller interface. This device can be either an EEPROM or a serial flash with an eSPI-compatible interface. The term EEPROM will be used when referring to the memory device.

The P1021 eSPI controller supports RapidS full clock cycle operation and Winbond dual output read serial interface, but these modes are not enabled for boot by the on-chip ROM.

Boot from eSPI is supported by the P1021 using an on-chip ROM which contains the basic eSPI device driver and the code to perform block copy from eSPI EPROM to any target memory. Selecting on-chip ROM in boot ROM location, see Table 4-13, causes the e500 CPU to fetch data from the on-chip ROM. The on-chip ROM is selected by configuring the POR config pins *cfg_rom_loc[0:3]*.

After the device has completed the reset sequence, if the ROM location selects the on-chip ROM eSPI Boot configuration, the e500 core starts to execute code from the internal on-chip ROM. The e500 core configures the eSPI controller, enabling it to communicate with the external EEPROM. The EEPROM should contain a specific data structure with control words, device configuration information and initialization code. The on-chip ROM boot code uses the information from the EEPROM content to configure the device, and to copy the initialization code to a target memory device (for example, the DDR) through the eSPI interface. After all the code has been copied, the e500 core starts to execute the code from the target memory device.

There are several different ways a user may utilize the eSPI boot feature. The simplest is for the on-chip ROM to copy an entire operating system boot image into system memory, and then jump to it to begin execution. However, this may be many megabytes and in some situations may sub-optimal.

A more advanced option is for the on-chip ROM to only copy a small user-customised subroutine, which configures the eSPI in an optimal way. The user-customised subroutine then copies the rest of the boot code potentially much faster than the on-chip ROM software can achieve. For example, the user-customised subroutine may utilize Atmel RapidS or Winbond dual output eSPI modes.

4.5.2.2 Features

The main features are as follows:

- Provides mechanism to load initialization code from external eSPI EEPROM
- Simple data structure in eSPI EEPROM
- BOOT signature will be checked to validate that the EEPROM contains valid code
- Supports variable code length in EEPROM
- Flexible target memory device
- Supports target memory configuration controlled by the user
- Supports standard eSPI interface EEPROMs with read instruction code 0x03 followed by a 2-byte address (16-bit addressable EEPROMs) or 3-byte address (24-bit addressable EEPROMs).
- Initial setting will generate a serial clock below 5 MHz; the control word will allow for user modification of clock frequency.

4.5.2.3 EEPROM Data Structure

The EEPROM should contain the initialization code length in bytes, source address in the eSPI EEPROM, destination address in the target memory device, execution starting address, and multiple configuration words with pairs of target address and its respective data.

Figure 4-11 shows the required eSPI EEPROM data structure.

Figure 4-11. eSPI EEPROM Data Structure

Table 4-42 describes the eSPI EEPROM data structure.

Table 4-42. eSPI EEPROM Data Structure

Address	Data Bits [0–31]
0x00–0x3F	Reserved.
0x40–0x43	BOOT signature. This location should contain the value 0x424F0_4F54, which is the ASCII code for BOOT. The eSPI loader code will search for this signature, initially in 24-bit addressable mode. If the value in this location doesn't match the BOOT signature, then the EEPROM is accessed again, but in 16-bit mode. If the value in this location still does not match the BOOT signature, it means that the eSPI device doesn't contain a valid user code. In such case the eSPI loader code will disable the eSPI and will issue a hardware reset request of the SoC by setting RSTCR[HRESET_REQ].
0x44–0x47	Reserved
0x48–0x4B	User's code length. Number of bytes in the user's code to be copied. Must be a multiple of 4. 4 ≤ User's code length ≤ 2 Gbytes.
0x4C–0x4F	Reserved
0x50–0x53	Source Address. Contains the starting address of the user's code as an offset from the EEPROM starting address. In 24-bit addressing mode, the 8 most significant bits of this should be written to as zero, because the EEPROM is accessed with a 3-byte (24-bit) address. In 16-bit addressing mode, the 16 most significant bits of this should be written to as zero.
0x54–0x57	Reserved
0x58–0x5B	Target Address. Contains the target address in the system's local memory address space in which the user's code will be copied to. This is a 32-bit effective address. The core is configured in such a way that the 36-bit real address is equal to this (with 4 most significant bits zero).
0x5C–0x5F	Reserved

Table 4-42. eSPI EEPROM Data Structure (continued)

Address	Data Bits [0–31]
0x60-0x63	Execution Starting Address. Contains the jump address in the system's local memory address space into the user's code first instruction to be executed. This is a 32-bit effective address. The core is configured in such a way that the 36-bit real address is equal to this (with 4 most significant bits zero).
0x64–0x67	Reserved
0x68–0x6B	N. Number of Config Address/Data pairs. Must be ≤ 1024 (but is recommended to be as small as possible).
0x6C–0x7F	Reserved.
0x80–0x83	Config Address 1
0x84–0x87	Config Data 1
0x88–0x8B	Config Address 2
0x8C–0x8F	Config Data 2
...	
0x80 + 8×(N-1)	Config Address N
0x80 + 8×(N-1) + 4	Config Data N (Final Config Data N optional)
...	
	User's Code

4.5.2.3.1 Configuration Words Section

The configuration words section is comprised of Config Address and Config Data pairs of adjacent 32-bit fields. These are typically used to configure the local access windows and the target memory controller's registers. They are therefore system-dependent, as they need to be aware of the type and configuration of memory in a particular system.

The Config Address field has two modes that are selected by the least significant bit in the field (CNT). If the CNT bit is clear, then the 30 most significant bits are used to form the address pointer and the Config Data contains the data to be written to this address. If the CNT bit is set then the 30 most significant bits are used for control instruction. This flexible structure allows the user to configure any 4-byte aligned memory mapped register, perform control instructions, and specify the end of the configuration stage.

Note that it is illegal to change the content of the CCSRBAR by using this mechanism. Any attempt to do so will cause the boot process to hang.

The upper 4 most-significant address bits of the 36-bit address are always zero. Consequently the configuration words can only access memory in the lowest 4-GByte segment of memory. However, since by default CCSRBAR maps all memory mapped registers within the lowest 4-GByte segment of memory, and the user is prohibited from changing CCSRBAR with a configuration access, this is not an issue.

The Config Address structure is shown in Figure 4-12.

	0	1	2	3 … 30	31
CNT = 0	Address				—	CNT
CNT = 1	EC	DLY	CF	—	CNT

Figure 4-12. Config Address Fields

Table 4-43 shows the Config Address field description, CNT = 0.

Table 4-43. Config Address Field Description, CNT = 0

Bits	Name	Description
0–29	Address	Address bits 0–29. The data in the Config Data field is copied by the e500 core to this address. The two least significant bits of the address (30–31) are always considered to be zero, as are the upper 4 bits of the 36-bit address.
30	—	Reserved. Must be zero.
31	CNT	Control. Select between Address mode and Control mode. 0 Address mode 1 Control mode

Table 4-44 shows the Config Address field description, CNT = 1.

Table 4-44. Config Address Field Description, CNT = 1

Bits	Name	Description
0	EC	End Configuration. Indicates the end of the configuration stage. Valid only if bit CNT is set. 0 Not the last Config Address field. 1 The Last Config Address field. The e500 core will stop the configuration stage and start to copy the user's code. This must be set for Config Address Word N, and not be set for Config Address words prior to Config Address Word N.
1	DLY	Delay. Instruct the e500 core to perform delay according to the number that is specified in the adjacent Config Data field. The adjacent Config Data field provides the delay measured in terms of the number of 8 CCB clocks. Valid only if bit CNT is set. 0 No delay. 1 Delay.
2	CF	Change frequency. Instruct the e500 core to perform sequence of operations to setup the eSPI CS1 mode register with the frequency related (PM and DIV16) bits as defined by the user. The adjacent Config Data field will be written to the eSPI mode register. Software will use DIV16 and PM bits and mask all other bits such that they will not change. Software will perform the necessary steps which are required by the eSPI controller before and after changing the eSPI mode register. This only takes effect after all of the Configuration and Control words have been read.

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Table 4-44. Config Address Field Description, CNT = 1 (continued)

Bits	Name	Description
3–30	—	Reserved. Must be zero.
31	CNT	Control. Select between Address mode and Control mode. 0 Address mode 1 Control mode **Note:** When CNT = 1, bits 0-29 select the control instruction. Only one bit in the range of bits 0-29 can be set at any specific control instruction. A control instruction with bits 0-29 all cleared is also illegal.

4.5.2.4 eSPI Controller Configuration

The eSPI controller configuration is used by the eSPI boot ROM software. After the boot from eSPI has finished, the user can change this configuration for other uses of the eSPI interface.

The eSPI controller is configured to operate in master mode. The eSPI chip select 0 (SPI_CS[0]) must be connected to the EEPROM $\overline{CS}$ and selectively enables the EEPROM.

Figure 4-13 shows the external signal connection.

Figure 4-13. External Signal Connection

The eSPI controller is configured by the on-chip ROM code. The controller is configured as follows:

- Data is shifted out data on SPIMOSI during the falling edge of SPICLK. It samples data in from SPIMISO during the rising edge of SPICLK.
- The clock is low when the line is idle.
- It uses 8-bit length characters.
- The platform clock is divided by 256. For example, when the platform clock is configured to 533 MHz, the SPICLK will run at 2.08 MHz. (Note that frequency setting can be changed by using the CF control word, as explained in the Section 4.5.2.3.1, “Configuration Words Section.”)
- The MSB is sent and received first.

Figure 4-14 shows the default eSPI CS1 mode register (SPMODE1) configuration.

	0	1	2	3	4			7	8		11	12			15	16			19	20			23	24			28	29		31
Field	CI1	CP1	REV1	DIV161	PM1				ODD1	—		POL1	LEN1				CS1BEF				CS1AFT				CS1CG			—		
Value	0	0	1	1	0	0	0	1	0	0	0	0	0	1	1	1	0	0	1	0	0	0	1	0	0	0	0	1	0	0	0	0

Figure 4-14. eSPI CS1 Mode Register (SPMODE1) Configuration

The ROM code will initially use the eSPI controller to generate standard read instruction code 0x03 followed by a 3-byte address for every non-sequential read operation (reading from a location which is not sequential to the last byte read). For sequential read operation, toggling the eSPI clock will cause the eSPI EEPROM to present the content of the next address location. The serial EEPROM must have an eSPI compatible interface with read instruction code 0x03 followed by a 2 or 3-byte address.

16-bit addressable EEPROM memories are supported and detected automatically by the boot code. This is accomplished by the boot code trying 16-bit mode if it fails to find the “BOOT” signature when in 24-bit mode.

Figure 4-15 shows the read instruction timing diagram for normal (not Atmel RapidS or Winbond Dual Output) modes of operation with a 24-bit addressable eSPI memory. With 16-bit addressable eSPI memories, only a 16-bit address is transmitted, and valid data is received from the EEPROM on the 24th SPICLK cycle rather than the 32nd SPICLK cycle for 24-bit addressable memories.

Figure 4-15. Read Instruction Timing Diagram (24-bit addressable eSPI memory)

4.5.3 Default e500 Addressing During System Boot

During boot from the on-chip ROM (for boot targets of either eSPI or SD/MMC), the user specifies 32-bit addresses for several fields (Target Address for copying the user’s code, and the Execution Starting Address). This section describes how these 32-bit effective addresses are translated into 36-bit real addresses and the associated address translation and mapping.

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

The L2 cache remains disabled as per its power-on-reset state. The e500 Level 1 and Level 2 MMU configuration is left as per defaults, with the exception that the following TLB1 Entry 1 is also created (in addition to the default TLB1 Entry 0 4 kByte page at 0x0_FFFF_F*nnnn*):

- V = 1 (valid)
- TS = 0 (address space 0)
- TID = 0x00 (global)
- EPN[32:51] = 0x00000
- RPN[32:51] = 0x00000
- SIZE[0:3] = 1011 (4 GByte)
- SX/SR/SW = 111 (Full supervisor mode access allowed)
- UX/UR/UW = 000 (No user mode access allowed)
- WIMGE = 01110 (Cache-inhibited, Memory coherency required, Guarded)
- X0-X1 = 00
- U0-U3 = 0
- IPROT = 1 (Page is protected from invalidation)

This configuration results in a 32-bit byte address with a 0-bit effective page number. Therefore the 36-bit real address is equal to the 32-bit effective address, with the 4 MSbits of the 36-bit real address equal to 0.

The on-chip ROM code does not setup any Local Access Windows. Access to CCSR address space (and therefore by extension, also access to the on-chip ROM) does not require a Local Access Window. It is the user's responsibility to setup a local access window through a Control Word address/data pair for the desired Target Address and Execution Starting Address (which will typically be in either DDR or Local Bus memory space).

Note that any such local access window configured at this time must have the 4 MSbits of the address equal to 0. This is due to the 32-bit addressing enabled by the e500 MMUs as described above.

The user can reconfigure the system in the user code portion based on system requirements.

Part II
e500 Core Complex and L2 Cache

This part describes the many features of the P1021 core processor at an overview level and the interaction between the core complex and the L2 cache. The following chapters are included:

- Chapter 5, "e500 Core Integration Details," provides an overview of the e500 core processor and the L1 caches and MMU that, together with the core, comprise the core complex.
- Chapter 6, "L2 Look-Aside Cache/SRAM," describes the L2 cache of the P1021. Note that the L2 cache can also be addressed directly as memory-mapped SRAM.

The e500 processor core is a low-power implementation of the family of reduced instruction set computing (RISC) embedded processors that implement the PowerPC architecture. This part provides additional information about the embedded category in the Power ISA as it relates specifically to the e500 core complex and specific details on how its registers are accessed.

The e500 core complex interacts with the L2 cache through the core complex bus (CCB).

Chapter 5
e500 Core Integration Details

This chapter describes how the core is integrated into the SoC. Section 5.2, "e500 Core Integration and the Core Complex Bus (CCB)," describes hardware aspects of that integration and provides links to chapters that discuss functionality in which core and SoC operations interact. Such topics include reset, power management, interrupt management, and debug.

This chapter also lists SoC-specific details of the core's programming model. For example, the e500 programming model defines the processor version register (PVR), system version register (SVR), and special-purpose registers (SPRs) that respectively identify the version and revision of the core and of the integrated device. These values are provided in Section 5.3, "Summary of Core Integration Details," and additional links are provided to other chapters that provide a context for a discussion of these registers. The section "Register Model Integration Details" in Table 5-1 describes a few aspects of the core programming model that has SoC-specific behavior that cannot be fully understood by reading the *e500 Reference Manual* alone.

General information about e500 core functionality can be found in this chapter and in the following documentation:

- The *PowerPC e500 Core Family Reference Manual* (referred to here as the *e500 Reference Manual*) provides detailed information about the functions and features of the core. In particular, it describes details about how architecture-defined features are implemented.

  The "e500 Core Complex Bus (CCB) and System Integration" chapter in the *e500 Reference Manual* describes core-to-SoC integration issues from the perspective of the e500 core.
- The *EREF: A Programmer's Reference Manual for Freescale Embedded Processors (Including the e200 and e500 Families)* describes in detail features defined by the Power ISA and Freescale EIS (referred to generically as the architecture). Unless otherwise stated in the *e500 Reference Manual*, e500 features are implemented as the are defined by the architecture and described in the *EREF*.
- How the integrated device implements e500 core features, including specific registers and register fields, is summarized in Section 5.3, "Summary of Core Integration Details."

5.1 e500 Core Overview

Figure 5-1 is a block diagram of the processor core complex that shows how the functional units operate independently and in parallel. Note that this is a conceptual diagram that does not attempt to show how these features are physically implemented.

Figure 5-1. e500 Core Complex Block Diagram

5.2 e500 Core Integration and the Core Complex Bus (CCB)

The CCB is the hardware interface between the core and the SoC. With a few exceptions, the user cannot access these internal signals directly. Figure 5-2 shows a selection of CCB signals that are discussed in various places in this manual and in the *e500 Reference Manual* because understanding how they work helps the reader understand the functionality of the device. Links to other chapters in this manual are provided in Figure 5-2 and in the text that follows.

Figure 5-2. e500 Core Integration

Aspects of the e500–SoC integration are summarized as follows:

- Reset

  The core directs and coordinates device's hard and soft resets and the power-on reset (POR) sequence, power-on reset configuration, and initialization. Core integration of the reset signals shown in Figure 5-2 is described in Chapter 4, "Reset, Clocking, and Initialization," and Chapter 20, "Global Utilities."

- Clocking and timers

  Integration details of the CCB clocking signals are described in Chapter 4, "Reset, Clocking, and Initialization." Additional details regarding the timer configuration are described in Section 5.3, "Summary of Core Integration Details."

- Cache and memory-mapped SRAM

  The e500 cache implementation interacts with the SoC's L2 cache. In particular, the core implements a number of instructions that interact with the L2 cache implementation, which are described in the *e500 Reference Manual* and in the *EREF*. Chapter 6, "L2 Look-Aside Cache/SRAM," describes the SoC's L2 cache. Figure 5-2 shows the e500 signals that interface with the L2 cache.

- e500 coherency module (ECM)

  The ECM, described in Chapter 7, "e500 Coherency Module," facilitates communication between the core, the L2 cache, and the other blocks that comprise the coherent memory domain of the SoC.

  The ECM provides a mechanism for I/O-initiated transactions to snoop the core complex bus (CCB) of the core to maintain coherency across cacheable local memory. It also provides a flexible, easily expandable switch-type structure for core- and I/O-initiated transactions to be routed (dispatched) to target modules on the device. The CCB is described in the "Core Complex Bus (CCB) and System Integration" chapter of the *e500 Reference Manual*.

- Interrupts

  The e500 core handles the hardware interrupts that are generated from SoC peripheral logic, typically by error conditions encountered from within blocks on the integrated device. Chapter 9, "Programmable Interrupt Controller (PIC)," describes the programmable interrupt controller, which prioritizes interrupt requests to the core. Figure 5-2 shows the e500 signals that interface with the PIC.

- Power management

  The core's HID0[NAP, DOZE,SLEEP] can be used to assert *nap*, *doze*, and *sleep* output signals to initiate power-saving modes at the integrated device level. Figure 5-2 shows the e500 signals, which interact with the SoC level power management logic described in Chapter 20, "Global Utilities."

- System debug

  The architecture defines many features for software and hardware debug that interact with the SoC. Chapter 22, "Debug Features and Watchpoint Facility," describes the debug features and watchpoint monitor. Figure 5-2 shows the e500 signals that interface with the debug block. The *e500 Reference Manual* describes how the architecture-defined debug resources are implemented on the e500 core.

The "Core Complex Bus (CCB) and System Integration" chapter of the core document describes the signals that are shown in Figure 5-2 and other aspects of core integration.

5.3 Summary of Core Integration Details

Table 5-1 summarizes details of the QorIQ–specific implementation of the e500 core. It is organized into two sections:

- "General Feature Integration Details" summarizes integration-specific details by functionality.
- "Register Model Integration Details" summarizes how integration-specific details are reflected in the SoC's implementation of the core register model.

Table 5-1. Differences Between the e500 Core and the QorIQ Core Implementation

Feature	QorIQ Implementation
General Feature Integration Details	
Cache protocol	The write-through L2 cache implemented on the SoC does not support MESI cache protocol.
Clocking	Internal clock multipliers ranging from 1 to 8 times the bus clock, including integer and half-mode multipliers. The integrated device supports multipliers of 2, 2.5, 3, and 3.5. See the table entry, HID1 Implementation, for further details.
R1 and R2 data bus parity	R1 and R2 data bus parity are disabled on QorIQ devices. HID1[R1DPE,R2DPE] are reserved.
Dynamic bus snooping	The QorIQ devices do not perform dynamic bus snooping as described here. That is, when the e500 core is in core-stopped state (which is the state of the core when the QorIQ device is in either the nap or sleep state), the core is not awakened to perform snoops on global transactions.
Device specific definition for TCR[WRC]	QorIQ devices define values for 00, 01, 10, and 11, as described in Register Model Integration Details in this table.h
SPE and floating-point categories	The SPE (which includes the embedded vector and scalar floating-point instructions) will not be implemented in the next generation of QorIQ devices. Freescale Semiconductor strongly recommends that use of these instructions be confined to libraries and device drivers. Customer software that uses these instructions at the assembly level or that uses SPE or floating-point intrinsics will require rewriting for upward compatibility with next generation QorIQ devices. The e500v2 core implements SPE double-precision floating-point instructions. Freescale Semiconductor offers a libcfsl_e500 library that uses SPE instructions. Freescale Semiconductor will also provide future libraries to support next generation QorIQ devices. Note that in the Power ISA, MSR[SPE] and ESR[SPE] are renamed to MSR[SPV] and ESR[SPV].
Register Model Integration Details	
HID0 implementation	SEL_TBCLK. Selects time base clock. If this bit is set and the time base is enabled, the time base is based on the TBCLK input, which on the QorIQ devices is RTC.

Table 5-1. Differences Between the e500 Core and the QorIQ Core Implementation (continued)

Feature	QorIQ Implementation
HID1 Implementation	HID1[PLL_CFG] is implemented as two subfields: PLL_MODE (HID1[32–33]): Read-only for integrated devices. 11 Fixed value for this device PLL_CFG, (HID1[34–39]): The following clock ratios are supported: 0001_00 Ratio of 2:1 0001_01 Ratio of 5:2 (2.5:1) 0001_10 Ratio of 3:1 0001_11 Ratio of 7:2 (3.5:1) NEXEN, R1DPE, R2DPE, MPXTT, MSHARS, SSHAR, ATS, and MID are not implemented. On QorIQ devices, ABE must be set to ensure that cache and TLB management instructions operate properly on the L2 cache.
	HID1[RFXE]. If RFXE is 0, conditions that cause the assertion of $\overline{core_fault_in}$ cannot directly cause the e500 to generate a machine check; however, QorIQ devices must be configured to detect and enable such conditions. The following bullets describe how error bits should be configured: • ECM mapping errors: EEER[LAEE] must be set. See Section 7.2.1.6, "ECM Error Enable Register (EEER)." • L2 multiple-bit ECC errors: L2ERRDIS[MBECCDIS] must be cleared to ensure that error can be detected. L2ERRINTEN[MBECCINTEN] must be set. See Section 6.3.1.5, "L2 Error Registers." • DDR multiple-bit ECC errors. ERR_DISABLE[MBED] and ERR_INT_EN[MBEE] must be zero and DDR_SDRAM_CFG[ECC_EN] must be one to ensure that an interrupt is generated. See Section 8.4.1, "Register Descriptions." • PCI. The appropriate parity detect and master-abort bits in ERR_DR must be cleared and the corresponding enable bits in ERR_EN must be set to ensure that an interrupt is generated. • Local bus controller parity errors. LTEDR[PARD] must be cleared and LTEIR[PARI] must be set to ensure that an parity errors can generate an interrupt. See Section 12.3.1.11, "Transfer Error Interrupt Enable Register (LTEIR)," and Section 12.3.1.12, "Transfer Error Attributes Register (LTEATR)."
PIR value	The PIR value corresponds to the core number on multicore QorIQ devices.
PVR value	The PVR reset value is 0x80*nn_nnnn.* See Table 5-2 for specific values. PVR[VERSION] = 0x80*nn* PVR[REVISION] = 0x*nnnn*
SVR value	The SVR reset value is 0x80*nn_nnnn.* See Table 5-2 for specific values.
TCR (timer control register)	TCR[WRC] is defined more specifically for the implementation of the core in the integrated device. Watchdog timer reset control. This value is written into TSR[WRS] when a watchdog event occurs. WRC may be set by software but cannot be cleared by software, except by a software-induced reset. Once written to a non-zero value, WRC may no longer be altered by software. 00 No watchdog timer reset can occur 01 Force processor checkstop on second timeout of watchdog timer 10 Assert processor reset output (*core_hreset_req*) on second timeout of watchdog timer 11 Reserved

5.3.1 Processor Version Register (PVR) and System Version Register (SVR)

Table 5-2 matches the revision codes in the processor version register (PVR) with the core revision and the SoC revision; it includes a cross-reference to the section in global utilities that contains the corresponding SVR values. Note that the SVR and PVR can be accessed both as SPRs through the e500

core (see the e500 Reference Manual) and as memory-mapped registers defined by the integrated device. (See "Section 20.4.1.15, "Processor Version Register (PVR)," and Section 20.4.1.16, "System Version Register (SVR)," for further description of the memory-mapped registers.)

Table 5-2. Device Revision Level Cross-Reference

SoC Revision	Core Revision	Processor Version Register (PVR)	System Version Register (SVR)
1.0	5.0	0x8021_2050	20.4.1.16/2020-24

Chapter 6
L2 Look-Aside Cache/SRAM

This chapter describes the organization of the on-chip L2/SRAM, cache coherency rules, cache line replacement algorithm, cache control instructions, and various cache operations. It also describes the interaction between the L2/SRAM and the e500 core complex.

6.1 L2 Cache Overview

The integrated 256-Kbyte L2 cache is organized as 1024 eight-way sets of 32-byte cache lines based on 36-bit physical addresses, as shown in Figure 6-1.

Figure 6-1. L2 Cache/SRAM Configuration

The SRAM can be configured with memory-mapped registers as externally accessible memory-mapped SRAM in addition to or instead of cache. The L2 cache can operate in the following modes, described in Section 6.2, "L2 Cache and SRAM Organization":

- Full cache mode (256-Kbyte cache).
- Full memory-mapped SRAM mode (256-Kbyte SRAM mapped as a single 256-Kbyte block or two 128-Kbyte blocks)
- Partial SRAM and partial cache mode, in which one-eighth, one quarter, or one-half the total on-chip memory can be allocated to 1 or 2 SRAM regions.

6.1.1 L2 Cache and SRAM Features

The L2 cache has the following characteristics:

- Supports 36-bit address space
- Write-through, front-side cache
  - — Front-side design provides easier cache access for the I/O masters, such as QE, Ethernet
  - — Write-through design is more efficient on the processor bus for front-side caches
- Valid, locked, and stale states (no modified state)
- Two input data buses (64 and 128 bits wide) and one output data bus (128 bits wide)
- All accesses are fully pipelined and non-blocking (allows hits under misses)
- 256-Kbyte array organized as 1024 eight-way sets of 32-byte cache lines
- Eight-way set associativity with a pseudo-LRU (7-bit) replacement algorithm.
  - — High level of associativity yields good performance even with many lines locked or used as SRAM regions
- I/O devices can store data into the cache in a process called ‘stashing.’
  - — Stashing is indicated for global I/O writes either by a transaction attribute or by a programmable memory range
  - — Regions of the cache can be reserved exclusively for stashing to prevent pollution of processor cache regions.
- Processor L2 cache regions are configurable to allocate instructions, data, or both.
  - — External masters can force data to be allocated into the cache through programmed memory ranges or special transaction types (stashing).
    - – 1, 2, or 4 ways can be configured for stashing only
- Data ECC on 64-bit boundaries (single-error correction, double-error detection)
- Tag arrays use 21 tag bits and 1 tag parity bit per line.
- Multiple cache locking methods supported
  - — Individual line locks are set and cleared using e500 cache locking APU instructions—Data Cache Block Touch and Lock Set (**dcbtls**), Data Cache Block Touch for Store and Lock Set (**dcbtstls**), and Instruction Cache Block Touch and Lock Set (**icbtls**).
  - — A lock attribute can be attached to write operations.
  - — Individual line locks are set and cleared through core-initiated instructions, by external reads or writes, or by accesses to programmed memory ranges defined in L2 cache external write address registers (L2CEWAR*n*).
  - — The entire cache can be locked by setting configuration register appropriately.
- Lock clearing methods
  - — Individual locks can be cleared by cache-locking APU instructions—Data Cache Block Lock Clear (**dcblc**) and Instruction Cache Block Lock Clear (**icblc**)—or by a snooped flush unless entire cache is locked.
  - — Flash clearing of all instruction and/or data locks is done by writes to configuration registers.
  - — An unlock attribute can be attached to a read instruction.

- Error injection modes supported for testing error handling

SRAM features include the following:

- SRAM regions are created by configuring 1, 2, 4 or 8 ways of each set to be reserved for memory-mapped SRAM.
- Regions can reside at any location in the memory map aligned to the SRAM size.
- SRAM memory is byte addressable; for accesses of less than a cache line, ECC is updated using read-modify-write transactions.
- I/O devices access SRAM regions by marking transactions as snoopable (global).

Table 6-1 lists the possible L2 cache/SRAM configurations.

Table 6-1. Available L2 Cache/SRAM Configurations

Cache	Stash-only Region	SRAM Region 1	SRAM Region 2
256 Kbytes	—	—	—
224 Kbytes	—	32 Kbytes	—
	32 Kbytes	—	—
192 Kbytes	—	64 Kbytes	—
		32 Kbytes	32 Kbytes
	32 Kbytes	32 Kbytes	—
	64 Kbytes	—	—
160 Kbytes	32 Kbytes	64 Kbytes	—
		32 Kbytes	32 Kbytes
	64 Kbytes	32 Kbytes	—
128 Kbytes	—	128 Kbytes	—
		64 Kbytes	64 Kbytes
	64 Kbytes	64 Kbytes	—
		32 Kbytes	32 Kbytes
	128 Kbytes	—	—
96 Kbytes	32 Kbytes	128 Kbytes	—
		64 Kbytes	64 Kbytes
	128 Kbytes	32 Kbytes	—
64 Kbytes	64 Kbytes	128 Kbytes	—
		64 Kbytes	64 Kbytes
	128 Kbytes	64 Kbytes	—
		32 Kbytes	32 Kbytes
—	—	256 Kbytes	—
		128 Kbytes	128 Kbytes
	128 Kbytes	128 Kbytes	—
		64 Kbytes	64 Kbytes

6.2 L2 Cache and SRAM Organization

The on-chip memory array has four banks, each containing 256 sets of eight cache blocks (or ‘ways’), as shown in Figure 6-2. Each block consists of 32 bytes of data and a tag.

Figure 6-2. Cache Organization

6.2.1 Accessing the On-Chip Array as an L2 Cache

Figure 6-3 shows how physical address bits are used to access the L2 cache.

Figure 6-3. Physical Address Usage for L2 Cache Accesses

Physical address bits 21–30 identify the bank and set of the tag and data. Physical address bits 0–20 are compared against the tags of all eight ways. A match of a valid tag selects a 32-byte block of data (or way) within the set. Physical address bits 31–35 identify the byte or bytes of data within the block.

6.2.2 Accessing the On-Chip Array as an SRAM

When all or part of the array is dedicated to memory mapped SRAM, individual ways of each set are reserved for that purpose. SRAM accesses use physical address bits 18–20 in conjunction with the SRAM mode to select a way of the indexed set.

Figure 6-4 shows the physical address usage for SRAM accesses.

Figure 6-4. Physical Address Usage for SRAM Accesses

The mapping of address bits and SRAM mode to a way select is shown below in Table 6-2. SRAM size is reflected in L2CTL[L2SIZ].

Table 6-2. Way Selection for SRAM Accesses

Description	L2SRAM	L2SRBAR 0 Hit	L2SRBAR 1 Hit	Addr[18–20]	Way Select
No SRAM	000	—	—	—	—
Entire Array is SRAM (single 256-Kbyte SRAM if L2SIZ = 256 Kbytes)	001	1	0	000	0
				001	1
				010	2
				011	3
				100	4
				101	5
				110	6
				111	7

Table 6-2. Way Selection for SRAM Accesses (continued)

Description	L2SRAM	L2SRBAR 0 Hit	L2SRBAR 1 Hit	Addr[18–20]	Way Select
One-half of array is an SRAM (single 128-Kbyte SRAM if L2SIZ = 256 Kbytes)	010	1	0	x00	0
				x01	1
				x10	2
				x11	3
Both halves of array are SRAM (two 128-Kbyte SRAM if L2SIZ = 256 Kbytes)	011	1	0	x00	0
				x01	1
				x10	2
				x11	3
		0	1	x00	4
				x01	5
				x10	6
				x11	7
One quarter of the array is SRAM (single 64-Kbyte SRAM if L2SIZ = 256 Kbytes)	100	1	0	xx0	0
				xx1	1
Two quarters of the array are SRAMs (single 64-Kbyte SRAM if L2SIZ = 256 Kbytes)	101	1	0	xx0	0
				xx1	1
		0	1	xx0	2
				xx1	3
One-eighth of the array is an SRAM (single 32-Kbyte SRAM if L2SIZ = 256 Kbytes)	110	1	0	—	0
Two-eighths of the array are SRAM (single 32-Kbyte SRAM if L2SIZ = 256 Kbytes)	111	1	0	—	0
		0	1	—	1

6.2.3 Connection of the On-Chip Memory to the System

The e500 core connects to the L2 cache and the system interface through the high-speed core complex bus (CCB). The e500 core and the L2 cache connect to the rest of the integrated device through the e500 coherency module (ECM). Figure 6-5 shows the data connections of the e500 core and L2/SRAM. The e500 core can simultaneously read 128 bits of data from the L2/SRAM, read 64 bits of data from the system interface, and write 128 bits of data to the L2/SRAM and/or system interface.

The L2/SRAM can be accessed by the e500 core or the system interface through the ECM. The L2 cache does not initiate transactions. Figure 6-5 shows the data bus connections of the e500 core and L2/SRAM.

Figure 6-5. Data Bus Connection of CCB

Figure 6-6 shows address connections of the e500 core and L2/SRAM.

Figure 6-6. Address Bus Connection of CCB

In SRAM mode, if a non–cache-line read or write transaction is not preceded by a cache-line write, an ECC error occurs; such a non–cache-line write transaction cannot be allocated in the L2.

6.3 Memory Map/Register Definition

Table 6-3 shows the memory map for the L2/SRAM registers.

In this table and in the register figures and field descriptions, the following access definitions apply:

- Reserved fields are always ignored for the purposes of determining access type.
- R/W, R, and W (read/write, read only, and write only) indicate that all the non-reserved fields in a register have the same access type.
- w1c indicates that all of the non-reserved fields in a register are cleared by writing ones to them.
- Mixed indicates a combination of access types.
- Special is used when no other category applies. In this case the register figure and field description table should be read carefully.

Table 6-3. L2/SRAM Memory-Mapped Registers

L2 Cache—Block Base Address 0x2_0000				
Offset	**Register**	**Access**	**Reset**	**Section/Page**
0x000	L2CTL—L2 control register	R/W	0x1000_0000	6.3.1.1/6-10
0x004	L2CWAP—L2 cache way allocation for processors	R/W	All zeros	6.3.1.2/6-13
0x010	L2CEWAR0—L2 cache external write address register 0	R/W	All zeros	6.3.1.3.1/6-16
0x014	L2CEWAREA0—L2 cache external write address register extended address 0	R/W	All zeros	6.3.1.3.2/6-17
0x018	L2CEWCR0—L2 cache external write control register 0	R/W	All zeros	6.3.1.3.3/6-17
0x020	L2CEWAR1—L2 cache external write address register 1	R/W	All zeros	6.3.1.3.1/6-16
0x024	L2CEWAREA1—L2 cache external write address register extended address 1	R/W	All zeros	6.3.1.3.2/6-17
0x028	L2CEWCR1—L2 cache external write control register 1	R/W	All zeros	6.3.1.3.3/6-17
0x030	L2CEWAR2—L2 cache external write address register 2	R/W	All zeros	6.3.1.3.1/6-16
0x034	L2CEWAREA2—L2 cache external write address register extended address 2	R/W	All zeros	6.3.1.3.2/6-17
0x038	L2CEWCR2—L2 cache external write control register 2	R/W	All zeros	6.3.1.3.3/6-17
0x040	L2CEWAR3—L2 cache external write address register 3	R/W	All zeros	6.3.1.3.1/6-16
0x044	L2CEWAREA3—L2 cache external write address register extended address 3	R/W	All zeros	6.3.1.3.2/6-17
0x048	L2CEWCR3—L2 cache external write control register 3	R/W	All zeros	6.3.1.3.3/6-17
0x100	L2SRBAR0—L2 memory-mapped SRAM base address register 0	R/W	All zeros	6.3.1.4.1/6-19
0x104	L2SRBAREA0—L2 memory-mapped SRAM base address register extended address 0	R/W	All zeros	6.3.1.4.2/6-20
0x108	L2SRBAR1—L2 memory-mapped SRAM base address register 1	R/W	All zeros	6.3.1.4.1/6-19
0x10C	L2SRBAREA1—L2 memory-mapped SRAM base address register extended address 1	R/W	All zeros	6.3.1.4.2/6-20
0xE00	L2ERRINJHI—L2 error injection mask high register	R/W	All zeros	6.3.1.5.1/6-21
0xE04	L2ERRINJLO—L2 error injection mask low register	R/W	All zeros	6.3.1.5.1/6-21
0xE08	L2ERRINJCTL—L2 error injection tag/ECC control register	R/W	All zeros	6.3.1.5.1/6-21
0xE20	L2CAPTDATAHI—L2 error data high capture register	R	All zeros	6.3.1.5.2/6-23
0xE24	L2CAPTDATALO—L2 error data low capture register	R	All zeros	6.3.1.5.2/6-23
0xE28	L2CAPTECC—L2 error syndrome register	R	All zeros	6.3.1.5.2/6-23
0xE40	L2ERRDET—L2 error detect register	w1c	All zeros	6.3.1.5.2/6-23
0xE44	L2ERRDIS—L2 error disable register	R/W	All zeros	6.3.1.5.2/6-23
0xE48	L2ERRINTEN—L2 error interrupt enable register	R/W	All zeros	6.3.1.5.2/6-23
0xE4C	L2ERRATTR—L2 error attributes capture register	R/W	All zeros	6.3.1.5.2/6-23
0xE50	L2ERRADDRL—L2 error address capture register low	R	All zeros	6.3.1.5.2/6-23

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Table 6-3. L2/SRAM Memory-Mapped Registers (continued)

L2 Cache—Block Base Address 0x2_0000				
Offset	**Register**	**Access**	**Reset**	**Section/Page**
0xE54	L2ERRADDRH—L2 error address capture register high	R	All zeros	6.3.1.5.2/6-23
0xE58	L2ERRCTL—L2 error control register	R/W	All zeros	6.3.1.5.2/6-23

6.3.1 L2/SRAM Register Descriptions

The following sections describe registers that control and configure the L2/SRAM array.

6.3.1.1 L2 Control Register (L2CTL)

The L2 control register (L2CTL), shown in Figure 6-7, controls configuration and operation of the L2/SRAM array. The sequence for modifying L2CTL is as follows:

1. **mbar**
2. **isync**
3. **stw** (WIMG = 01xx) CCSRBAR + 0x2_0000
4. **lwz** (WIMG = 01xx) CCSRBAR + 0x2_0000
5. **mbar**

Offset 0x2_0000 Access: Read/Write

	0	1	2	3	4				8	9	10	11	12	13		15
R	L2E	L2I	L2SIZ		—					L2DO	L2IO	—	L2INTDIS	L2SRAM		
W																
Reset	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24			27	28	29	30	31
R	—		L2LO	L2SLC	—	L2LFR	L2LFRID		—				L2STASHDIS	—	L2STASHCTL	
W																
Reset	All zeros															

Figure 6-7. L2 Control Register (L2CTL)

Table 6-4 describes L2CTL fields.

Table 6-4. L2CTL Field Descriptions

Bits	Name	Description
0	L2E	L2 enable. Used to enable the L2 array (cache or memory-mapped SRAM). 0 The L2 SRAM (cache and memory-mapped SRAM) is disabled and is not accessed for reads, snoops, or writes. Setting the L2 flash invalidate bit (L2I) is allowed. 1 The L2 SRAM (cache or memory-mapped SRAM) is enabled. Note that L2I can be set regardless of the value of L2E.
1	L2I	L2 flash invalidate. 0 The L2 status and LRU bits are not being cleared. 1 Setting L2I invalidates the L2 cache globally by clearing the all the L2 status bits, as well as the LRU algorithm. Memory-mapped SRAM is unaffected. Data to memory-mapped SRAM are unaffected by the flash invalidate. The hardware automatically clears L2I when the invalidate is complete.
2–3	L2SIZ	L2 SRAM size (read only). Indicates the total available size of on-chip memory array (to be configured as cache or memory-mapped SRAM). 00 Reserved 01 256 Kbyte 10 Reserved 11 Reserved
4–8	—	Reserved
9	L2DO	L2 data-only. Reserved in full memory-mapped SRAM mode. L2DO may be changed while the L2 is enabled or disabled. 0 The L2 cache allocates entries for instruction fetches that miss in the L2. 1 The L2 cache allocates entries for processor data loads that miss in the L2 and for processor L1 castouts but does not allocate entries for instruction fetches that miss in the L2. Instruction accesses that hit in the L2, data accesses, and accesses from the system (including I/O stash writes) are unaffected. Note that if L2DO and L2IO are both set, no new lines are allocated into the L2 cache for any processor transactions, and processor writes and castouts that hit existing data in the cache invalidate those lines rather than updating them.
10	L2IO	L2 instruction-only. Reserved in full memory-mapped SRAM mode. Causes the L2 cache to allocate lines for instruction cache transactions only. L2IO may be changed while the L2 is enabled or disabled. 0 The L2 cache entries are allocated for data loads that miss in the L2 and for processor L1 castouts. 1 The L2 cache allocates entries for instruction fetch misses, but does not allocate entries for processor data transactions. Data accesses that hit in the L2, instruction accesses, and accesses from the system (including I/O stash writes) are unaffected. Note that if L2DO and L2IO are both set, no new lines are allocated into the L2 cache for any processor transactions, and processor writes and castouts that hit existing data in the cache invalidate those lines rather than updating them.
11	—	Reserved
12	L2INTDIS	Cache read intervention disable. Reserved for full memory-mapped SRAM mode. Used to disable cache read intervention. May be changed while the L2 is enabled or disabled. 0 Cache intervention is enabled. The ECM ensures that if a data read from another device hits in the L2 cache, it is serviced from the L2 cache. 1 Cache intervention is disabled

Table 6-4. L2CTL Field Descriptions (continued)

Bits	Name	Description
13–15	L2SRAM	L2 SRAM configuration. Determines the L2 cache/memory-mapped SRAM allocation of the on-chip memory array. SRAM size depends on the value of L2SIZ. Since L2SIZ is 256 Kbytes, SRAM can have sizes from 32 Kbytes to 256 Kbytes. 000 No SRAM. Entire array is cache. 001 Entire array is a single SRAM (256-Kbyte SRAM for L2SIZ = 256 Kbytes) 010 One half of the array is an SRAM (128-Kbyte SRAM for L2SIZ = 256 Kbytes) 011 Both halves of the array are SRAMs (two 128-Kbyte SRAMs for L2SIZ = 256 Kbytes) 100 One quarter of the array is an SRAM (one 64-Kbyte SRAM for L2SIZ = 256 Kbytes) 101 Two quarters of the array are SRAMs (two 64-Kbyte SRAMs for L2SIZ = 256 Kbytes) 110 One eighth of the array is an SRAM (one 32-Kbyte SRAM for L2SIZ = 256 Kbytes) 111 Two eighths of the array are SRAMs (two 32-Kbyte SRAMs for L2SIZ = 256 Kbytes) For one SRAM region L2SRBAR0 is used and for two SRAM regions L2SRBAR0 and L2SRBAR1 are used. Regions of the array that are not allocated to SRAMs are used as cache memory. To change these bits, the L2 must be disabled (L2CTL[L2E] = 0). Note that when setting L2SRAM after cache has been enabled, L2I should be set as well. The fields can be set simultaneously, and this step is not needed if SRAM size is getting smaller.
16–17	—	Reserved
18	L2LO	L2 cache lock overflow. Reserved in full memory-mapped SRAM mode. This sticky bit is set if an overlock condition is detected in the L2 cache. A lock overflow is triggered either by executing instruction or data cache block touch and lock set instructions or by performing L2 cache external writes with lock set. If all ways are locked and an attempt to stash is made, the stash is not allocated. 0 The L2 cache did not encounter a lock overflow. L2LO is cleared only by software. 1 The L2 cache encountered a lock overflow condition.
19	L2SLC	L2 snoop lock clear. This sticky bit is set if a snoop invalidated a locked data cache line. Note that the lock bit for that line is cleared whenever the line is invalidated. L2SLC is reserved in full memory-mapped SRAM mode. 0 A snoop did not invalidate a locked L2 cache line. L2SLC is cleared only by software. 1 The L2 cache encountered a snoop that invalidated a locked line.
20	—	Reserved
21	L2LFR	L2 cache lock bits flash reset. The L2 cache must be enabled (L2CTL[L2E] = 1) for reset to occur. This field is reserved in full memory-mapped SRAM mode. 0 The L2 cache lock bits are not cleared or the clear operation completed. 1 A reset operation is issued that clears each L2 cache line's lock bits. Depending on the L2LFRID value, data or instruction locks, or both, can be reset. Cache access is blocked during this time. After L2LFR is set, the L2 cache unit automatically clears L2LFR when the reset operation is complete (if L2CTL[L2E] is set).
22–23	L2LFRID	L2 cache lock bits flash reset select instruction or data. Indicates whether data or instruction lock bits or both are reset. 00 Not used 01 Reset data locks if L2LFR = 1. 10 Reset instruction locks if L2LFR = 1. 11 Reset both data and instruction locks if L2LFR = 1.
24–27	—	Reserved

Table 6-4. L2CTL Field Descriptions (continued)

Bits	Name	Description
28	L2STASHDIS	L2 stash allocate disable. Disables allocation of lines for stashing. 0 The L2 cache allocates lines for global writes that hit in a stash range or that have the stashing attribute set. 1 The L2 does not allocate lines for stashed writes. **Note:** This bit does NOT affect the updating of lines that are already resident in the cache and have the stash attribute set or hit a stash range. Such lines are updated even if this bit is set. To change this bit, the L2 must be disabled (L2CTL[L2E] = 0).
29	—	Reserved
30–31	L2STASHCTL	L2 stash configuration. This field reserves regions of the cache for stash-only operation. That is, blocks of each cache set are reserved so that they can only be allocated for stash data. If such a region is created, processor reads and writes are not allocated into this region; it can only be populated by stash writes. Similarly, stash writes are only allocated into this region. This prevents processor and stashed I/O data from polluting one another. 00 No stash-only region. Stashed writes are allocated across the entire cache and can evict processor data and can be evicted by processor data. 01 One half of the array is a stash-only cache (way4, way5, way6 & way7 of each set) 10 One quarter of the array is a stash-only cache (way6 & way7 of each set) 11 One eighth of the array is a stash-only cache (way7 of each set) Like L2SRAM configuration, stash-only regions subtract from the amount of the on-chip memory that is available to the processor as cache. If the L2SRAM configuration uses the entire on-chip memory array as SRAM, then no stash-only region can be created. To change these bits, the L2 must be disabled (L2CTL[L2E] = 0). This field has no effect if the L2STASHDIS bit is set.

6.3.1.2 L2 Cache Way Allocation for Processors Register (L2CWAP)

The L2 cache way allocation for processors (L2CWAP) register, shown in Figure 6-8, allows the L2 cache to be programmed to distribute eight ways between two processor cores. A pointer is used to set the ways allocated between processor 0 and processor 1.

Offset 0x2_0004 Access: Read/Write

	0	1 3	4 31
R W	ENABLE	POINTER	—
Reset	All zeros		

Figure 6-8. L2 Cache Way Allocation for Processors Register (L2CWAP)

Table 6-5 describes L2CWAP fields.

Table 6-5. L2CWAP Field Descriptions

Bits	Name	Description
0	ENABLE	L2 cache way pointer enable. The L2 cache uses the pointer value only when ENABLE is set. 0 The L2 way pointer is disabled. No ways are allocated only for processor 0 or for processor 1. All ways (except ways allocated for SRAM and stashing) are shared between processors. 1 The L2 way pointer is enabled. Ways are allocated for processors based on way pointer.

Table 6-5. L2CWAP Field Descriptions (continued)

Bits	Name	Description
1–3	POINTER	L2 cache way pointer. This pointer is used to allocate ways between processor 0 and processor 1. To change this field the L2 must be disabled (L2CTL[L2E] = 0). The following description for way pointer values assumes that no ways are allocated for L2SRAM (L2CTL[13–15]) and L2STASH (L2CTL[30–31]). 000 Way0–way7 are allocated for processor 1 and no ways are allocated for processor 0. 001 Way0 is allocated for processor 0 and way1–way7 are allocated for processor 1. 010 Way0–way1 are allocated for processor 0 and way2–way7 are allocated for processor 1. 011 Way0–way2 are allocated for processor 0 and way3– way7 are allocated for processor 1. 100 Way0–way3 are allocated for processor 0 and way4–way7 are allocated for processor 1. 101 Way0–way4 are allocated for processor 0 and way5–way7 are allocated for processor 1. 110 Way0–way5 are allocated for processor 0 and way6–way7 are allocated for processor 1. 111 Way0–way6 are allocated for processor 0 and way7 is allocated for processor 1. If ways have been allocated for SRAM (L2CTL[13–15]) or stashing (L2CTL[30–31]), way allocation is affected as noted in the following examples. In general, when allocating ways among SRAM, stashing, and processors, the controller gives SRAM first preference, then stashing, then processors. Suppose 2 ways are allocated for SRAM and 2 ways are allocated for stashing and POINTER = 100... Way0 → SRAM Way1 → SRAM Way2 → Processor 0 Way3 → Processor 0 Way4 → Processor 1 Way5 → Processor 1 Way6 → Stash Way7 → Stash Suppose 4 ways are allocated for SRAM and 2 ways are allocated for stashing and POINTER = 100... Way0 → SRAM Way1 → SRAM Way2 → SRAM Way3 → SRAM Way4 → Processor 1 Way5 → Processor 1 Way6 → Stash Way7 → Stash Suppose 2 ways are allocated for SRAM and no ways are allocated for stashing and POINTER = 100... Way0 → SRAM Way1 → SRAM Way2 → Processor 0/Stash Way3 → Processor 0/Stash Way4 → Processor 1/Stash Way5 → Processor 1/Stash Way6 → Processor 1/Stash Way7 → Processor 1/Stash
4–31	—	Reserved

6.3.1.3 L2 Cache External Write Registers

The device supports allocating and locking L2 cache lines from external agents such as PCI. This functionality is called stashing. Four sets of registers are provided to support this feature; each set has three registers that specify a programmed memory range that can be locked with a snoop write transaction. All three registers in a set must be configured in order to use an external write address.

These registers are the L2 cache external write address registers 0–3 (L2CEWAR*n*), the L2 cache external write address registers extended address 0–3 (L2CEWAREA*n*), and the L2 cache external write control registers 0–3 (L2CEWCR*n*). L2CEWAR*n* contain the lower 24 bits of the external write base address and L2CEWAREA*n* contain the upper 4 bits. The base address specified in the address registers must be naturally aligned to the window size in the corresponding control register.

Further details on the locations and fields of these registers are given in the following sections.

6.3.1.3.1 L2 Cache External Write Address Registers 0–3 (L2CEWAR*n*)

The L2CEWAR*n* registers contain the lower 24 bits of the 28-bit L2 cache external write base address. Each of these registers has identical fields, as shown in Figure 6-9.

Figure 6-9. Cache External Write Address Registers (L2CEWAR*n*)

Table 6-6 describes L2CEWAR*n* fields.

Table 6-6. L2CEWAR*n* Field Descriptions

Bits	Name	Description
0–23	ADDR	Contains the lower 24 bits of the 28-bit L2 cache external write base address. Note that the upper 4 bits of the base address are in L2CEWAREA*n*[ADDR].
24–31	—	Reserved

6.3.1.3.2 L2 Cache External Write Address Registers Extended Address 0–3 (L2CEWAREA*n*)

The L2 cache external write address registers extended address (L2CEWAREA*n*), shown in Figure 6-10, contain the upper 4 bits of the 28-bit L2 cache external write base address.

Offset 0x2_0014
0x2_0024
0x2_0034
0x2_0044

Access: Read/Write

	0–27	28–31
R/W	—	ADDR
Reset	All zeros	

Figure 6-10. Cache External Write Address Registers Extended Address (L2CEWAREA*n*)

Table 6-7 describes the fields of L2CEWAREA*n*.

Table 6-7. L2CEWAREA*n* Field Descriptions

Bits	Name	Description
0–27	—	Reserved
28–31	ADDR	Contains the upper 4 bits of the L2 cache external write base address. Note that the rest of the base address is in L2CEWAR*n*[ADDR].

6.3.1.3.3 L2 Cache External Write Control Registers 0–3 (L2CEWCR*n*)

The L2CEWAR*n*/L2CEWAREA*n* address registers work with the L2 cache external write control registers 0–3 (L2CEWCR*n*), shown in Figure 6-11, to control cache external write functionality.

Offset 0x2_0018
0x2_0028
0x2_0038
0x2_0048

Access: Read/Write

	0	1	2–3	4–31
R/W	E	LOCK	—	SIZMASK
Reset	All zeros			

Figure 6-11. Cache External Write Control Registers (L2CEWCR0–L2CEWCR3)

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

The L2CEWCR*n* registers contain identical fields, as described in Table 6-8.

Table 6-8. L2CEWCR*n* Field Descriptions

Bits	Name	Description
0	E	External write enable. An external write matching the address window defined by L2CEWAR*n*/L2CEWAREA*n*/L2CEWCR*n* is allocated or updated in the L2 cache. 0 External writes for the L2CEWAR*n*/L2CEWAREA*n*/L2CEWCR*n* set are disabled. 1 External writes are enabled for the L2CEWAR*n*/L2CEWAREA*n*/L2CEWCR*n* set.
1	LOCK	Lock lines in the targeted cache. An external write matching the address window defined by L2CEWAR*n*/L2CEWAREA*n*/L2CEWCR*n* is locked in the L2 cache when it is allocated or updated. 0 The locked bit is not set when a line is allocated unless explicitly specified by transaction attributes. 1 Cache lines are allocated as locked. A hit to a valid, unlocked line sets the lock.
2–3	—	Reserved
4–31	SIZMASK	Mask size. Defines the size of the naturally aligned address region for cache external writes. The address region must be aligned to a boundary that is a multiple of the mask size. Any value not listed below is illegal and produces boundedly undefined results. 1111 1111 1111 1111 1111 1111 1111 256 bytes 1111 1111 1111 1111 1111 1111 1110 512 bytes 1111 1111 1111 1111 1111 1111 1100 1 Kbyte 1111 1111 1111 1111 1111 1111 1000 2 Kbytes 1111 1111 1111 1111 1111 1111 0000 4 Kbytes 1111 1111 1111 1111 1111 1110 0000 8 Kbytes 1111 1111 1111 1111 1111 1100 0000 16 Kbytes 1111 1111 1111 1111 1111 1000 0000 32 Kbytes 1111 1111 1111 1111 1111 0000 0000 64 Kbytes 1111 1111 1111 1111 1110 0000 0000 128 Kbytes 1111 1111 1111 1111 1100 0000 0000 256 Kbytes 1111 1111 1111 1111 1000 0000 0000 512 Kbytes 1111 1111 1111 1111 0000 0000 0000 1 Mbyte 1111 1111 1111 1110 0000 0000 0000 2 Mbytes 1111 1111 1111 1100 0000 0000 0000 4 Mbytes 1111 1111 1111 1000 0000 0000 0000 8 Mbytes 1111 1111 1111 0000 0000 0000 0000 16 Mbytes 1111 1111 1110 0000 0000 0000 0000 32 Mbytes 1111 1111 1100 0000 0000 0000 0000 64 Mbytes 1111 1111 1000 0000 0000 0000 0000 128 Mbytes 1111 1111 0000 0000 0000 0000 0000 256 Mbytes 1111 1110 0000 0000 0000 0000 0000 512 Mbytes 1111 1100 0000 0000 0000 0000 0000 1 Gbyte 1111 1000 0000 0000 0000 0000 0000 2 Gbytes 1111 0000 0000 0000 0000 0000 0000 4 Gbytes 1110 0000 0000 0000 0000 0000 0000 8 Gbytes 1100 0000 0000 0000 0000 0000 0000 16 Gbytes 1000 0000 0000 0000 0000 0000 0000 32 Gbytes 0000 0000 0000 0000 0000 0000 0000 64 Gbytes

6.3.1.4 L2 Memory-Mapped SRAM Registers

The registers described in this section, the L2 memory-mapped SRAM base address registers 0–1 (L2SRBAR*n*) and the L2 memory-mapped SRAM base address registers extended address 0–1 (L2SRBAREA*n*), control the memory-mapped SRAM mode functionality. Together, these two pairs of registers define memory blocks that can be mapped into the L2 cache.

Specified SRAM base addresses must be aligned to the size of the SRAM region. If L2CTL[L2SRAM] specifies one memory-mapped SRAM block, its base address must be written to the pair L2SRBAR0 and L2SRBAREA0; if it specifies two memory-mapped SRAM blocks, L2SRBAR0 and L2SRBAREA0 are used for the first SRAM block and L2SRBAR1 and L2SRBAREA1 are used for the second block.

6.3.1.4.1 L2 Memory-Mapped SRAM Base Address Registers 0–1 (L2SRBAR*n*)

The L2 memory-mapped SRAM base address registers (L2SRBAR*n*), shown in Figure 6-12, contain the lower 18 bits of the 22-bit SRAM base address.

Offset 0x2_0100
0x2_0108

Access: Read/Write

	0 … 17	18 … 31
R/W	ADDR	—
Reset	All zeros	

Figure 6-12. L2 Memory-Mapped SRAM Base Address Registers (L2SRBAR*n*)

L2SRBAR bits are described in Table 6-9.

Table 6-9. L2SRBAR*n* Field Descriptions

Bits	Name	Description
0–17	ADDR	Contains the lower 18 bits of the 22-bit L2 memory-mapped SRAM base address; the upper 4 bits are contained in L2SRBAREA*n*[ADDR]. (Note that some of these bits may not be needed, depending on how the L2 cache is partitioned.) The combined base address from L2SRBAREA*n*[ADDR] || L2SRBAR*n*[ADDR] is used as follows: **SRAM Partition** / **Bits Required for SRAM Offset** / **Bits Used for Actual Base Address** 64 Kbytes / 16 / 20 (0–19) 128 Kbytes / 17 / 19 (0–18) 256 Kbytes / 18 / 18 (0–17) Unused bits of the base address are masked off by the hardware
18–31	—	Reserved

When enabled, the windows defined in L2SRBAR*n* and L2SRBAREA*n* supersede all other mappings of these addresses for processor and global (snoopable) I/O transactions. Therefore, SRAM windows must never overlap configuration space as defined by CCSRBAR (see Section 4.3.1.1.2, “Configuration, Control, and Status Base Address Register (CCSRBAR).”) Overlapping SRAM and local access windows is discouraged because processor and snoopable I/O transactions would map to the SRAM while non-snooped I/O transactions would be mapped by the local access windows. Only if all accesses to the SRAM address range are snoopable can results be consistent if SRAM and local access windows overlap.

6.3.1.4.2 L2 Memory-Mapped SRAM Base Address Registers Extended Address 0–1 (L2SRBAREA*n*)

The L2 memory-mapped SRAM base address registers extended address (L2SRBAREA*n*), shown in Figure 6-13, contain the upper 4 bits of the L2 cache SRAM base address.

Offset 0x2_0104
0x2_010C

Access: Read/Write

	0 – 27	28 – 31
R W	—	ADDR
Reset	All zeros	

Figure 6-13. L2 Memory-Mapped SRAM Base Address Registers Extended Address 0–1 (L2SRBAREA*n*)

Table 6-10 describes the fields of L2SRBAREA*n*.

Table 6-10. L2SRBAREA*n* Field Descriptions

Bits	Name	Description
0–27	—	Reserved
28–31	ADDR	Contains the upper 4 bits of the L2 cache SRAM base address. Note that the 18 low-order bits of the base address are contained in L2SRBAR*n*[ADDR].

6.3.1.5 L2 Error Registers

L2 error detection, reporting, and injection allow flexible handling of ECC and parity errors in the L2 data and tag arrays. When the device detects an L2 error, the appropriate bit in the error detect register (L2ERRDET) is set. Error detection is disabled by setting the corresponding bit in the error disable register (L2ERRDIS).

The address and attributes of the first detected error are also saved in the error capture registers (L2ERRADDR, L2ERRATTR, L2CAPTDATAHI, L2CAPTDATALO, and L2CAPTACC). Subsequent errors set error bits in the error detection registers, but information is saved only for the first one. Error reporting (by generating an interrupt) is enabled by setting the corresponding bit in the error interrupt enable register (L2ERRINTEN). Note that the error detect bit is set regardless of the state of the interrupt enable bit. When an error is detected, if error detection is enabled the L2 cache/SRAM always asserts an internal error signal with read data to prevent the L1 caches and architectural registers from being loaded with corrupt data. If error detection is disabled, the detected error bit is not set and no internal signal is asserted.

The L2 error detect register (L2ERRDET) is implemented as a bit-reset type register. Reading from this register occurs normally; however, write operations can clear but not set bits. A bit is cleared whenever the register is written and the data in the corresponding bit location is a 1. For example, to clear bit 6 and not affect any other bits in the register, the value 0x0200_0000 is written to the register.

Note that in SRAM mode, if a non–cache-line read or write transaction is not preceded by a cache-line write, an ECC error occurs; such a non–cache-line write transaction cannot be allocated in the L2.

6.3.1.5.1 Error Injection Registers

The L2 cache includes support for injecting errors into the L2 data, data ECC, or tag. This may be used to test error recovery software by deterministically creating error scenarios.

The preferred method for error injection is to set all data pages to cache-inhibited (MMU TLB entry I = 1) except a scratch page, set L2CTL[L2DO] to prevent allocation of instruction accesses, and invalidate the L2 by setting L2CTL[L2I] = 1. The following code sequence triggers an error, then detects it (A is an address in the scratch page):

```
dcbz A          | allocates the line in the L1 in the modified state
dcbtls_L2 A     | forces the line from the L1 and allocates the line in the L2
lwz A
```

Data or tag errors are injected into the line, according to the error injection settings in L2ERRINJHI, L2ERRINJLO, and L2ERRINJCTL, at allocation. The final load detects and reports the error (if enabled) and allows software to examine the offending data, address, and attributes.

Note that error injection enable bits in L2ERRINJCTL must be cleared by software and the L2 must be invalidated (by setting L2CTL[L2I]) before resuming L2 normal operation. Figure 6-14 shows the L2 error injection mask high register (L2ERRINJHI).

Figure 6-14. L2 Error Injection Mask High Register (L2ERRINJHI)

Table 6-11 describes L2ERRINJHI[EIMASKHI].

Table 6-11. L2ERRINJHI Field Description

Bits	Name	Description
0–31	EIMASKHI	Error injection mask/high word. A set bit corresponding to a data path bit causes that bit on the data path to be inverted on cache/SRAM writes if L2ERRINJCTL[DERRIEN] = 1.

Figure 6-15 shows the L2 error injection mask low register (L2ERRINJLO).

Figure 6-15. L2 Error Injection Mask Low Register (L2ERRINJLO)

Table 6-12 describes L2ERRINJLO[EIMASKLO].

Table 6-12. L2ERRINJLO Field Description

Bits	Name	Description
0–31	EIMASKLO	Error injection mask/low word. A set bit corresponding to a data path bit causes that bit on the data path to be inverted on SRAM writes if L2ERRINJCTL[DERRIEN] = 1.

Figure 6-16 shows the L2 error injection mask control register (L2ERRINJCTL).

Offset 0x2_0E08 Access: Read/Write

	0–14	15	16–21	22	23	24–31
R W	—	TERRIEN	—	ECCMB	DERRIEN	ECCERRIM
Reset			All zeros			

Figure 6-16. L2 Error Injection Mask Control Register (L2ERRINJCTL)

Table 6-13 describes L2ERRINJCTL fields.

Table 6-13. L2ERRINJCTL Field Descriptions

Bits	Name	Description
0–14	—	Reserved
15	TERRIEN	L2 tag array error injection enable 0 No tag errors are injected. 1 All subsequent entries written to the L2 tag array have the parity bit inverted.
16–21	—	Reserved
22	ECCMB	ECC mirror byte enable. 0 ECC byte mirroring is disabled 1 The most significant data path byte is mirrored onto the ECC byte if DERRIEN = 1.
23	DERRIEN	L2 data array error injection enable: 0 No data errors are injected. 1 Subsequent entries written to the L2 data array have data or ECC bits inverted as specified in the data and ECC error injection masks and/or data path byte mirrored onto ECC as specified by ECC mirror byte enable. **Note:** If both ECC mirror byte and data error injection are enabled, ECC mask error injection is performed on the mirrored ECC.
24–31	ECCERRIM	Error injection mask for the ECC bits. A set bit corresponding to an ECC bit causes that bit to be inverted on SRAM writes if DERRIEN = 1.

6.3.1.5.2 Error Control and Capture Registers

The error control and capture registers control detection and reporting of tag parity, ECC and L2 configuration errors. L2 configuration errors are illegal combinations of L2 size and block size and are detected when the L2 is enabled (L2CTL[L2E] = 1). Figure 6-17 shows the L2 error capture data high register (L2CAPTDATAHI).

Figure 6-17. L2 Error Capture Data High Register (L2CAPTDATAHI)

Table 6-14 describes L2CAPTDATAHI[L2DATA].

Table 6-14. L2CAPTDATAHI Field Description

Bits	Name	Description
0–31	L2DATA	L2 data high word

Figure 6-18 shows the L2 error capture data low register (L2CAPTDATALO).

Figure 6-18. L2 Error Capture Data Low Register (L2CAPTDATALO)

Table 6-15 describes L2CAPTDATALO[L2DATA].

Table 6-15. L2CAPTDATALO Field Description

Bits	Name	Description
0–31	L2DATA	L2 data low word

Figure 6-19 shows the L2 error syndrome register (L2CAPTECC).

Figure 6-19. L2 Error Syndrome Register (L2CAPTECC)

Table 6-16 describes L2CAPTECC fields.

Table 6-16. L2CAPTECC Field Descriptions

Bits	Name	Description
0–7	ECCSYND	The calculated ECC syndrome of the failing double word
8–23	—	Reserved
24–31	ECCCHKSUM	The data path ECC of the failing double word

Figure 6-20 shows the L2 error detect register (L2ERRDET).

Offset 0x2_0E40 Access: w1c

	0	1						26	27	28	29	30	31
R	MULL2ERR	—							TPARERR	MBECCERR	SBECCERR	—	L2CFGERR
W	w1c								w1c	w1c	w1c		w1c
Reset	All zeros												

Figure 6-20. L2 Error Detect Register (L2ERRDET)

Table 6-17 describes L2ERRDET fields.

Table 6-17. L2ERRDET Field Descriptions

Bits	Name	Description
0	MULL2ERR	Multiple L2 errors (write 1 to clear) 0 Multiple L2 errors of the same type were not detected 1 Multiple L2 errors of the same type were detected
1–26	—	Reserved
27	TPARERR	Tag parity error (write 1 to clear) 0 Tag parity error was not detected 1 Tag parity error was detected Note that if an L2 cache tag parity error occurs on an attempt to write a new line, the L2 cache must be Flash invalidated. L2 functionality is not guaranteed if Flash invalidation is not performed after a tag parity error.
28	MBECCERR	Multiple-bit ECC error (write 1 to clear) 0 Multiple-bit ECC errors were not detected 1 Multiple-bit ECC errors were detected
29	SBECCERR	Single-bit ECC error (write 1 to clear) 0 Single-bit ECC error was not detected 1 Single-bit ECC error was detected.
30	—	Reserved
31	L2CFGERR	L2 configuration error (write 1 to clear) 0 L2 configuration errors were not detected 1 L2 illegal configuration error detected. Reports inconsistencies between the L2SRAM, L2STASHDIS and L2STASHCTL fields of the L2 control register (L2CTL)

Figure 6-21 shows the L2 error disable register (L2ERRDIS).

Offset 0x2_0E44 Access: Read/Write

	0–26	27	28	29	30	31
R/W	—	TPARDIS	MBECCDIS	SBECCDIS	—	L2CFGDIS
Reset	All zeros					

Figure 6-21. L2 Error Disable Register (L2ERRDIS)

Table 6-18 describes L2ERRDIS fields.

Table 6-18. L2ERRDIS Field Descriptions

Bits	Name	Description
0–26	—	Reserved
27	TPARDIS	Tag parity error disable 0 Tag parity error detection enabled 1 Tag parity error detection disabled
28	MBECCDIS	Multiple-bit ECC error disable. Note that non-correctable read errors may cause the assertion of *core_fault_in*, which causes the core to generate a machine check interrupt, unless it is disabled (by clearing HID1[RFXE]). If RFXE is zero and this error occurs, MBECCDIS must be cleared and L2ERRINTEN[MBECCINTEN] must be set to ensure that an interrupt is generated. 0 Multiple-bit ECC error detection enabled 1 Multiple-bit ECC error detection disabled **Note:** In normal operation, ECC must be enabled.
29	SBECCDIS	Single-bit ECC error disable 0 Single-bit ECC error detection enabled 1 Single-bit ECC error detection disabled **Note:** In normal operation, ECC must be enabled.
30	—	Reserved
31	L2CFGDIS	L2 configuration error disable 0 L2 configuration error detection enabled 1 L2 configuration error detection disabled

Figure 6-22 shows the L2 error interrupt enable register (L2ERRINTEN). When an enabled error condition exists, the L2 signals an interrupt to the core through the internal $\overline{int}$ signal.

Offset 0x2_0E48 Access: Read/Write

	0–26	27	28	29	30	31
R/W	—	TPARINTEN	MBECCINTEN	SBECCINTEN	—	L2CFGINTEN
Reset	All zeros					

Figure 6-22. L2 Error Interrupt Enable Register (L2ERRINTEN)

Table 6-19 describes L2ERRINTEN fields.

Table 6-19. L2ERRINTEN Field Descriptions

Bits	Name	Description
0–26	—	Reserved
27	TPARINTEN	Tag parity error reporting enable 0 Tag parity error reporting disabled 1 Tag parity error reporting enabled
28	MBECCINTEN	Multiple-bit ECC error reporting enable. Note that non-correctable read errors may cause the assertion of *core_fault_in*, which causes the core to generate a machine check interrupt, unless it is disabled (by clearing HID1[RFXE]). If RFXE is zero and this error occurs, L2ERRDIS[MBECCDIS] must be cleared and MBECCINTEN must be set to ensure that an interrupt is generated. 0 Multiple-bit ECC error reporting disabled 1 Multiple-bit ECC error reporting enabled
29	SBECCINTEN	Single-bit ECC error reporting enable 0 Single-bit ECC error reporting disabled 1 Single-bit ECC error reporting enabled
30	—	Reserved
31	L2CFGINTEN	L2 configuration error reporting enable 0 L2 configuration error reporting disabled 1 L2 configuration error reporting enabled

Figure 6-23 shows the L2 error attributes capture register (L2ERRATTR).

Offset 0x2_0E4C — Access: Read/Write

	0 1	2 3	4	5 7	8	9 10 11	15	16 17	18 19	20	30	31
R W	—	DWNUM	—	TRANSSIZ	BURST	—	TRANSSRC	—	TRANSTYPE	—		VALINFO
Reset	All zeros											

Figure 6-23. L2 Error Attributes Capture Register (L2ERRATTR)

Table 6-20 describes L2ERRATTR fields.

Table 6-20. L2ERRATTR Field Descriptions

Bits	Name	Description
0–1	—	Reserved
2–3	DWNUM	Double-word number of the detected error (data ECC errors only)
4	—	Reserved
5–7	TRANSSIZ	Transaction size for detected error Single-beat / Burst 000 8 bytes / Reserved 001 1 byte / 16 bytes 010 2 bytes / 32 bytes 011 3 bytes / Reserved Single-beat / Burst 100 4 bytes / Reserved 101 5 bytes / Reserved 110 6 bytes / Reserved 111 7 bytes / Reserved

Table 6-20. L2ERRATTR Field Descriptions (continued)

Bits	Name	Description
8	BURST	Burst transaction for detected error 0 Single-beat (≤ 64 bits) transaction 1 Burst transaction
9–10	—	Reserved
11–15	TRANSSRC	Transaction source for detected error 00000 External (system logic) 10000 Processor (instruction) 10001 Processor (data)
16–17	—	Reserved
18–19	TRANSTYPE	Transaction type for detected error 00 Snoop (tag/status read) 01 Write 10 Read 11 Read-modify-write
20–30	—	Reserved
31	VALINFO	L2 capture registers valid 0 L2 capture registers contain no valid information or no enabled errors were detected. 1 L2 capture registers contain information of the first detected error which has reporting enabled. Software must clear this bit to unfreeze error capture so error detection hardware can overwrite the capture address/data/attributes for a newly detected error.

Figure 6-24 shows the L2 error address capture register low (L2ERRADDRL).

Figure 6-24. L2 Error Address Capture Register (L2ERRADDRL)

Table 6-21 describes L2ERRADDRL[L2ADDRL].

Table 6-21. L2ERRADDRL Field Description

Bits	Name	Description
0–31	L2ADDRL	L2 address bits 4–35 corresponding to detected error

Figure 6-25 shows the L2 error address capture register high (L2ERRADDRH).

Figure 6-25. L2 Error Address Capture Register (L2ERRADDRH)

Table 6-22 describes L2ERRADDRH[L2ADDRH].

Table 6-22. L2ERRADDRH Field Description

Bits	Name	Description
0–27	—	Reserved
28–31	L2ADDRH	L2 address bits 0–3 corresponding to detected error

Figure 6-26 shows the L2 error control register (L2ERRCTL).

Figure 6-26. L2 Error Control Register (L2ERRCTL)

Table 6-23 describes L2ERRCTL fields.

Table 6-23. L2ERRCTL Field Descriptions

Bits	Name	Description
0–7	—	Reserved
8–15	L2CTHRESH	L2 cache threshold Threshold value for the number of ECC single-bit errors that are detected before reporting an error condition.
16–23	—	Reserved
24–31	L2CCOUNT	L2 count Counts ECC single-bit errors detected. If L2CCOUNT equals the ECC single-bit error trigger threshold, an error is reported if single-bit error reporting is enabled.

6.4 External Writes to the L2 Cache (Cache Stashing)

Data from an I/O master can be allocated into the L2 cache while simultaneously being written to memory. External (stashed) writes can be performed from any I/O master, such as the following:

- Ethernet
- PCI/PCI-Express
- DMA

Stashing is controlled either by an attribute from the initiator of a write or by address range registers in the L2 cache. New cache lines are allocated for full–cache-line writes (unless the line is already resident in the cache). Sub-cache-line write data is stashed only if the line is already valid in the cache. For these sub–cache-line writes, a read-modify-write process is used to merge the write data with the valid data already in the cache.

For information on how to initiate cache stashing from an I/O master, see the respective chapters for the I/O masters that support stashing.

For address range based control of stashing, the L2 cache external write address registers 0–3 (L2CEWAR*n*) and the L2 cache external write address registers extended address 0–3 (L2CEWAREA*n*) are used with the L2 cache external write control registers 0–3 (L2CEWCR*n*) to control the cache stashing functionality. Each register set (for example L2CEWAR0, L2CEWAREA0, and L2CEWCR0) specifies a programmed memory range that can be allocated and optionally locked with a global write transaction. The address register must be naturally aligned to the window size in the corresponding control register. For more information, see Section 6.3.1.3, “L2 Cache External Write Registers.”

Note that stashing can occur regardless of whether the L1 cache is enabled or whether the cache-inhibited bit in the MMU is set for the page.

6.4.1 Stash-Only Cache Regions

In order to prevent stashed I/O data from polluting processor data in the L2 cache (and vice versa), it is possible to create stash-only regions. This is controlled by the L2STASHCTL field of L2CTL. See Section 6.3.1.1, “L2 Control Register (L2CTL).”

If a stash-only region is created, then that region of the cache is only used for stashed I/O data, and stashed I/O data does not cause the eviction of processor data; they are kept in separate ways of each set. The processor may allocate data into the ways of the cache that are not allocated to SRAM or stash-only memory. Replacement within the stash-only region and the processor region is governed by a pseudo-LRU algorithm modified by masks that allow only applicable ways of a cache set to be considered for replacement.

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

6.5 L2 Cache Timing

Table 6-24 shows the timing of back-to-back loads that miss in the L1 data cache and hit in the L2 cache, assuming the core is running at 2 1/2 times the L2 cache frequency. The L2 returns the 128 bits containing the requested data (critical quad word) first. This data is forwarded to the result register before the full cache line reloads the L1.

Table 6-24. Fastest Read Timing—Hit in L2

Core Clocks	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26
e500 core load 1	to D-cache	D-cache miss	to CIU	CIU Q												to CIU	LSU DLFB	LSU reads command	LSU reads out data	Result bus						
e500 core load 2		to D-cache	D-cache miss	to CIU	CIU Q																to CIU	LSU DLFB	LSU reads command	LSU reads out data	Result bus	
CCB clocks	<1	2			3			4		5			6		7			8		9			10		11<	
CCB addr bus load 1		BG[1]			TS[2]					AACK[3]			HIT DATA-COMING													
CCB addr bus load 2								BG		TS					AACK			HIT DATA-COMING								
CCB data bus load 1															DATA			DATA								
CCB data bus load 2																				DATA			DATA			

[1] BG—Bus grant
[2] TS—Transfer start
[3] AACK—Address acknowledge

6.6 L2 Cache and SRAM Coherency

This section explains the rules of cache and memory-mapped SRAM coherency. The term ‘snoop transaction’ refers to transactions initiated by the system logic or by I/O traffic, as opposed to e500 core-initiated transactions.

6.6.1 L2 Cache Coherency Rules

L2 cache coherency rules are as follows:

- The L2 is non-inclusive of the L1—valid L1 lines may be valid or invalid in the L2.
- The L2 cache holds no modified data. Data is in one of four states—invalid, exclusive, exclusive locked, and stale.
- The L2 allocates entries for data cast out or pushed (non-global, non-write-through write with kill) from the L1 caches.
- Lines for e500 core-initiated burst read transactions are allocated as exclusive in the L2.
- The L2 supports I/O devices reading data from valid lines in the L2 cache (data intervention) if L2CTL[L2INTDIS] = 0. An optional unlock attribute causes I/O reads to clear a lock when the read is performed.
- The L2 cache does not respond to cache-inhibited read transactions.
- e500 core-initiated, cache-inhibited store transactions invalidate the line when they hit on a valid L2 line. If the line is locked, it goes to the stale state. For other write transactions the cache-inhibited bit is ignored.
- Non-burst cacheable write transactions from the e500 core (generated by write-through cacheable stores) update a valid L2 cache line through a read-modify-write operation.
- e500 core cast out transactions that hit on a stale line in the L2 cache cause a data update of the line and a change to the valid locked state for that line.
- An e500 core-initiated, cacheable, non-write-through store that misses in the L1 and hits on a line in the L2 invalidates that line in the L2. If the line is marked exclusive locked, the L2 marks the line as stale.
- Transactions that hit a stale L2 cache line that would cause an allocate if they miss cause a data update of the line (when data arrives from memory) and a change to the line's valid locked state. Data is not supplied by the L2 cache for the read in this case.
- The following transactions kill the data and the respective locks when they hit a valid L2 line:
  - **dcbf**
  - **dcbi**
- The L2 cache supports mixed cache external writes and core-initiated writes to the same addresses if the core-initiated writes are marked coherency-required, caching allowed, not write-through (WIMG = 001x) and the external writes are marked coherency-required, caching-allowed.
- The L2 cache supports writes to the L2 cache from peripheral devices or from I/O controllers through snoop write transactions with addresses that hit in a programmed memory range. Full cache line (32-byte) write transactions update the data for a valid line in the L2 and if the line is not valid in the L2, a line is allocated. Sub-cache line write transactions update the data only for valid L2 cache lines through read-modify-write operations.
- The L2 cache supports burst writes that lock an L2 cache line from peripheral devices or from I/O controllers through write transactions with addresses that hit in a programmed memory range that has the lock attribute set.

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

- The L2 cache supports burst writes that allocate and/or lock an L2 cache line from peripheral devices or I/O controllers through a write allocate transaction. See the system logic programming model (for example, that of the DMA controller) for details on how to set the transaction type for cache external writes to the L2.

6.6.2 Memory-Mapped SRAM Coherency Rules

Memory-mapped SRAM coherency rules are as follows:

- External (non–core-initiated) accesses to memory-mapped SRAM must be marked coherency-required. External accesses to memory-mapped SRAM marked coherency-not-required may cause an address unavailable error.
- Accesses to memory-mapped SRAM are cacheable only in the corresponding e500 L1 caches. External accesses must be marked cache-inhibited or be performed with non-caching transactions.

6.7 L2 Cache Locking

The caches can be locked and cleared using the following methods:

- Cache locking methods
  - Individual line locks are set and cleared using instructions defined by the e500 cache locking APU, which is part of the Freescale Embedded Implementation Standards (EIS). These instructions include Data Cache Block Touch and Lock Set (**dcbtls**), Data Cache Block Touch for Store and Lock Set (**dcbtstls**), and Instruction Cache Block Touch and Lock Set (**icbtls**). For detailed information about these instructions, see the *PowerPC e500 Core Reference Manual*.
  - A lock attribute can be attached to write operations.
  - Individual line locks are set and cleared through core-initiated instructions, by external reads or writes, or by accesses to programmed memory ranges defined in L2 cache external write address registers (L2CEWAR*n*).
  - The entire cache can be locked by setting configuration registers appropriately
- Methods for clearing locks
  - Individual locks can be cleared by cache locking APU instructions (Instruction Cache Block Lock Clear (**icblc**) and Data Cache Block Lock Clear (**dcblc**)) or by snooped flush unless the entire cache is locked.
  - Flash clearing of all instruction and/or data locks can be done by writes to configuration registers.
  - An unlock attribute can be attached to I/O read operations.

6.7.1 Locking the Entire L2 Cache

The entire L2 cache can be locked by setting L2CTL[L2DO] = 1 and L2CTL[L2IO] = 1. This has the effect of preventing any further allocation of new lines in the cache by core requests. If there are lines in the cache that are not valid, they cannot be used by core requests until the cache is unlocked. While the cache is locked, read requests are serviced as normal, and snooping continues as normal to maintain

coherency. Lines invalidated to satisfy coherency requirements cannot be reallocated by core requests while the cache remains locked. The L2 cache can be unlocked by clearing L2CTL[L2IO] and/or L2CTL[L2DO]. Note that L2CTL[L2DO] and L2CTL[L2IO] have no effect on cache external write allocations or memory-mapped SRAM.

Note that this form of cache locking does not use the lock bits of the cache and cannot be cleared by resetting the cache or lock bits.

6.7.2 Locking Programmed Memory Ranges

A programmed memory range can be locked with a snoop write transaction that matches a cache external write address range (specified by L2CEWAR*n*/L2CEWAREA*n* and L2CEWCR*n*). There are no clearing of locks through the programmed address ranges. Locks can be cleared using clear lock instructions, flushes, read-and-clear-lock snoop (RWNITC with clear lock attribute), or flash clear locks.

6.7.3 Locking Selected Lines

Individual lines are locked when the L2 receives one of the following burst transactions:

- **icbtls** (CT = 1)—Instruction Cache Block Touch and Lock Set instruction
- **dcbtls** (CT = 1)—Data Cache Block Touch and Lock Set instruction
- **dcbtstls** (CT = 1)—Data Cache Block Touch for Store and Lock Set instruction
- Snoop burst write—If the address hits on a programmed cache external write space with the lock attribute set, or if the write allocate transaction type is used
- Snoop non-burst write—If the address hits on a programmed cache external write space with the lock attribute set

Note that the core complex broadcasts these instructions to the L2 if the CT field in the instruction specifies the L2 cache (CT = 1). When the L2 cache is specified, data is not placed in the L1, only the L2. If the L1 cache is specified (CT = 0), the L2 does not lock the line, and the data is placed in the L1 (and locked).

When the touch lock set L2 instruction (**dcbtls** or **dcbtstls**) hits are modified in the L1 cache, the modified data is allocated into the L2 cache (and written back to main memory) and a data lock is set. The L1 line state transitions to invalid.

Note that if the L2 receives a request to allocate and lock a line, but all lines in the selected way are locked, the requested L2 line is not allocated and the L2 cache lock overflow bit (L2CTL[L2LO]) is set.

Lines invalidated to satisfy coherency requirements cannot be reallocated while the cache remains locked.

6.7.4 Clearing Locks on Selected Lines

Individual locks in the L2 are cleared by a lock clear (**icblc** or **dcblc,** CT = 1) instruction. This directs the L2 cache to clear a lock on that line if it hits in the L2 cache. Both data and instruction locks are cleared by the **icblc** and **dcblc** instructions.

Note that the lock on a line is cleared if the line is invalidated by a snooped Flush transaction, and the line in the cache is available for allocation of a new line of instruction or data unless the entire cache is locked.

6.7.5 Flash Clearing of Instruction and Data Locks

Locks for instructions and data are recorded separately in the L2 cache, and they can be flash cleared separately by writing the appropriate value to the L2 cache control register (L2CTL[L2LFR] and L2CTL[L2LFRID]). Flash invalidating of the L2 (setting L2CTL[L2I]) clears all locks on both instructions and data.

Note that flash clearing is the only way to clear data locks without clearing instruction locks, or to clear instruction locks without clearing data locks. All instructions and snoop transactions that clear locks clear both data and instruction locks.

6.7.6 Locks with Stale Data

If data is locked in the L2 and either the e500 core performs a cacheable copyback store or a **dcbtst** misses in the L1, the L2 invalidates the line; however, the L2 clears the valid bit for the data, the lock remains, and the line cannot be victimized. If the e500 core casts out modified data or pushes it in response to a non-flush snoop, the L2 updates the data and sets the valid bit again, maintaining the lock and keeping the data in the cache hierarchy.

6.8 PLRU L2 Replacement Policy

Line replacement is determined using a pseudo least-recently-used (PLRU) algorithm. There is a valid bit (V0–V7) for each line. To determine the replacement victim (the line to be cast out), there are seven PLRU bits (P0–P6) for each set. PLRU bits are updated every time a new line is allocated and every time an existing line is read by the processor, updated by a write, or invalidated.

Figure 6-27 shows the binary decision tree used to generate the victim line. The eight ways of the L2 cache are labeled W0–W7; the seven PLRU bits are labeled P0–P6.

	W0	W1	W2	W3	W4	W5	W6	W7
P0	0	0	0	0	1	1	1	1
P1	0	0	1	1	x	x	x	x
P2	x	x	x	x	0	0	1	1
P3	0	1	x	x	x	x	x	x
P4	x	x	0	1	x	x	x	x
P5	x	x	x	x	0	1	x	x
P6	x	x	x	x	x	x	0	1

Figure 6-27. L2 Cache Line Replacement Algorithm

6.8.1 PLRU Bit Update Considerations

PLRU bit updates depend on which cache way was last accessed, as summarized in Table 6-25.

Table 6-25. PLRU Bit Update Algorithm

Last Way Accessed	PLRU Bits						
	P0	P1	P2	P3	P4	P5	P6
0	1	1	—	1	—	—	—
1	1	1	—	0	—	—	—
2	1	0	—	—	1	—	—
3	1	0	—	—	0	—	—
4	0	—	1	—	—	1	—
5	0	—	1	—	—	0	—
6	0	—	0	—	—	—	1
7	0	—	0	—	—	—	0

When an L2 line is invalidated, the PLRU bits are updated, marking the corresponding way as least-recently used. This causes the invalidated way to be selected as the next victim.

6.8.2 Allocation of Lines

The general PLRU algorithm described above must be modified to take into account special features of the L2 cache; namely SRAM regions, line locking, and stash-only regions. Each of these features reserves ways within each cache set such that some ways are not eligible for allocation/victimization by the general LRU algorithm.

To preserve the state of the ways that are set aside for other special functions, the PLRU pointers are modified by a mask that is a function of the L2 configuration registers, the lock bits in the cache status array, and initiator of the transaction. The mask effectively points the PLRU algorithm away from ways that are not to be considered for replacement.

L2 cache lines are locked through the status array lock bits. There are two lock bits for each way of each set (1024 sets by eight ways). These bits are set or cleared through special L2 controller commands.There are two sets of lock bits, one for instructions (I0–I7) and one for data (D0–D7) for every line. The lock bits act as a mask over the PLRU bits to determine victim selection. The PLRU bits are updated regardless of line locking.

Lock bits are used at allocate time to steer the PLRU algorithm away from selecting locked victims. In the following discussion, the eight lock bits for a particular set are called L0–L7.

```
Where Lock Way i: Li = Di | Ii, i=0…7 (Di = data lock, Ii = instruction lock)
```

An effective value of each PLRU bit is calculated as follows:

```
P0_eff = f(P0,L0,L1,L2,L3,L4,L5,L6,L7) = (L0 & L1 & L2 & L3) | (P0 & ~(L4 & L5 & L6 & L7))
P1_eff = f(P1,L0,L1,L2,L3) = (L0 & L1) | (P1 & ~(L2 & L3))
P2_eff = f(P2,L4,L5,L6,L7) = (L4 & L5) | (P2 & ~(L6 & L7))
```


Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

```
P3_eff = f(P3,L0,L1) = L0 | (P3 & ~L1)
P4_eff = f(P4,L2,L3) = L2 | (P4 & ~L3)
P5_eff = f(P5,L4,L5) = L4 | (P5 & ~L5)
P6_eff = f(P6,L6,L7) = L6 | (P6 & ~L7)
```

These effective PLRU bits are used to select a victim, as indicated in Table 6-26.

Table 6-26. PLRU-Based Victim Selection Mechanism

Way Selected	Effective PLRU State (Binary)	Reduced Logic Equation (using effective PLRU bits)
W0	00x0xxx	~P0 & ~P1 & ~P3
W1	00x1xxx	~P0 & ~P1 & P3
W2	01xx0xx	~P0 & P1 & ~P4
W3	01xx1xx	~P0 & P1 & P4
W4	1x0xx0x	P0 & ~P2 & ~P5
W5	1x0xx1x	P0 & ~P2 & P5
W6	1x1xxx0	P0 & P2 & ~P6
W7	1x1xxx1	P0 & P2 & P6

6.9 L2 Cache Operation

This section describes the behavior of the L1 and L2 cache in response to various operations and configurations.

6.9.1 Initialization

This section describes L2 cache initialization and memory-mapped SRAM initialization.

6.9.1.1 L2 Cache Initialization

After power-on reset the valid bits in the L2 cache status array are in random states. Therefore, it is necessary to perform a flash invalidate before using the array as an L2 cache. This is done by writing a one to the L2I field of the L2 control register (L2CTL). This can be done before or simultaneously with the write that enables the L2 cache. That is, the L2E and L2I bits of L2CTL can be set simultaneously. The L2I bit clears automatically, so no further writes are necessary.

6.9.1.2 Memory-Mapped SRAM Initialization

After power-on reset the contents of the data and ECC arrays are random, so all SRAM data must be initialized before it is read. If the cache is initialized by the processor or any other device that uses sub-cache-line transactions, ECC error checking should be disabled during the initialization process to avoid false ECC errors generated during the read-modify-write process used for sub-cache-line writes to the SRAM array. This is done by setting the multi- and single-bit ECC error disable bits of the L2 error disable register (L2ERRDIS[MBECCDIS, SBECCDIS]). See Section 6.3.1.5.2, “Error Control and

Capture Registers." If the array is initialized by a DMA engine using cache-line writes, ECC checking can remain enabled during the initialization process.

6.9.2 Flash Invalidation of the L2 Cache

The L2 cache may be completely invalidated by setting the L2I bit of the L2 control register (L2CTL). Note that no data is lost in this process because the L2 cache is a write-through cache and contains no modified data. Flash invalidation of the cache is necessary when the cache is initially enabled and may be necessary to recover from some error conditions such as a tag parity error.

The invalidation process requires several cycles to complete. The L2I bit remains set during this procedure and is then cleared automatically when the procedure is complete. The L2 cache controller issues retries for all transactions on the e500 core complex bus while the flash invalidation process is in progress.

Note that the contents of memory-mapped SRAM regions of the data array are unaffected by a flash invalidation of the L2 cache regions of the array.

6.9.3 Managing Errors

This section describes ECC and tag parity errors.

6.9.3.1 ECC Errors

An individual soft error that causes a single- or multi-bit ECC error can be cleared from the L2 array simply by performing a **dcbf** instruction on the address captured in the L2ERRADDR register. This invalidates the line in the L2 cache. When the load that caused the ECC error is performed again, the data is reallocated into the L2 with ECC bits set properly again.

If the threshold for single bit errors set in the L2ERRCTL register is exceeded, then the L2 cache should be flash invalidated to clear out all single-bit errors.

Note that no data is lost by **dcbf**s or flash invalidates, since the L2 cache is write-through and contains no modified data.

6.9.3.2 Tag Parity Errors

A tag parity error must be fixed by flash invalidating the L2 cache. Note that a **dcbf** operation to the address that caused the error to be reported is not sufficient since a tag parity error is seen as an L2 miss and does not cause invalidation of the bad tag. Proper L2 operation cannot be guaranteed if an L2 tag parity error is not repaired by a flash invalidation of the entire cache.

6.9.4 L2 Cache States

The L2 status array uses four bits for each line to determine the status of the line. Different combinations of these bits result in different L2 states. The status bits are as follows:

- Valid (V)
- Instruction locked (IL)

- Data locked (DL)
- Stale (T)

Table 6-27 shows L2 cache states. Note that these conventions are also used in Table 6-28.

Table 6-27. L2 Cache States

V	T	IL	DL	L2 states
0	x	x	x	Invalid (I)
1	0	0	0	Exclusive (E)
1	0	0	1	Exclusive data locked (EDL)
1	0	1	0	Exclusive instruction locked (EIL)
1	0	1	1	Exclusive instruction and data locked (EL)
1	1	0	0	Stale (data invalid, locks invalid) (T)
1	1	0	1	Stale (data invalid, dlock valid) (TDL)
1	1	1	0	Stale (data invalid, ilock valid) (TIL)
1	1	1	1	Stale (data invalid, locks valid) (TL)

6.9.5 L2 State Transitions

Table 6-28 lists state transitions for all e500 core-initiated transactions that change the L2 cache state. Core-initiated transactions caused when the core executes **msync**, **mbar**, **tlbivax**, or **tlbsync** do not change the L2 cache state. The table does not list initial L1 states for transactions that hit in the L1 (iL1 or dL1) and are not sent to the L2.

In the table, the heading ‘L2 hit’ indicates that the L2 provides (on a read) or captures (on a write) data for an existing line. Some entries list two final L1 states. L2 touch instructions never allocate into iL1 or dL1.

Note that if the L2 SRAM is disabled, the L2 initial and final states are always invalid and the L2 never hits. Similarly, if the L2 SRAM is in full memory-mapped SRAM mode, the L2 initial and final states are always invalid and the L2 never hits for addresses not in the memory-mapped SRAM address range. The L2 always hits for addresses in the enabled memory-mapped SRAM address ranges.

Table 6-28. State Transitions Due to Core-Initiated Transactions

Source of Transaction	Initial States		L2 Hit	Final States		Comments
	L1	L2		L1	L2	
Cacheable instruction fetch icbtls_L1	iL1 I	I/T	No	I/V	Same	L2CTL[L2DO] = 1. L2 touch instructions not allocated in L1
		I	No	I/V	E	L2CTL[L2DO] = 0
icbt_L2	dL1 I,E	E/EL	Yes	I/V	Same	—
		T	No	I/V	EL	L2CTL[L2DO] = 0. Restore locked line in L2 with valid data from bus

Table 6-28. State Transitions Due to Core-Initiated Transactions (continued)

Source of Transaction	Initial States		L2 Hit	Final States		Comments
	L1	L2		L1	L2	
icbtls_L2	dL1 I,E	I/T	No	I	Same	L2CTL[L2DO] = 1
		E	Yes	I	I	L2CTL[L2DO] = 1
		EL	Yes	I	T	L2CTL[L2DO] = 1
		I	No	I	EL	L2CTL[L2DO] = 0
		E	Yes	I	EL	L2CTL[L2DO] = 0
		EL	Yes	I	Same	L2CTL[L2DO] = 0
		T	No	I	EL	L2CTL[L2DO] = 0. Restore locked line in L2 with valid data from bus
Cache-inhibited instruction fetch	N/A	N/A	No	N/A	N/A	No L1/L2 effect
Cacheable load (4-state) Cacheable **lwarx** (4-state) dcbt_L1 (4-state) dcbtls_L1 (4-state)	dL1 I	I/T	No	E	Same	L2CTL[L2IO] = 1
		E	Yes	E	I	L2CTL[L2IO] = 1
		EL	Yes	E	T	L2CTL[L2IO] = 1
		I	No	E	E	L2CTL[L2IO] = 0
		E/EL	Yes	E	Same	L2CTL[L2IO] = 0
		T	No	EL	EL	L2CTL[L2IO] = 0. Restore locked line in L2 with valid data from bus
Cache-inhibited load	N/A	N/A	No	N/A	N/A	No L1/L2 effect
Cache-inhibited **lwarx**	N/A	N/A	No	N/A	N/A	No L2 effect
Writeback Store	dL1 I	I/T	No	M	Same	L2 allocates when a line is cast out of L1.
		E	Yes	M	I	—
		EL	Yes	M	T	—
Writeback **stwcx**	dL1 I	I/T	No	M	Same	—
		E	Yes	M	I	—
		EL	Yes	M	T	—
Cacheable load (3-state) Cacheable **lwarx** (3-state) dcbt_L1 (3-state) dcbtls_L1 (3-state)	dL1 I	I	No	E/I	Same	L2CTL[L2IO] = 1
		T	No	E/I	Same	L2CTL[L2IO] = 1
		E	Yes	E/I	I	L2CTL[L2IO] = 1
		EL	Yes	E/I	T	L2CTL[L2IO] = 1
		I	No	E/I	E	L2CTL[L2IO] = 0
dcbt_L2 dcbtst_L2	dL1 I,E	E/EL	Yes	E/I	Same	L2CTL[L2IO] = 0
		T	No	E/I	EL	L2CTL[L2IO] = 0. Restore locked line with valid data from bus
dcbtst_L1 dcbtstls_L1	dL1 I	I/T	No	E	Same	—
		E	Yes	E	I	—
		EL	Yes	E	T	—

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Table 6-28. State Transitions Due to Core-Initiated Transactions (continued)

Source of Transaction	Initial States		L2 Hit	Final States		Comments
	L1	L2		L1	L2	
dcbtls_L2 dcbtstls_L2	dL1 I,E	I	No	I	Same	L2CTL[L2IO] = 1
		T	No	I	Same	L2CTL[L2IO] = 1
		E	Yes	I	I	L2CTL[L2IO] = 1
		EL	Yes	I	T	L2CTL[L2IO] = 1
		I	No	I	EL	L2CTL[L2IO] = 0
		E/EL	Yes	I	EL	L2CTL[L2IO] = 0
		T	No	I	EL	L2CTL[L2IO] = 0. Restore locked line with valid data from bus
Write-through store	dL1 I,E,M	I/T	No	same	I	—
		E/EL	Yes	same	Same	Read-modify-write
Cache-inhibited store	N/A	I/E	No	N/A	I	Invalidate line
		EL/T	No	N/A	T	Invalidate data, keep lock
Cache-inhibited **stwcx**	N/A	I/E	No	N/A	I	Invalidate line
		EL/T	No	N/A	T	Invalidate data, keep lock
dcblc_L2 icblc_L2	dL1 I,E,M	I/E	No	same	Same	—
		EL	No	same	E	—
		T	No	same	I	—
Victim castout dcbt_L2 icbt_L2 dcbtst_L2	dL1 M	I/T	No	I	Same	L2CTL[L2IO] = 1. If software sharing cache lines between instructions and data wishes to capture instruction lines in L2 with L2CTL[L2IO] = 1, it must perform **dcbst** to flush the line out of the dL1 before fetching it into L2.
		I	No	I	E	L2CTL[L2IO] = 0
		E/EL	No	I	I/T	L2CTL[L2IO] = 1.
			Yes	I	Same	L2CTL[L2IO] = 0.
		T	Yes	I	EL	L2CTL[L2IO = 0.
dcbtls_L2 icbtls_L2 dcbtstls_L2	dL1 M	I	No	I	EL	An icbtls_L2 that hits modified in L1 cannot be distinguished from dcbtls_L2 and sets the L2 dlock bit. If software shares cache lines between instructions and data and wishes to set locks in L2, it must perform **dcbst** to flush the line out of the dL1 before locking it in L2.
		E/EL/T	Yes	I	EL	—
Snoop push	dL1 M	I/E	No	I/E	I	—
		EL/T	No	I/E	T	Invalidate data, keep lock
dcbf **dcbst**	dL1 M	I/E/EL	No	I	I	—
dcbz **dcba**	dL1 I	I/E	No	M	I	—
		EL	No	M	T	—

Table 6-28. State Transitions Due to Core-Initiated Transactions (continued)

Source of Transaction	Initial States		L2 Hit	Final States		Comments
	L1	L2		L1	L2	
dcbi	dL1 I,E,M	I/ E/EL/T	No	I	I	—
dcbf **dcbst**	dL1 I,E	I/ E/EL/T	No	I	I	—
icbi	iL1 I,V	I/ E/EL/T	No	I	I	—

Table 6-29 lists L2 cache state transitions for all system-initiated (non-core) transactions that change the L2. The transaction types and attributes listed follow MPX bus nomenclature, with the addition of write allocate (burst write with L2 cache allocation). Table 6-29 accounts for changes caused by L1 snoop pushes triggered by snoops, listed in Table 6-28.

Table 6-29. State Transitions Due to System-Initiated Transactions

Transaction Type	$\overline{wt}$	$\overline{ci}$	$\overline{gbl}$	Initial L2 State	Final L2 State	Comments
Clean IKill	x	x	0	I/E/EL/T	Same	—
Flush	x	x	0	I/E/EL/T	I	—
Write allocate	x	1	0	I/E/EL/T	EL	Allocate and lock regardless of cache external write (CEW) window
	x	1	0	I/E	E	Allocate regardless of CEW window
				EL/T	EL	—
	x	0	0	I/E	I	No allocate if cache-inhibited
				EL/T	T	Invalidate data, keep lock
WWK 32-byte WWF 32-byte WWF atomic	x	1	0	I/E/EL/T	I	Miss in cache external write windows
				I	E/EL	Hit in cache external write window
				EL	Same	Hit in cache external write window
				E	E/EL	Hit in cache external write window
				T	EL	Hit in cache external write window
	x	0	0	I/E	I	Invalidate line
				EL/T	T	Invalidate data, keep lock
< 32-byte WWF < 32-byte WWF atomic	x	1	0	I/E	I	Miss in cache external write windows
				EL/T	T	Miss in cache external write windows.
				I/T	Same	Hit in CEW window but need burst data
				EL	Same	Hit in cache external write window
				E	E/EL	Hit in cache external write window. Set lock if CEW lock attribute set.
	x	0	0	I/E	I	Invalidate line
				EL/T	T	Invalidate data, keep lock

Table 6-29. State Transitions Due to System-Initiated Transactions (continued)

Transaction Type	$\overline{wt}$	$\overline{ci}$	$\overline{gbl}$	Initial L2 State	Final L2 State	Comments
Read Read atomic	1	1	0	I/T	Same	—
				E	Same	—
				EL	Same	—
	x	0	0	N/A	N/A	No L1/L2 effect
RWNITC	1	1	0	I/T	Same	—
				E	Same	—
				EL	Same	—
	0	1	0	I	Same	Read-and-clear-lock
				EL	E	—
				T	I	—
	x	0	0	N/A	N/A	No L1/L2 effect
Kill RWITM RWITM atomic RClaim	x	1	0	I/E	I	—
				EL/T	T	Invalidate data, keep lock
	x	0	0	I/E/EL/T	Same	—

6.9.6 Error Checking and Correcting (ECC)

The L2 cache supports error checking and correcting (ECC) for the data path between the core master and system memory. It detects all double-bit errors, detects all multi-bit errors within a nibble, and corrects all single-bit errors. Other errors may be detected, but are not guaranteed to be corrected or detected. Multiple-bit errors are always reported when error reporting is enabled. When a single-bit error occurs, the single-bit error counter register is incremented, and its value compared to the single-bit error trigger register. An error is reported when these values are equal. The single-bit error registers can be programmed such that minor memory faults are corrected and ignored, but double- or multi-bit errors generate an interrupt.

The syndrome encodings for the ECC code are shown in Table 6-30 and Table 6-31.

Table 6-30. L2 Cache ECC Syndrome Encoding

Data Bit	Syndrome Bit								Data Bit	Syndrome Bit							
	0	1	2	3	4	5	6	7		0	1	2	3	4	5	6	7
0	•	•						•	32			•	•				•
1	•		•					•	33			•		•			•
2	•			•				•	34	•		•		•			
3	•				•			•	35		•	•		•			
4	•	•				•			36			•	•		•		
5	•		•			•			37			•		•	•		
6	•			•		•			38	•		•		•	•		•
7	•				•	•			39		•	•		•	•		•
8	•	•					•		40			•	•			•	

Table 6-30. L2 Cache ECC Syndrome Encoding (continued)

Data Bit	Syndrome Bit									Data Bit	Syndrome Bit							
	0	1	2	3	4	5	6	7			0	1	2	3	4	5	6	7
9	•		•				•			41			•		•		•	
10	•			•			•			42	•		•		•		•	•
11	•				•		•			43		•	•		•		•	•
12	•	•				•	•	•		44			•	•		•	•	•
13	•		•			•	•	•		45			•		•	•	•	•
14	•			•		•	•	•		46	•		•		•	•	•	
15	•				•	•	•	•		47		•	•		•	•	•	
16		•	•					•		48		•				•	•	
17		•		•				•		49			•			•	•	
18		•			•			•		50				•		•	•	
19	•	•			•					51	•					•	•	
20		•	•			•				52		•				•		•
21		•		•		•				53			•			•		•
22		•			•	•				54				•		•		•
23	•	•			•	•		•		55	•					•		•
24		•	•				•			56		•					•	•
25		•		•			•			57			•				•	•
26		•			•		•			58				•			•	•
27	•	•			•		•	•		59	•						•	•
28		•	•			•	•	•		60				•	•		•	
29		•		•		•	•	•		61	•			•	•		•	•
30		•			•	•	•	•		62		•		•	•		•	•
31	•	•			•	•	•			63			•	•	•		•	•

Table 6-31. L2 Cache ECC Syndrome Encoding (Check Bits)

Check Bit	Syndrome Bit							
	0	1	2	3	4	5	6	7
0	•							
1		•						
2			•					
3				•				
4					•			
5						•		
6							•	
7								•

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Part III
Memory, Security, and I/O Interfaces

This part defines the memory, security, and I/O interfaces of the P1021 and how these blocks interact with one another and with other blocks on the device. The following chapters are included:

- Chapter 7, "e500 Coherency Module," defines the e500 coherency module and how it facilitates communication between the e500v2 core complex, the L2 cache, and the other blocks that comprise the coherent memory domain of the P1021. The ECM provides a mechanism for I/O-initiated transactions to snoop the core complex bus (CCB) of the e500v2 core in order to maintain coherency across cacheable local memory. It also provides a flexible, easily expandable switch-type structure for e500v2- and I/O-initiated transactions to be routed (dispatched) to target modules on the device.
- Chapter 8, "DDR Memory Controller," describes the DDR2/DDR3 SDRAM memory controller. This fully programmable controller supports most DDR2/DDR3 memories available today, including both buffered and unbuffered devices. Built-in error checking and correction (ECC) ensures very low bit-error rates for reliable high-frequency operation. Dynamic power management and auto-precharge modes simplify memory system design, while ECC error injection supports rapid system debug.
- Chapter 9, "Programmable Interrupt Controller (PIC)," describes the embedded programmable interrupt controller (PIC). The PIC is an OpenPIC-compliant interrupt controller that provides interrupt management and is responsible for receiving hardware-generated interrupts from different sources (both internal and external), prioritizing them and delivering them to the CPU for servicing.
- Chapter 10, "I^2C Interfaces,"describes the inter-IC (I^2C) bus controllers. These synchronous, serial, bidirectional, multi-master buses allow two-wire connection of devices such as microcontrollers, EEPROMs, real-time clock devices, A/D converters, and LCDs. The P1021 powers up in boot sequencer mode, allowing the I^2C1 controller to initialize configuration registers.
- Chapter 11, "DUART," describes the (dual) universal asynchronous receiver/transmitters (UARTs), which feature a PC16552D-compatible programming model. These independent UARTs are provided specifically to support system debugging.
- Chapter 12, "Enhanced Local Bus Controller," describes the local bus controller of the P1021. The main component of the local bus controller (LBC) is its memory controller, which provides a seamless interface to many types of memory devices and peripherals. The memory controller is responsible for controlling eight memory banks shared by a NAND flash control machine (FCM), a general-purpose chip-select machine (GPCM), and up to three user-programmable machines (UPMs). As such, it supports a minimal glue logic interface to SRAM, EPROM, Flash EPROM, burstable RAM, regular DRAM devices, extended data output DRAM devices, and other peripherals.

- Chapter 13, “DMA Controller,” describes the four-channel general-purpose DMA controller of the P1021. The DMA controller transfers blocks of data independent of the e500v2 core or external hosts. Data movement occurs among the local address space. The DMA controller has four high-speed channels. Both the e500 core and external masters can initiate a DMA transfer. All channels are capable of complex data movement and advanced transaction chaining.
- Chapter 14, “Enhanced Three-Speed Ethernet Controllers,” describes the three enhanced three-speed Ethernet controllers (eTSECs) of the P1021. These controllers provide 10/100 Mbps and 1Gbps Ethernet support with a complete set of media-independent interface options including MII, RMII, RGMII and SGMII. Each controller provides very high throughput using a captive DMA channel and direct connection to the P1021 memory coherency module. The controllers provide hardware offload acceleration capabilities, and quality of service support. They are backward compatible with PowerQUICC III TSEC controllers.
- Chapter 15, “PCI Express Interface Controller,” describes the two PCI-Express controllers of the P1021. Each controller is compliant with the *PCI Express Base Specification Revision 1.0a*. The physical layer of these controllers operate at 2.5 Gbaud per lane. Configuration options allow multiple width configurations among the two controllers.
- Chapter 16, “Universal Serial Bus Interface,” describes the universal serial bus (USB) interface. The USB module is a USB 2.0-compliant serial interface engine for implementing a USB interface. The registers and data structures are based on the *Enhanced Host Controller Interface Specification for Universal Serial Bus* (EHCI) from Intel Corporation. The USB module can act as a host or as a device on the USB bus.
- Chapter 17, “Enhanced Secure Digital Host Controller,” describes the enhanced secure digital host controller (eSDHC), which provides an interface between the P1021 and several types of memory cards including multi-media cards (MMC) and secure digital (SD).
- Chapter 18, “Enhanced Serial Peripheral Interface,” describes the serial peripheral interface (SPI), which allows data exchange between MPC85xx family devices. It can also be used to communicate with peripheral devices such as EEPROMs, real-time clocks, A/D converters, and ISDN devices.
- Chapter 19, “Security Engine (SEC) 3.3.2,” describes the SEC 3.3.2, which is designed to offload computationally intensive security functions, such as key generation and exchange, authentication, and bulk encryption from the cores of the device. It is optimized to process all the algorithms associated with IPSec.

Chapter 7
e500 Coherency Module

7.1 Introduction

The e500 coherency module (ECM) provides a flexible switching structure for routing e500- and I/O-initiated transactions to target modules on the device. Figure 7-1 shows a high-level block diagram of the ECM.

Figure 7-1. e500 Coherency Module Block Diagram

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

7.1.1 Overview

The ECM routes transactions initiated by the e500 cores to the appropriate target interface on the device. In a manner analogous to a bridging router in a local area network, the ECM forwards I/O-initiated transactions that are tagged with the global attribute onto the core complex bus (CCB). This allows on-chip caches to snoop these transactions as if they were locally initiated and to take actions to maintain coherency across cacheable memory.

7.1.2 Features

The ECM includes these distinctive features:

- Support for two e500 cores and an L2/SRAM on the CCB, including a CCB arbiter.
- Sources a 64-bit data bus for returning read data from the ECM to the e500 cores and routing write data from the ECM to the L2/SRAM. It sinks a 128-bit data bus for receiving data from the L2/SRAM and two 128-bit write data buses—one from each of the e500 cores.
- Four connection points for I/O initiating (mastering into the device) interfaces. The ECM supports five connection points for I/O targets. The DDR memory controllers, enhanced local bus, OCeaN targets, and configuration register access block all have a target port connection to the ECM.
- Split transaction support—separate address and data tenures allow for pipelining of transactions and out-of-order data tenures between initiators and targets.
- Proper ordering of I/O-initiated transactions.
- Speculative read bus for low-latency dispatch of reads to the DDR controllers.
- Low-latency paths for returning read data from DDR to the e500 cores.
- Error registers trap transactions with invalid addresses. Errors can be programmed to generate interrupts to the e500 core, as described in the following sections:
  - Section 7.2.1.5, “ECM Error Detect Register (EEDR)”
  - Section 7.2.1.6, “ECM Error Enable Register (EEER)”
  - Section 7.2.1.7, “ECM Error Attributes Capture Register (EEATR)”
  - Section 7.2.1.8, “ECM Error Low Address Capture Register (EELADR)”
  - Section 7.2.1.9, “ECM Error High Address Capture Register (EEHADR)”
- Errors from reading I/O devices terminate with data sent to the master with a corrupt attribute. If the master is the e500 core, the ECM asserts *core_fault_in* to the core, which causes the core to generate a machine check interrupt, unless it is disabled (by clearing HID1[RFXE]). If RFXE is zero and one of these errors occurs, appropriate interrupts must be enabled to ensure that an interrupt is generated.

7.2 Memory Map/Register Definition

Undefined 4-byte address spaces within offset 0x000–0xFFF are reserved.

In this table and in the register figures and field descriptions, the following access definitions apply:

- Reserved fields are always ignored for the purposes of determining access type.
- R/W, R, and W (read/write, read only, and write only) indicate that all the non-reserved fields in a register have the same access type.
- w1c indicates that all of the non-reserved fields in a register are cleared by writing ones to them.
- Mixed indicates a combination of access types.
- Special is used when no other category applies. In this case the register figure and field description table should be read carefully.

Table 7-1. ECM Memory Map

ECM—Block Base Address 0x0_1000				
Offset	**Register**	**Access**	**Reset**	**Section/page**
0x000	EEBACR—ECM CCB address configuration register	R/W	0x0000_0003	7.2.1.1/7-3
0x010	EEBPCR—ECM CCB port configuration register	R/W	0x0*n*00_0000	7.2.1.2/7-4
0xBF8	EIPBRR1—ECM IP Block Revision Register 1	R	0x0001_0000	7.2.1.3/7-5
0xBFC	EIPBRR2—ECM IP Block Revision Register 2	R	0x0000_0000	7.2.1.4/7-6
0xE00	EEDR—ECM error detect register	w1c	0x0000_0000	7.2.1.5/7-6
0xE08	EEER—ECM error enable register	R/W	0x0000_0000	7.2.1.6/7-7
0xE0C	EEATR—ECM error attributes capture register	R	0x0000_0000	7.2.1.7/7-8
0xE10	EELADR—ECM error low address capture register	R	0x0000_0000	7.2.1.8/7-9
0xE14	EEHADR—ECM error high address capture register	R	0x0000_0000	7.2.1.9/7-9

7.2.1 Register Descriptions

This section consists of detailed descriptions of those registers summarized in Table 7-1. Note that these registers are shown in big-endian format.

7.2.1.1 ECM CCB Address Configuration Register (EEBACR)

The ECM CCB address configuration register controls arbitration and streaming policies for the CCB.

Offset 0x0_1000 Access: Read/Write

	0–27	28	29	30	31
R/W	—	A_STRM_DIS	CORE_STRM_DIS	A_STRM_CNT	
Reset	0 0 0 0 | 0 0 0 0 | 0 0 0 0 | 0 0 0 0 | 0 0 0 0 | 0 0 0 0 | 0 0 0 0	0	0	1	1

Figure 7-2. ECM CCB Address Configuration Register (EEBACR)

Table 7-2. EEBACR Field Descriptions

Bits	Name	Description
0–27	—	Reserved
28	A_STRM_DIS	Controls whether the ECM allows any streaming to occur. 0 Streaming is enabled. 1 Streaming is disabled.
29	CORE_STRM_DIS	With A_STRM_DIS, controls whether the e500 cores can stream commands onto the CCB. A_STRM_DIS and CORE_STRM_DIS must both be cleared for the e500 cores to be enabled to stream their address tenures that they master. 0 Stream address tenures initiated by the e500 cores, provided A_STRM_DIS is cleared. 1 Streaming of address tenures initiated by the e500 cores not allowed.
30–31	A_STRM_CNT	Stream count. Specifies the maximum number of transactions that any master can stream (issue sequentially without preemption) on the CCB following an initial transaction. 00 Reserved 01 One transaction can be streamed with the initial transaction. 10 Two transactions can be streamed with the initial transaction. 11 Three transactions can be streamed with the initial transaction. Default.

7.2.1.2 ECM CCB Port Configuration Register (EEBPCR)

Offset 0x0_1010 Access: Read/Write

	0–5	6	7	8–25	26	27	28	29	30	31
R W	—	CPU1_EN	CPU0_EN	—	CPU1_PRI		—	CPU_RD_HI_DIS	CPU0_PRI	
Reset	0 0 0 0 0 0	*n*	*n*	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0	0	0	0	0	0

Figure 7-3. ECM CCB Port Configuration Register (EEBPCR)

Table 7-3. EEBPCR Field Descriptions

Bits	Name	Description
0–5	—	Reserved
6	CPU1_EN	CPU1 port enable Controls boot holdoff mode when the device is an agent of an external host or when the other core is used to perform initialization prior to allowing this core to boot. Specifies whether the e500 core (CPU) port1 is enabled to run transactions on the CCB. The CPU boot configuration power-on reset signal (cfg_cpu1_boot) determines the initial value of this bit. If the signal is sampled as a logic 1 at the negation of reset, CPU1 is enabled to boot at the end of the POR sequence. Otherwise, CPU1 cannot fetch its boot vector until an external host or another core sets the CPU1_EN bit. After this bit is set, it should not be cleared by software. It is not intended to dynamically enable and disable CPU operation. It is only intended to end boot holdoff mode. See Section 4.4.3.7, “CPU Boot Configuration,” for more information. The settings are as follows: 0 Boot holdoff mode. CPU1 arbitration is disabled on the CCB and no bus grants are issued. 1 CPU1 is enabled and receives bus grants in response to bus requests for the boot vector.

Table 7-3. EEBPCR Field Descriptions (continued)

Bits	Name	Description
7	CPU0_EN	CPU0 port enable Controls boot holdoff mode when the device is an agent of an external host or when the other core is used to perform initialization prior to allowing this core to boot. Specifies whether the e500 core (CPU) port0 is enabled to run transactions on the CCB. The CPU boot configuration power-on reset pin (cfg_cpu0_boot) determines the initial value of this bit. If the pin is sampled as a logic 1 at the negation of reset, CPU0 is enabled to boot at the end of the POR sequence. Otherwise, CPU0 cannot fetch its boot vector until an external host or another core sets the CPU0_EN bit. After this bit is set, it should not be cleared by software. It is not intended to dynamically enable and disable CPU operation. It is only intended to end boot holdoff mode. See Section 4.4.3.7, "CPU Boot Configuration," for more information. The settings are as follows: 0 Boot holdoff mode. CPU0 arbitration is disabled on the CCB and no bus grants are issued. 1 CPU0 is enabled and receives bus grants in response to bus requests for the boot vector.
8–25	—	Reserved
26–27	CPU1_PRI	Identifies the priority level of the e500 core 1 (CPU) port. This priority level is used to determine whether a particular port's bus request can cause the CCB Arbiter to terminate another port's streaming of address tenures. 00 Lowest priority level 01 Second lowest priority level 10 Highest priority level 11 Reserved
28	—	Reserved
29	CPU_RD_HI_DIS	Identifies which read queue of DDR targets is assigned to the e500 core (CPU) ports' read transactions (in understressed system). 0 Read high queue (higher bandwidth DDR queue) is assigned for the e500 cores' read transactions 1 Read low queue (lower bandwidth DDR queue) is assigned for the e500 cores' read transactions
30–31	CPU0_PRI	Specifies the priority level of the e500 core 0 (CPU) port. This priority level is used to determine whether a particular port's bus request can cause the CCB arbiter to terminate another port's streaming of address tenures. 00 Lowest priority level 01 Second lowest priority level 10 Highest priority level 11 Reserved

7.2.1.3 ECM IP Block Revision Register 1 (EIPBRR1)

Offset 0x0_1BF8 Access: Read only

	0												15	16				23	24						31
R	IP_ID													IP_MJ					IP_MN						
W																									
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 7-4. ECM IP Block Revision Register 1 (EIPBRR1)

Table 7-4. EIPBRR1 Field Descriptions

Bits	Name	Description
0–15	IP_ID	IP block ID
16–23	IP_MJ	Major revision
24–31	IP_MN	Minor revision

7.2.1.4 ECM IP Block Revision Register 2 (EIPBRR2)

Figure 7-5. ECM IP Block Revision Register 2 (EIPBRR2)

Table 7-5. EIPBRR2 Field Descriptions

Bits	Name	Description
0–7	—	Reserved
8–15	IP_INT	IP block integration options
16–23	—	Reserved
24–31	IP_CFG	IP block configuration options

7.2.1.5 ECM Error Detect Register (EEDR)

Figure 7-6. ECM Error Detect Register (EEDR)

Table 7-6. EEDR Field Descriptions

Bits	Name	Description
0	MULT_ERR	Multiple error Indicates the occurrence of multiple errors of the same type. Write 1 to clear. 0 Multiple errors of the same type were not detected. 1 Multiple errors of the same type were detected.

Table 7-6. EEDR Field Descriptions (continued)

Bits	Name	Description
1–30	—	Reserved
31	LAE	Local access error Write 1 to clear. The following two cases can generate LAEs: • Transaction does not map to any target. In this case the ECM injects read responses (with the corrupt attribute set) and write data is dropped. Note that a read that attempts to access an unmapped target causes the assertion of *core_fault_in*, which causes the core to generate a machine check interrupt, unless it is disabled (by clearing HID1[RFXE]). If RFXE is zero and this error occurs, EEER[LAEE] must be set to ensure that an interrupt is generated. • Source and target IDs indicate that an OCN port initiated a transaction that targets an OCN port. This loopback behavior can result from programming errors where inbound ATMU window targets are inconsistent with targets configured in the local access windows for a given address range. For this type of LAE, the dispatch (to OCN target in this case) is not screened off; the LAE error is reported, but the transaction is still sent to its OCN target. 0 Local access error has not occurred. 1 Local access error occurred.

7.2.1.6 ECM Error Enable Register (EEER)

The ECM error enable register (EEER) enables the reporting of error conditions to the e500 core through the internal $\overline{int}$ interrupt signal.

Figure 7-7. ECM Error Enable Register (EEER)

Table 7-7. EEER Field Descriptions

Bits	Name	Description
0–30	—	Reserved
31	LAEE	Local access error enable Note that a read that attempts to access an unmapped target causes the assertion of *core_fault_in*, which causes the core to generate a machine check interrupt, unless it is disabled (by clearing HID1[RFXE]). If HID1[RFXE] is zero and this error occurs, LAEE must be set to ensure that an interrupt is generated. 0 Disable reporting local access errors as interrupts. 1 Enable reporting local access errors as interrupts.

7.2.1.7 ECM Error Attributes Capture Register (EEATR)

Offset 0x0_1E0C — Access: Read only

	0–2	3–7	8–10	11–15	16	17–20	21–30	31
R	—	BYTE_CNT	—	SRC_ID	—	TTYPE	—	VAL
W								
Reset	All zeros							

Figure 7-8. ECM Error Attributes Capture Register (EEATR)

Table 7-8. EEATR Field Descriptions

Bits	Name	Description
0–2	—	Reserved
3–7	BYTE_CNT	Byte count. Specifies the transaction byte count. 00000 32 bytes 00001 1 byte 00010 2 bytes 00100 4 bytes 01000 8 bytes 10000 16 bytes
8–10	—	Reserved
11–15	SRC_ID	Source ID. Specifies the source device mastering the transaction. 00000 Reserved 00001 PCI Express 2 00010 PCI Express 1 00011 Reserved 00100 Reserved 00101 USB 00110 Reserved 00111 Security 01000 Reserved 01001 Reserved 01010 Boot sequencer 01011 eSDHC 01100 Reserved 01101 Reserved 01110 Reserved 01111 DMA controller 10000 Processor 0 (instruction) 10001 Processor 0 (data) 10010 Processor 1 (instruction) 10011 Processor 1 (data) 10100 QUICC Engine 10101 DMA 10110 Reserved 10111 Reserved 11000 eTSEC 1 11001 eTSEC 2 11010 eTSEC 3 11011 Reserved 11100 Reserved 11101 Reserved 11110 Reserved 11111 Reserved
16	—	Reserved
17–20	TTYPE	Transaction type. Defined as follows: 0000 Write 0001 Reserved 0010 Write with allocate 0011 Write with allocate with lock 0100 Address only transaction 0101–0111Reserved 1000 Read 1001 Read with unlock 101x Reserved 1100 Read with clear atomic 1101 Read with set atomic 1110 Read with decrement atomic 1111 Read with increment atomic

Table 7-8. EEATR Field Descriptions (continued)

Bits	Name	Description
21–30	—	Reserved
31	VAL	Register data valid. 0 ECM error attribute capture register does not contain valid information. 1 ECM error attribute capture register contains valid information.

7.2.1.8 ECM Error Low Address Capture Register (EELADR)

Offset 0x0_1E10 Access: Read only

	0 … 31
R	ADDR
W	
Reset	All zeros

Figure 7-9. ECM Error Low Address Capture Register (EELADR)

Table 7-9. EELADR Field Descriptions

Bits	Name	Description
0–31	ADDR	Address. Specifies the lower-order 32 bits of the 36-bit address of the transaction. Qualified by EEATR[VAL].

7.2.1.9 ECM Error High Address Capture Register (EEHADR)

Offset 0x0_1E14 Access: Read only

	0 … 27	28 … 31
R	—	ADDR
W		
Reset	All zeros	

Figure 7-10. ECM Error High Address Capture Register (EEHADR)

Table 7-10. EEHADR Field Descriptions

Bits	Name	Description
0–27	—	Reserved
28–31	ADDR	Address. Specifies the high-order 4 bits of the 36-bit address of the transaction. Qualified by EEATR[VAL].

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

7.3 Functional Description

The following is a general discussion of ECM operation.

7.3.1 I/O Arbiter

Figure 7-1 shows the I/O arbiter block that manages I/O-initiated address tenure requests arriving on the request buses. Four request buses compete for access to the ECM, which can only process one request at a time. The ECM uses two factors to select the winning request bus: the primary factor is requested bandwidth and the secondary factor is longest waiting/least recently granted status. By default all requesters start requesting low levels of bandwidth. A starvation avoidance algorithm ensures that low bandwidth requesters make forward progress in the presence of high bandwidth requesters. The transaction from the winning request bus competes with e500 core requests for the CCB and entry into the transaction queue.

7.3.2 CCB Arbiter

Figure 7-1 shows the CCB arbiter block coordinating the entry of new transactions into the ECM's transaction queue. It handles arbitration for requests to use the CCB from the e500 cores and the winning request bus and consequently controls when these new transactions can enter the transaction queue.

Because the CCB bus operates most efficiently when it streams commands from one initiator, the CCB arbiter alternates grants between streams of transactions from the e500 cores and from the winner of the I/O arbiter. The length of a stream (number of back-to-back transactions) is limited by the A_STRM_CNT field in the EEBACR register. However, the arbiter also uses the priority of the requests to limit streaming. If the priority of a new request is higher than that of a stream in progress, then the higher priority transaction interrupts the other stream. The priority of e500 transactions is set by the CPU[0/1]_PRI field in EEBPCR register. Depending how the CPU_RD_HI_DIS field in EEBPCR register is set, read transactions from the e500 cores are initially assigned to either the higher- or lower-bandwidth queue of the DDR target.

7.3.3 Transaction Queue

The ECM's transaction queue performs four basic functions: arbitration across the e500 cores and I/O masters, target mapping and dispatching, enforcement of ordering, and enforcement of coherency. The address of each transaction is compared against each local access window, and the transaction is then routed to the appropriate target interface associated with the local access window that the address hits within. Even though the CCB and ECM allow the pipelining of transactions, the address tenures of all transactions issued from I/O masters (masters other than the e500 cores) may still be ordered. For those transactions accessing address space marked as snoopable, or space that may be cached by the e500 cores, the ECM enforces coherency, snooping those transactions on the CCB, and taking castouts from the e500 cores as is necessary.

7.3.4 Global Data Multiplexor

The global data mux allows initiators of write transactions to route data to their targets and read targets to return data to the initiators. See Figure 7-1 for an illustration of how the global data multiplexor takes data bus connections and multiplexes them onto one 128-bit global data bus.

7.3.5 CCB Interface

This interface formats CCB address tenures for the ECM transaction queue. It also contains the queueing and buffering needed to manage outstanding CCB data tenures. The buffers receive e500 core-initiated write and I/O-initiated read data (that hit in the L2/SRAM module) from the e500 write (128-bit wide) and read (128-bit wide) data buses and route them through the global data mux to the global data bus. The buffers also receive e500 core-initiated read and I/O-initiated write data (that hit in the L2/SRAM module) from the global data bus and forward them onto the CCB data bus (64 bits). Figure 7-1 shows the CCB interface for both CCB address and data tenures.

7.4 Initialization/Application Information

If either e500 core is used to initialize the device, the applicable CPU boot configuration power-on reset pin should be pulled high to initially set EEBPCR[CPU0_EN] or EEBPCR[CPU1_EN]. See Chapter 4, “Reset, Clocking, and Initialization,” for more information on power-up reset initialization.

If any device other than the e500 cores (such as PCI Express) is used to initialize the device, the CPU boot configuration power-on reset pins should be pulled low to initially clear EEBPCR[CPU0_EN] and EEBPCR[CPU1_EN]. This prevents the e500 cores from accessing any configuration registers or local memory space during initialization. However, in any such system, one step near the end of the initialization routine must set EEBPCR[CPU0_EN] and EEBPCR[CPU1_EN] to re-enable the e500 cores. Note that for basic functionality, EEBPCR[CPU0/1_EN] is the only field that must be written (provided a device other than the e500 cores is used to initialize the device) in the ECM.

EEBPCR[CPU0_PRI] and EEBPCR[CPU1_PRI] specify the priority level associated with all e500 core initiated transactions. These values allow users running time-critical applications to adjust the average response latency of transactions initiated by the cores compared to those initiated by I/O masters. These priority levels affect whether e500 core requests can interrupt the streaming of address tenures initiated by (the ECM on behalf of) I/O masters or the other e500 core. Only transactions with a priority greater than the current CCB transaction can interrupt streaming. The higher the core’s priority, the lower the average latency needed for it to obtain bus grants from the ECM because it can interrupt lower priority streaming. The default value of zero gives all core-initiated transactions the lowest priority, which prevents the cores from interrupting I/O master transaction streams.

EEBACR[A_STRM_CNT] allows users to balance response latency with throughput and should prove useful in tuning systems with multiple time-critical tasks. The default value of 0b11 causes the ECM to attempt to stream as many as four transactions initiated from the same CCB master. Decreasing this value decreases the maximum number of transactions that may be streamed together from any one CCB master. Decreasing this value can decrease throughput for high priority transactions, but may decrease latency for lower priority transactions from another CCB master. Note that the e500 cores must also have streaming enabled (through HID1[ASTME] in each core) for the CCB to stream.

Chapter 8
DDR Memory Controller

8.1 Introduction

The fully programmable DDR SDRAM controller supports most JEDEC standard ×8, ×16, or ×32 DDR2 and DDR3 memories available. In addition, unbuffered and registered DIMMs are supported. However, mixing different memory types or unbuffered and registered DIMMs in the same system is not supported. Built-in error checking and correction (ECC) ensures very low bit-error rates for reliable high-frequency operation. Dynamic power management and auto-precharge modes simplify memory system design. A large set of special features, including ECC error injection, support rapid system debug.

NOTE

In this chapter, the word ‘bank’ refers to a physical bank specified by a chip select; ‘logical bank’ refers to one of the four or eight sub-banks in each SDRAM chip. A sub-bank is specified by the 2 or 3 bits on the bank address (MBA) pins during a memory access.

Figure 8-1 is a high-level block diagram of the DDR memory controller with its associated interfaces. Section 8.5, "Functional Description," contains detailed figures of the controller.

Figure 8-1. DDR Memory Controller Simplified Block Diagram

8.2 Features

The DDR memory controller includes these distinctive features:

- Support for DDR2 and DDR3 SDRAM
- 32-/40-bit SDRAM for DDR2 and DDR3
- Support for DRAM clocking asynchronously from the platform clock
- Programmable settings for meeting all SDRAM timing parameters
- Support for the following SDRAM configurations:
  - — As many as two physical banks (chip selects), each bank independently addressable
    - – 64-Mbit to 4-Gbit devices depending on internal device configuration with ×8/×16/×32 data ports (no direct ×4 support)
  - — Unbuffered and registered DIMMs
- Chip select interleaving support

- Partial array self refresh support
- Support for data mask signals and read-modify-write for sub-double-word writes. Note that a read-modify-write sequence is only necessary when ECC is enabled.
- Support for double-bit error detection and single-bit error correction ECC (8-bit check word across 32-bit data)
- Support for address parity for registered DIMMs
- Open page management (dedicated entry for each logical bank)
- Automatic DRAM initialization sequence or software-controlled initialization sequence
- Automatic DRAM data initialization
- Write leveling supported for DDR3 memories
- Support for up to eight posted refreshes
- Memory controller clock frequency of two or four times the SDRAM clock with support for sleep power management
- Support for error injection

8.2.1 Modes of Operation

The DDR memory controller supports the following modes:

- Dynamic power management mode. The DDR memory controller can reduce power consumption by negating the SDRAM CKE signal when no transactions are pending to the SDRAM.
- Auto-precharge mode. Clearing DDR_SDRAM_INTERVAL[BSTOPRE] causes the memory controller to issue an auto-precharge command with every read or write transaction. Auto-precharge mode can be enabled for separate chip selects by setting CS*n*_CONFIG[AP_*n*_EN].

8.3 External Signal Descriptions

This section provides descriptions of the DDR memory controller's external signals. It describes each signal's behavior when the signal is asserted or negated and when the signal is an input or an output.

8.3.1 Signals Overview

Memory controller signals are grouped as follows:

- Memory interface signals
- Clock signals
- Debug signals

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Table 8-1 shows how DDR memory controller external signals are grouped. The device hardware specification has a pinout diagram showing pin numbers. It also lists all electrical and mechanical specifications.

Table 8-1. DDR Memory Interface Signal Summary

Name	Function/Description	Reset	Pins	I/O
$\overline{\text{MAPAR_ERR}}$	Address parity error	One	1	I
MAPAR_OUT	Address parity out	Zero	1	O
MDQ[0:31]	Data bus	All zeros	32	I/O
MDQS[0:3]+ MDQS[8]	Data strobes	All zeros	5	I/O
$\overline{\text{MDQS}}$[0:3]+ $\overline{\text{MDQS}}$[8]	Complement data strobes	All ones	5	I/O
MECC[0:7]	Error checking and correcting	All zeros	8	I/O
$\overline{\text{MCAS}}$	Column address strobe	One	1	O
MA[15:0]	Address bus	All zeros	16	O
MBA[2:0]	Logical bank address	All zeros	3	O
$\overline{\text{MCS}}$[0:1]	Chip selects	All ones	2	O
$\overline{\text{MWE}}$	Write enable	One	1	O
$\overline{\text{MRAS}}$	Row address strobe	One	1	O
MDM[0:3]+MDM[8]	Data mask	All zeros	5	O
MCK[0:3]	DRAM clock outputs	All zeros	4	O
$\overline{\text{MCK}}$[0:3]	DRAM clock outputs (complement)	All zeros	4	O
MCKE[0:1]	DRAM clock enable	All zeros	2	O
MODT[0:1]	DRAM on-die termination external control.	All zeros	2	O
MDVAL	Memory debug data valid	Zero	1	O
MSRCID[0:4]	Memory debug source ID	All zeros	5	O
MDIC[0:1]	Driver impedance calibration	b10	2	I/O

Table 8-2 shows the memory address signal mappings.

Table 8-2. Memory Address Signal Mappings

Signal Name (Outputs)		JEDEC DDR DIMM Signals (Inputs)
msb	MA15	A15
	MA14	A14
	MA13	A13
	MA12	A12
	MA11	A11
	MA10	A10 (AP for DDR)[1]
	MA9	A9
	MA8	A8 (alternate AP for DDR)[2]
	MA7	A7
	MA6	A6
	MA5	A5
	MA4	A4
	MA3	A3
	MA2	A2
	MA1	A1
lsb	MA0	A0
msb	MBA2	MBA2
	MBA1	MBA1
lsb	MBA0	MBA0

[1] Auto-precharge for DDR signaled on A10 when DDR_SDRAM_CFG[PCHB8] = 0

[2] Auto-precharge for DDR signaled on A8 when DDR_SDRAM_CFG[PCHB8] = 1

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

8.3.2 Detailed Signal Descriptions

The following sections describe the DDR SDRAM controller input and output signals, the meaning of their different states, and relative timing information for assertion and negation.

8.3.2.1 Memory Interface Signals

Table 8-3 describes the DDR controller memory interface signals.

Table 8-3. Memory Interface Signals—Detailed Signal Descriptions

Signal	I/O	Description	
MDQ[0:31]	I/O	Data bus. Both input and output signals on the DDR memory controller.	
	O	As outputs for the bidirectional data bus, these signals operate as described below.	
		State Meaning	Asserted/Negated—Represent the value of data being driven by the DDR memory controller.
		Timing	Assertion/Negation—Driven coincident with corresponding data strobes (MDQS) signal. High impedance—No READ or WRITE command is in progress; data is not being driven by the memory controller or the DRAM.
	I	As inputs for the bidirectional data bus, these signals operate as described below.	
		State Meaning	Asserted/Negated—Represents the state of data being driven by the external DDR SDRAMs.
		Timing	Assertion/Negation—The DDR SDRAM drives data during a READ transaction. High impedance—No READ or WRITE command in progress; data is not being driven by the memory controller or the DRAM.
MDQS[0:3] +$\overline{\text{MDQS}}$[8]/ $\overline{\text{MDQS}}$[0:3] +MDQS[8]	I/O	Data strobes. Inputs with read data, outputs with write data. The data strobes may be single ended or differential.	
	O	As outputs, the data strobes are driven by the DDR memory controller during a write transaction. The memory controller always drives these signals low unless a read has been issued and incoming data strobes are expected. This keeps the data strobes from floating high when there are no transactions on the DRAM interface.	
		State Meaning	Asserted/Negated—Driven high when positive capture data is transmitted and driven low when negative capture data is transmitted. Centered in the data “eye” for writes; coincident with the data eye for reads. Treated as a clock. Data is valid when signals toggle. See Table 8-52 for byte lane assignments.
		Timing	Assertion/Negation—If a WRITE command is registered at clock edge *n*, and the latency is programmed in TIMING_CFG_2[WR_LAT] to be *m* clocks, data strobes at the DRAM assert coincident with the data on clock edge *n* + *m*. See the JEDEC DDR SDRAM specification for more information.
	I	As inputs, the data strobes are driven by the external DDR SDRAMs during a read transaction. The data strobes are used by the memory controller to synchronize data latching.	
		State Meaning	Asserted/Negated—Driven high when positive capture data is received and driven low when negative capture data is received. Centered in the data eye for writes; coincident with the data eye for reads. Treated as a clock. Data is valid when signals toggle. See Table 8-52 for byte lane assignments.
		Timing	Assertion/Negation—If a READ command is registered at clock edge *n*, and the latency is programmed in TIMING_CFG_1[CASLAT] to be *m* clocks, data strobes at the DRAM assert coincident with the data on clock edge *n* + *m*. See the JEDEC DDR SDRAM specification for more information.

Table 8-3. Memory Interface Signals—Detailed Signal Descriptions (continued)

Signal	I/O	Description	
MECC[0:7]	I/O	Error checking and correcting codes. Input and output signals for the DDR controller's bidirectional ECC bus. MECC[0:5] function in both normal and debug modes.	
	O	As normal mode outputs, the ECC signals represent the state of ECC driven by the DDR controller on writes. As debug mode outputs MECC[0:5] provide source ID and data-valid information. See Section 8.5.10, "Error Checking and Correcting (ECC)," and Chapter 22, "Debug Features and Watchpoint Facility," for more details.	
		State Meaning	Asserted/Negated—Represents the state of ECC being driven by the DDR controller on writes.
		Timing	Assertion/Negation—Same timing as MDQ High impedance—Same timing as MDQ
	I	As inputs, the ECC signals represent the state of ECC driven by the SDRAM devices on reads.	
		State Meaning	Asserted/Negated—Represents the state of ECC being driven by the DDR SDRAMs on reads.
		Timing	Assertion/Negation—Same timing as MDQ High impedance—Same timing as MDQ
MA[15:0]	O	Address bus. Memory controller outputs for the address to the DRAM. MA[15:0] carry 16 of the address bits for the DDR memory interface corresponding to the row and column address bits. MA0 is the lsb of the address output from the memory controller.	
		State Meaning	Asserted/Negated—Represents the address driven by the DDR memory controller. Contains different portions of the address depending on the memory size and the DRAM command being issued by the memory controller. See Table 8-2 for a complete description of the mapping of these signals.
		Timing	Assertion/Negation—The address lines are only driven when the controller has a command scheduled to issue on the address/CMD bus; otherwise they will be at high-Z. It is valid when a transaction is driven to DRAM (when $\overline{\text{MCS}n}$ is active). High impedance—When the memory controller is disabled
MBA[2:0]	O	Logical bank address. Outputs that drive the logical (or internal) bank address pins of the SDRAM. Each SDRAM supports four or eight addressable logical sub-banks. Bit zero of the memory controller's output bank address must be connected to bit zero of the SDRAM's input bank address. MBA0, the least-significant bit of the three bank address signals, is asserted during the mode register set command to specify the extended mode register.	
		State Meaning	Asserted/Negated—Selects the DDR SDRAM logical (or internal) bank to be activated during the row address phase and selects the SDRAM internal bank for the read or write operation during the column address phase of the memory access. Table 8-2 describes the mapping of these signals in all cases.
		Timing	Assertion/Negation—Same timing as MA*n* High impedance—Same timing as MA*n*

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Table 8-3. Memory Interface Signals—Detailed Signal Descriptions (continued)

Signal	I/O	Description	
$\overline{\text{MCAS}}$	O	Column address strobe. Active-low SDRAM address multiplexing signal. $\overline{\text{MCAS}}$ is asserted for read or write transactions and for mode register set, refresh, and precharge commands.	
		State Meaning	Asserted—Indicates that a valid SDRAM column address is on the address bus for read and write transactions. See Table 8-60 for more information on the states required on $\overline{\text{MCAS}}$ for various other SDRAM commands. Negated—The column address is not guaranteed to be valid.
		Timing	Assertion/Negation—Assertion and negation timing is directed by the values described in Section 8.4.1.5, "DDR SDRAM Timing Configuration 0 (TIMING_CFG_0)," Section 8.4.1.6, "DDR SDRAM Timing Configuration 1 (TIMING_CFG_1)," Section 8.4.1.7, "DDR SDRAM Timing Configuration 2 (TIMING_CFG_2)," and Section 8.4.1.4, "DDR SDRAM Timing Configuration 3 (TIMING_CFG_3)." High impedance—$\overline{\text{MCAS}}$ is always driven unless the memory controller is disabled.
$\overline{\text{MRAS}}$	O	Row address strobe. Active-low SDRAM address multiplexing signal. Asserted for activate commands. In addition; used for mode register set commands and refresh commands.	
		State Meaning	Asserted—Indicates that a valid SDRAM row address is on the address bus for read and write transactions. See Table 8-60 for more information on the states required on $\overline{\text{MRAS}}$ for various other SDRAM commands. Negated—The row address is not guaranteed to be valid.
		Timing	Assertion/Negation—Assertion and negation timing is directed by the values described in Section 8.4.1.5, "DDR SDRAM Timing Configuration 0 (TIMING_CFG_0)," Section 8.4.1.6, "DDR SDRAM Timing Configuration 1 (TIMING_CFG_1)," Section 8.4.1.7, "DDR SDRAM Timing Configuration 2 (TIMING_CFG_2)," and Section 8.4.1.4, "DDR SDRAM Timing Configuration 3 (TIMING_CFG_3)." High impedance—$\overline{\text{MRAS}}$ is always driven unless the memory controller is disabled.
$\overline{\text{MCS}}$[0:1]	O	Chip selects. Two chip selects supported by the memory controller.	
		State Meaning	Asserted—Selects a physical SDRAM bank to perform a memory operation as described in Section 8.4.1.1, "Chip Select Memory Bounds (CSn_BNDS)," and Section 8.4.1.2, "Chip Select Configuration (CSn_CONFIG)." The DDR controller asserts one of the $\overline{\text{MCS}}$[0:1] signals to begin a memory cycle. Negated—Indicates no SDRAM action during the current cycle.
		Timing	Assertion/Negation—Asserted to signal any new transaction to the SDRAM. The transaction must adhere to the timing constraints set in TIMING_CFG_0–TIMING_CFG_3. High impedance—Always driven unless the memory controller is disabled.
$\overline{\text{MWE}}$	O	Write enable. Asserted when a write transaction is issued to the SDRAM. This is also used for mode registers set commands and precharge commands.	
		State Meaning	Asserted—Indicates a memory write operation. See Table 8-60 for more information on the states required on $\overline{\text{MWE}}$ for various other SDRAM commands. Negated—Indicates a memory read operation.
		Timing	Assertion/Negation—Similar timing as $\overline{\text{MRAS}}$ and $\overline{\text{MCAS}}$. Used for write commands. High impedance—$\overline{\text{MWE}}$ is always driven unless the memory controller is disabled.

Table 8-3. Memory Interface Signals—Detailed Signal Descriptions (continued)

Signal	I/O	Description	
MDM[0:3] +MDM[8]	O	DDR SDRAM data output mask. Masks unwanted bytes of data transferred during a write. They are needed to support sub-burst-size transactions (such as single-byte writes) on SDRAM where all I/O occurs in multi-byte bursts. MDM[0] corresponds to the most significant byte (MSB) and MDM[3] corresponds to the LSB, while MDM[8] corresponds to the ECC byte. Table 8-52 shows byte lane encodings.	
		State Meaning	Asserted—Prevents writing to DDR SDRAM. Asserted when data is written to DRAM if the corresponding byte(s) should be masked for the write. Note that the MDM*n* signals are active-high for the DDR controller. MDM*n* is part of the DDR command encoding. Negated—Allows the corresponding byte to be read from or written to the SDRAM.
		Timing	Assertion/Negation—Same timing as MDQx as outputs. High-impedance—Always driven unless the memory controller is disabled.
MODT[0:1]	O	On-Die termination. Memory controller outputs for the ODT to the DRAM. MODT[0:1] represents the on-die termination for the associated data, data masks, ECC, and data strobes.	
		State Meaning	Asserted/Negated—Represents the ODT driven by the DDR memory controller.
		Timing	Assertion/Negation—Driven in accordance with JEDEC DRAM specifications for on-die termination timings. It is configured through the CS*n*_CONFIG[ODT_RD_CFG] and CS*n*_CONFIG[ODT_WR_CFG] fields. High impedance—Always driven.
MDIC[0:1]	I/O	Driver impedance calibration. Note that the MDIC signals require the use of registers; MDIC0 must be pulled to GND, while MDIC1 must be pulled to GV_{DD}. See Section 8.4.1.30, "DDR Control Driver Register 2 (DDRCDR_2)," for more information on these signals.	
		State Meaning	These pins are used for automatic calibration of the DDR IOs.
		Timing	These are driven for four DRAM cycles at a time while the DDR controller is executing the automatic driver compensation.
$\overline{\text{MAPAR_ERR}}$	I	Address parity error. Reflects whether an address parity error has been detected by the DRAM. This signal is active low.	
		State Meaning	Asserted—An error has been detected. Negated—An error has not been detected.
		Timing	Assertion/Negation—are driven by the registered DIMMs one DRAM cycle after the parity bit has been driven by the memory controller. This error signal should be held valid for two DRAM cycles.
MAPAR_OUT	O	Address parity out. Driven by the memory controller as the parity bit calculated across the address and command bits. Even parity is used, and parity is not calculated for the MCKE[0:1], MODT[0:1], or $\overline{\text{MCS}}$[0:1] signals.	
		State Meaning	Asserted—The parity bit is high. Negated—The parity bit is low.
		Timing	Assertion/Negation—are issued one DRAM cycle after the chip select for each command.

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

8.3.2.2 Clock Interface Signals

Table 8-4 contains the detailed descriptions of the clock signals of the DDR controller.

Table 8-4. Clock Signals—Detailed Signal Descriptions

Signal	I/O	Description	
MCK[0:3], MCK[0:3]	O	DRAM clock outputs and their complements.	
		State Meaning	Asserted/Negated—The JEDEC DDR SDRAM specifications require true and complement clocks. A clock edge is seen by the SDRAM when the true and complement cross.
		Timing	Assertion/Negation—Timing is controlled by the DDR_CLK_CNTL register at offset 0x130.
MCKE[0:1]	O	Clock enable. Output signals used as the clock enables to the SDRAM. MCKE[0:1] can be negated to stop clocking the DDR SDRAM. The MCKE signals should be connected to the same rank of memory as the corresponding MCS and MODT signals. For example, MCKE[0] should be connected to the same rank of memory as MCS[0] and MODT[0].	
		State Meaning	Asserted—Clocking to the SDRAM is enabled. Negated—Clocking to the SDRAM is disabled and the SDRAM should ignore signal transitions on MCK or MCK. MCK/MCK are don't cares while MCKE[0:1] are negated.
		Timing	Assertion/Negation—Asserted when DDR_SDRAM_CFG[MEM_EN] is set. Can be negated when entering dynamic power management or self refresh. Are asserted again when exiting dynamic power management or self refresh. High impedance—Always driven.

8.3.2.3 Debug Signals

The debug signals MSRCID[0:4] and MDVAL have no function in normal DDR controller operation. A detailed description of these signals can be found in Section 22.4.2, "DDR SDRAM Interface Debug."

8.4 Memory Map/Register Definition

Table 8-5 shows the register memory map for the DDR memory controller.

In this table and in the register figures and field descriptions, the following access definitions apply:

- Reserved fields are always ignored for the purposes of determining access type.
- R/W, R, and W (read/write, read only, and write only) indicate that all the non-reserved fields in a register have the same access type.
- w1c indicates that all of the non-reserved fields in a register are cleared by writing ones to them.
- Mixed indicates a combination of access types.
- Special is used when no other category applies. In this case the register figure and field description table should be read carefully.

Table 8-5. DDR Memory Controller Memory Map

Offset	Register	Access	Reset	Section/Page
DDR Memory Controller—Block Base Address 0x0_2000				
0x000	CS0_BNDS—Chip select 0 memory bounds	R/W	All zeros	8.4.1.1/8-12
0x008	CS1_BNDS—Chip select 1 memory bounds	R/W	All zeros	8.4.1.1/8-12

Table 8-5. DDR Memory Controller Memory Map (continued)

Offset	Register	Access	Reset	Section/Page
0x080	CS0_CONFIG—Chip select 0 configuration	R/W	All zeros	8.4.1.2/8-13
0x084	CS1_CONFIG—Chip select 1 configuration	R/W	All zeros	8.4.1.2/8-13
0x0C0	CS0_CONFIG_2—Chip select 0 configuration 2	R/W	All zeros	8.4.1.3/8-15
0x0C4	CS1_CONFIG_2—Chip select 1 configuration 2	R/W	All zeros	8.4.1.3/8-15
0x100	TIMING_CFG_3—DDR SDRAM timing configuration 3	R/W	All zeros	8.4.1.4/8-15
0x104	TIMING_CFG_0—DDR SDRAM timing configuration 0	R/W	0x0011_0105	8.4.1.5/8-17
0x108	TIMING_CFG_1—DDR SDRAM timing configuration 1	R/W	All zeros	8.4.1.6/8-19
0x10C	TIMING_CFG_2—DDR SDRAM timing configuration 2	R/W	All zeros	8.4.1.7/8-21
0x110	DDR_SDRAM_CFG—DDR SDRAM control configuration	R/W	0x0300_0000	8.4.1.8/8-23
0x114	DDR_SDRAM_CFG_2—DDR SDRAM control configuration 2	R/W	All zeros	8.4.1.9/8-26
0x118	DDR_SDRAM_MODE—DDR SDRAM mode configuration	R/W	All zeros	8.4.1.10/8-29
0x11C	DDR_SDRAM_MODE_2—DDR SDRAM mode configuration 2	R/W	All zeros	8.4.1.11/8-29
0x120	DDR_SDRAM_MD_CNTL—DDR SDRAM mode control	R/W	All zeros	8.4.1.12/8-30
0x124	DDR_SDRAM_INTERVAL—DDR SDRAM interval configuration	R/W	All zeros	8.4.1.13/8-33
0x128	DDR_DATA_INIT—DDR SDRAM data initialization	R/W	All zeros	8.4.1.14/8-33
0x130	DDR_SDRAM_CLK_CNTL—DDR SDRAM clock control	R/W	0x0200_0000	8.4.1.15/8-34
0x140–0x144	Reserved	—	—	—
0x148	DDR_INIT_ADDR—DDR training initialization address	R/W	All zeros	8.4.1.16/8-35
0x14C	DDR_INIT_EXT_ADDR—DDR training initialization extended address	R/W	All zeros	8.4.1.17/8-35
0x150–0x15F	Reserved	—	—	—
0x160	TIMING_CFG_4—DDR SDRAM timing configuration 4	R/W	All zeros	8.4.1.18/8-36
0x164	TIMING_CFG_5—DDR SDRAM timing configuration 5	R/W	All zeros	8.4.1.19/8-38
0x168–0x16F	Reserved	—	—	—
0x170	DDR_ZQ_CNTL—DDR ZQ calibration control	R/W	All zeros	8.4.1.20/8-39
0x174	DDR_WRLVL_CNTL—DDR write leveling control	R/W	All zeros	8.4.1.21/8-41
0x178	Reserved	—	—	—
0x17C	DDR_SR_CNTR—DDR Self Refresh Counter	R/W	All zeros	8.4.1.22/8-44
0x180	DDR_SDRAM_RCW_1—DDR Register Control Words 1	R/W	All zeros	8.4.1.23/8-45
0x184	DDR_SDRAM_RCW_2—DDR Register Control Words 2	R/W	All zeros	8.4.1.24/8-46
0x190	DDR_WRLVL_CNTL_2—DDR write leveling control 2	R/W	All zeros	8.4.1.25/8-47
0x194	DDR_WRLVL_CNTL_3—DDR write leveling control 3	R/W	All zeros	8.4.1.26/8-50
0xB20	DDRDSR_1—DDR Debug Status Register 1	R	All zeros	8.4.1.27/8-53
0xB24	DDRDSR_2—DDR Debug Status Register 2	R	All zeros	8.4.1.28/8-54
0xB28	DDRCDR_1—DDR Control Driver Register 1	R/W	All zeros	8.4.1.29/8-54
0xB2C	DDRCDR_2—DDR Control Driver Register 2	R/W	All zeros	8.4.1.30/8-57

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Table 8-5. DDR Memory Controller Memory Map (continued)

Offset	Register	Access	Reset	Section/Page
0xB30–0xBF7	Reserved	—	—	—
0xBF8	DDR_IP_REV1—DDR IP block revision 1	R	0x*nnnn_nnnn*[1]	8.4.1.31/8-58
0xBFC	DDR_IP_REV2—DDR IP block revision 2	R	0x0000_0300[1]	8.4.1.32/8-59
0xE00	DATA_ERR_INJECT_HI—Memory data path error injection mask high	R/W	All zeros	8.4.1.33/8-59
0xE04	DATA_ERR_INJECT_LO—Memory data path error injection mask low	R/W	All zeros	8.4.1.34/8-60
0xE08	ERR_INJECT—Memory data path error injection mask ECC	R/W	All zeros	8.4.1.35/8-60
0xE20	CAPTURE_DATA_HI—Memory data path read capture high	R/W	All zeros	8.4.1.36/8-61
0xE24	CAPTURE_DATA_LO—Memory data path read capture low	R/W	All zeros	8.4.1.37/8-61
0xE28	CAPTURE_ECC—Memory data path read capture ECC	R/W	All zeros	8.4.1.38/8-62
0xE40	ERR_DETECT—Memory error detect	w1c	All zeros	8.4.1.39/8-62
0xE44	ERR_DISABLE—Memory error disable	R/W	All zeros	8.4.1.40/8-63
0xE48	ERR_INT_EN—Memory error interrupt enable	R/W	All zeros	8.4.1.41/8-64
0xE4C	CAPTURE_ATTRIBUTES—Memory error attributes capture	R/W	All zeros	8.4.1.42/8-65
0xE50	CAPTURE_ADDRESS—Memory error address capture	R/W	All zeros	8.4.1.43/8-66
0xE54	CAPTURE_EXT_ADDRESS—Memory error extended address capture	R/W	All zeros	8.4.1.44/8-67
0xE58	ERR_SBE—Single-Bit ECC memory error management	R/W	All zeros	8.4.1.45/8-67

[1] Implementation-dependent reset values are listed in specified section/page.

8.4.1 Register Descriptions

This section describes the DDR memory controller registers. Shading indicates reserved fields that should not be written.

8.4.1.1 Chip Select Memory Bounds (CS*n*_BNDS)

The chip select bounds registers (CS*n*_BNDS) define the starting and ending address of the memory space that corresponds to the individual chip selects. Note that the size specified in CS*n*_BNDS should equal the size of physical DRAM. Also, note that EA*n* must be greater than or equal to SA*n*.

If chip select interleaving is enabled, all fields in the lower interleaved chip select are used, and the other chip selects' bounds registers are unused. For example, if chip selects 0 and 1 are interleaved, all fields in CS0_BNDS are used, and all fields in CS1_BNDS are unused.

CS*n*_BNDS are shown in Figure 8-2.

Offset 0x000, 0x008 — Access: Read/Write

	0–3	4–15	16–19	20–31
R/W	—	SA*n*	—	EA*n*
Reset	All zeros			

Figure 8-2. Chip Select Bounds Registers (CS*n*_BNDS)

Table 8-6 describes the CS*n*_BNDS register fields.

Table 8-6. CS*n*_BNDS Field Descriptions

Bits	Name	Description
0–3	—	Reserved
4–15	SA*n*	Starting address for chip select (bank) *n*. This value is compared against the 12 msbs of the 36-bit address.
16–19	—	Reserved
20–31	EA*n*	Ending address for chip select (bank) *n*. This value is compared against the 12 msbs of the 36-bit address.

8.4.1.2 Chip Select Configuration (CS*n*_CONFIG)

The chip select configuration (CS*n*_CONFIG) registers shown in Figure 8-3 enable the DDR chip selects and set the number of row and column bits used for each chip select. These registers should be loaded with the correct number of row and column bits for each SDRAM. Because CS*n*_CONFIG[ROW_BITS_CS_*n*, COL_BITS_CS_*n*] establish address multiplexing, the user should take great care to set these values correctly.

If chip select interleaving is enabled, then all fields in the lower interleaved chip select are used, and the other registers' fields are unused, with the exception of the ODT_RD_CFG and ODT_WR_CFG fields. For example, if chip selects 0 and 1 are interleaved, all fields in CS0_CONFIG are used, but only the ODT_RD_CFG and ODT_WR_CFG fields in CS1_CONFIG are used.

Offset 0x080, 0x084 Access: Read/Write

	0	1–7	8	9–11	12	13–15
R/W	CS_*n*_EN	—	AP_*n*_EN	ODT_RD_CFG	—	ODT_WR_CFG
Reset	All zeros					

	16–17	18–20	21–23	24–28	29–31
R/W	BA_BITS_CS_*n*	—	ROW_BITS_CS_*n*	—	COL_BITS_CS_*n*
Reset	All zeros				

Figure 8-3. Chip Select Configuration Register (CS*n*_CONFIG)

Table 8-7 describes the CS*n*_CONFIG register fields.

Table 8-7. CS*n*_CONFIG Field Descriptions

Bits	Name	Description
0	CS_*n*_EN	Chip select *n* enable 0 Chip select *n* is not active 1 Chip select *n* is active and assumes the state set in CS*n*_BNDS.
1–7	—	Reserved

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Table 8-7. CS*n*_CONFIG Field Descriptions (continued)

Bits	Name	Description
8	AP_*n*_EN	Chip select *n* auto-precharge enable 0 Chip select *n* is only auto-precharged if global auto-precharge mode is enabled (DDR_SDRAM_INTERVAL[BSTOPRE] = 0). 1 Chip select *n* always issues an auto-precharge for read and write transactions.
9–11	ODT_RD_CFG	ODT for reads configuration. Note that CAS latency plus additive latency must be at least 3 cycles for ODT_RD_CFG to be enabled. ODT should only be used with DDR2 or DDR3 memories. 000 Never assert ODT for reads 001 Assert ODT only during reads to CS*n* 010 Assert ODT only during reads to other chip selects 011 Reserved 100 Assert ODT for all reads 101–111Reserved
12	—	Reserved
13–15	ODT_WR_CFG	ODT for writes configuration. Note that write latency plus additive latency must be at least 3 cycles for ODT _WR_CFG to be enabled. ODT should only be used with DDR2 or DDR3 memories. 000 Never assert ODT for writes 001 Assert ODT only during writes to CS*n* 010 Assert ODT only during writes to other chip selects 011 Reserved 100 Assert ODT for all writes 101–111Reserved
16–17	BA_BITS_CS_*n*	Number of bank bits for SDRAM on chip select *n*. These bits correspond to the sub-bank bits driven on MBA*n* in Table 8-55. 00 2 logical bank bits 01 3 logical bank bits 10–11Reserved
18–20	—	Reserved
21–23	ROW_BITS_CS_*n*	Number of row bits for SDRAM on chip select *n*. See Table 8-55 for details. 000 12 row bits 001 13 row bits 010 14 row bits 011 15 row bits 100 16 row bits 101–111 Reserved
24–28	—	Reserved
29–31	COL_BITS_CS_*n*	Number of column bits for SDRAM on chip select *n*. For DDR, the decoding is as follows: 000 8 column bits 001 9 column bits 010 10 column bits 011 11 column bits 100–111 Reserved

8.4.1.3 Chip Select Configuration 2 (CS*n*_CONFIG_2)

The chip select configuration (CS*n*_CONFIG_2) registers shown in Figure 8-4 enable the partial array self refresh address decode in each chip select.

If chip select interleaving is enabled, then all fields in the lower interleaved chip select are used, and the other registers' fields are unused.

Offset 0x0C0
0x0C4

Access: Read/Write

	0–4	5–7	8–31
R/W	—	PASR_CFG	—
Reset	All zeros		

Figure 8-4. Chip Select Configuration Register 2 (CS*n*_CONFIG_2)

Table 8-8 describes the CS*n*_CONFIG_2 register fields.

Table 8-8. CS*n*_CONFIG_2 Field Descriptions

Bits	Name	Description
0–4	—	Reserved
5–7	PASR_CFG	Partial array self refresh config. Controls the bits that are placed on MA[2:0] during the write to the EMRS(2) register when the automatic hardware DRAM initialization is used (DDR_SDRAM_CFG[BI] is cleared when DDR_SDRAM_CFG[MEM_EN] is set). If this field is a non-zero value, then it overrides the least significant 3 bits in DDR_SDRAM_MODE_2[ESDMODE2] during the automatic initialization for chip select *n*. In addition, if a non-zero value is programmed in this field, then the address decode for chip select *n* is optimized for partial array self refresh, as shown in Section 8.5.2, "DDR SDRAM Address Multiplexing. 000 Partial array self refresh is disabled 001–111 Partial array self refresh is enabled per JEDEC specifications. Overriding the least significant 3 bits of EMRS or EMRS(2) is only supported for DDR2 and DDR3 memory types.
8–31	—	Reserved

8.4.1.4 DDR SDRAM Timing Configuration 3 (TIMING_CFG_3)

DDR SDRAM timing configuration register 3, shown in Figure 8-5, sets the extended refresh recovery time, which is combined with TIMING_CFG_1[REFREC] to determine the full refresh recovery time.

Offset 0x100

Access: Read/Write

	0–6	7	8–11	12–15	16–18	19	20–28	29–31
R/W	—	EXT_ACTTOPRE	—	EXT_REFREC	—	EXT_CASLAT	—	CNTL_ADJ
Reset	All zeros							

Figure 8-5. DDR SDRAM Timing Configuration 3 (TIMING_CFG_3)

Table 8-9 describes TIMING_CFG_3 fields.

Table 8-9. TIMING_CFG_3 Field Descriptions

Bits	Name	Description
0–6	—	Reserved
7	EXT_ACTTOPRE	Extended Activate to precharge interval (t_{RAS}). Determines the number of clock cycles from an activate command until a precharge command is allowed. This field is concatenated with TIMING_CFG_1[ACTTOPRE] to obtain a 5-bit value for the total activate to precharge. Note that a 5-bit value of 0_0000 is the same as a 5-bit value of 1_0000. Both values represent 16 cycles. 0 0 clocks 1 16 clocks
8–11	—	Reserved
12–15	EXT_REFREC	Extended refresh recovery time (t_{RFC}). Controls the number of clock cycles from a refresh command until an activate command is allowed. This field is concatenated with TIMING_CFG_1[REFREC] to obtain an 8-bit value for the total refresh recovery. Note that hardware adds an additional 8 clock cycles to the final, 8-bit value of the refresh recovery. t_{RFC} = {EXT_REFREC || REFREC} + 8, such that t_{RFC} is calculated as follows: 0000 0 clocks 1000 128 clocks 0001 16 clocks 1001 144 clocks 0010 32 clocks 1010 160 clocks 0011 48 clocks 1011 176 clocks 0100 64 clocks 1100 192 clocks 0101 80 clocks 1101 208 clocks 0110 96 clocks 1110 224 clocks 0111 112 clocks 1111 240 clocks
16–18	—	Reserved
19	EXT_CASLAT	Extended $\overline{\text{MCAS}}$ latency from READ command. Number of clock cycles between registration of a READ command by the SDRAM and the availability of the first output data. If a READ command is registered at clock edge n and the latency is m clocks, data is available nominally coincident with clock edge $n + m$. This field is concatenated with TIMING_CFG_1[CASLAT] to obtain a 5-bit value for the total CAS latency. Note that if this bit is set, then 8 clocks are added to the programmed value in TIMING_CFG_1[CASLAT]. 0 0 clocks 1 8 clocks
20–28	—	Reserved
29–31	CNTL_ADJ	Control Adjust. Controls the amount of delay to add to the lightly loaded control signals with respect to all other DRAM address and command signals. The signals affected by this field are MODT[0:1], $\overline{\text{MCS}}$[0:1], and MCKE[0:1] 000 MODT[0:1], $\overline{\text{MCS}}$[0:1], and MCKE[0:1] are launched aligned with the other DRAM address and control signals. 001 MODT[0:1], $\overline{\text{MCS}}$[0:1], and MCKE[0:1] are launched 1/4 DRAM cycle later than the other DRAM address and control signals. 010 MODT[0:1], $\overline{\text{MCS}}$[0:1], and MCKE[0:1] are launched 1/2 DRAM cycle later than the other DRAM address and control signals. 011 MODT[0:1], $\overline{\text{MCS}}$[0:1], and MCKE[0:1] are launched 3/4 DRAM cycles later than the other DRAM address and control signals. 100 MODT[0:1], $\overline{\text{MCS}}$[0:1], and MCKE[0:1] are launched 1 DRAM cycles later than the other DRAM address and control signals. 101 MODT[0:1], $\overline{\text{MCS}}$[0:1], and MCKE[0:1] are launched 5/4 DRAM cycles later than the other DRAM address and control signals. 110-111Reserved

8.4.1.5 DDR SDRAM Timing Configuration 0 (TIMING_CFG_0)

DDR SDRAM timing configuration register 0, shown in Figure 8-6, sets the number of clock cycles between various SDRAM control commands.

Offset 0x104 Access: Read/Write

	0 1	2 3	4 5	6 7	8	9 11	12 15	16 19	20 23	24 27	28 31
R W	RWT	WRT	RRT	WWT	—	ACT_PD_EXIT	PRE_PD_EXIT	—	ODT_PD_EXIT	—	MRS_CYC
Reset	0 0	0 0	0 0	0 0	0	0 0 1	0 0 0 1	0 0 0 0	0 0 0 1	0 0 0 0	0 1 0 1

Figure 8-6. DDR SDRAM Timing Configuration 0 (TIMING_CFG_0)

Table 8-10 describes TIMING_CFG_0 fields.

Table 8-10. TIMING_CFG_0 Field Descriptions

Bits	Name	Description
0–1	RWT	Read-to-write turnaround (t_{RTW}). Specifies how many extra cycles are added between a read to write turnaround. If 0 clocks is chosen, then the DDR controller uses a fixed number based on the CAS latency and write latency. Choosing a value other than 0 adds extra cycles past this default calculation. As a default the DDR controller determines the read-to-write turnaround as CL – WL + BL ÷ 2 + 2. In this equation, CL is the CAS latency rounded up to the next integer, WL is the programmed write latency, and BL is the burst length. 00 0 clocks 10 2 clocks 01 1 clock 11 3 clocks
2–3	WRT	Write-to-read turnaround. Specifies how many extra cycles are added between a write to read turnaround. If 0 clocks is chosen, then the DDR controller uses a fixed number based on the, read latency, and write latency. Choosing a value other than 0 adds extra cycles past this default calculation. As a default, the DDR controller determines the write-to-read turnaround as WL – CL + BL ÷ 2 + 1. In this equation, CL is the CAS latency rounded down to the next integer, WL is the programmed write latency, and BL is the burst length. 00 0 clocks 10 2 clocks 01 1 clock 11 3 clocks
4–5	RRT	Read-to-read turnaround. Specifies how many extra cycles are added between reads to different chip selects. As a default, 3 cycles are required between read commands to different chip selects. Extra cycles may be added with this field. Note: If 8-beat bursts are enabled, then 5 cycles are the default. Note that DDR2 does not support 8-beat bursts. 00 0 clocks 10 2 clocks 01 1 clock 11 3 clocks
6–7	WWT	Write-to-write turnaround. Specifies how many extra cycles are added between writes to different chip selects. As a default, 2 cycles are required between write commands to different chip selects. Extra cycles may be added with this field. Note: If 8-beat bursts are enabled, then 4 cycles are the default. Note that DDR2 does not support 8-beat bursts. 00 0 clocks 10 2 clocks 01 1 clock 11 3 clocks
8	—	Reserved

Table 8-10. TIMING_CFG_0 Field Descriptions (continued)

Bits	Name	Description
9–11	ACT_PD_EXIT	Active powerdown exit timing (t_{XARD} and t_{XARDS}). Specifies how many clock cycles to wait after exiting active powerdown before issuing any command. 000 Reserved 001 2 clocks 010 3 clocks 011 4 clocks 100 5 clocks 101 6 clocks 110 7 clocks 111 8 clocks
12–15	PRE_PD_EXIT	Precharge powerdown exit timing (t_{XP}). Specifies how many clock cycles to wait after exiting precharge powerdown before issuing any command. 0000 Reserved 0001 2 clocks 0010 3 clocks 0011 4 clocks 0100 5 clocks 0101 6 clocks 0110 7 clocks 0111 8 clocks 1000 9 clocks 1001 10 clocks 1010 11 clocks 1011 12 clocks 1100 13 clocks 1101 14 clocks 1110 15 clocks 1111 16 clocks
16–19	—	Reserved
20–23	ODT_PD_EXIT	ODT powerdown exit timing (t_{AXPD}). Specifies how many clocks must pass after exiting powerdown before ODT may be asserted. ODT_PD_EXIT must be greater than TIMING_CFG_5[RODT_ON] when using RODT_ON overrides and must be greater than TIMING_CFG_5[WODT_ON] when using WODT_ON overrides. 0000 0 clock 0001 1 clock 0010 2 clocks 0011 3 clocks 0100 4 clocks 0101 5 clocks 0110 6 clocks 0111 7 clocks 1000 8 clocks 1001 9 clocks 1010 10 clocks 1011 11 clocks 1100 12 clocks 1101 13 clocks 1110 14 clocks 1111 15 clocks
24–27	—	Reserved
28–31	MRS_CYC	Mode register set cycle time (t_{MRD}). Specifies the number of cycles that must pass after a Mode Register Set command until any other command. 0000 Reserved 0001 1 clock 0010 2 clocks 0011 3 clocks 0100 4 clocks 0101 5 clocks 0110 6 clocks 0111 7 clocks 1000 8 clocks 1001 9 clocks 1010 10 clocks 1011 11 clocks 1100 12 clocks 1101 13 clocks 1110 14 clocks 1111 15 clocks

8.4.1.6 DDR SDRAM Timing Configuration 1 (TIMING_CFG_1)

DDR SDRAM timing configuration register 1, shown in Figure 8-7, sets the number of clock cycles between various SDRAM control commands.

Offset 0x108 Access: Read/Write

	0–3	4–7	8–11	12–15	16–19	20–23	24	25–27	28	29–31
R/W	PRETOACT	ACTTOPRE	ACTTORW	CASLAT	REFREC	WRREC	—	ACTTOACT	—	WRTORD
Reset	All zeros									

Figure 8-7. DDR SDRAM Timing Configuration 1 (TIMING_CFG_1)

Table 8-11 describes TIMING_CFG_1 fields.

Table 8-11. TIMING_CFG_1 Field Descriptions

Bits	Name	Description
0–3	PRETOACT	Precharge-to-activate interval (t_{RP}). Determines the number of clock cycles from a precharge command until an activate or refresh command is allowed. 0000 Reserved 0001 1 clock 0010 2 clocks 0011 3 clocks 0100 4 clocks 0101 5 clocks 0110 6 clocks 0111 7 clocks 1000 8 clocks 1001 9 clocks 1010 10 clocks 1011 11 clocks 1100 12 clocks 1101 13 clocks 1110 14 clocks 1111 15 clocks
4–7	ACTTOPRE	Activate to precharge interval (t_{RAS}). Determines the number of clock cycles from an activate command until a precharge command is allowed. This field is concatenated with TIMING_CFG_3[EXT_ACTTOPRE] to obtain a 5-bit value for the total activate to precharge time. Note that the decode of 0000–0011 is equal to 16-19 clocks when TIMING_CFG_3[EXT_ACTTOPRE] = 0, but it is equal to 0–3 clocks when TIMING_CFG_3[EXT_ACTTOPRE] = 1. 0000 16 clocks 0001 17 clocks 0010 18 clocks 0011 19 clocks 0100 4 clocks 0101 5 clocks 0110 6 clocks 0111 7 clocks ... 1111 15 clocks
8–11	ACTTORW	Activate to read/write interval for SDRAM (t_{RCD}). Controls the number of clock cycles from an activate command until a read or write command is allowed. 0000 Reserved 0001 1 clock 0010 2 clocks 0011 3 clocks 0100 4 clocks 0101 5 clocks 0110 6 clocks 0111 7 clocks 1000 8 clocks 1001 9 clocks 1010 10 clocks 1011 11 clocks 1100 12 clocks 1101 13 clocks 1110 14 clocks 1111 15 clocks

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Table 8-11. TIMING_CFG_1 Field Descriptions (continued)

Bits	Name	Description
12–15	CASLAT	$\overline{\text{MCAS}}$ latency from READ command. Number of clock cycles between registration of a READ command by the SDRAM and the availability of the first output data. If a READ command is registered at clock edge *n* and the latency is *m* clocks, data is available nominally coincident with clock edge *n + m*. This field is concatenated with TIMING_CFG_3[EXT_CASLAT] to obtain a 5-bit value for the total CAS latency. This value must be programmed at initialization as described in Section 8.4.1.9, "DDR SDRAM Control Configuration 2 (DDR_SDRAM_CFG_2)." 0000 Reserved — 1000 4.5 clocks 0001 1 clock — 1001 5 clocks 0010 1.5 clocks — 1010 5.5 clocks 0011 2 clocks — 1011 6 clocks 0100 2.5 clocks — 1100 6.5 clocks 0101 3 clocks — 1101 7 clocks 0110 3.5 clocks — 1110 7.5 clocks 0111 4 clocks — 1111 8 clocks
16–19	REFREC	Refresh recovery time (t_{RFC}). Controls the number of clock cycles from a refresh command until an activate command is allowed. This field is concatenated with TIMING_CFG_3[EXTREFREC] to obtain a 7-bit value for the total refresh recovery. Note that hardware adds an additional 8 clock cycles to the final, 7-bit value of the refresh recovery, such that t_{RFC} is calculated as follows: t_{RFC} = {EXT_REFREC || REFREC} + 8. 0000 8 clocks — 0011 11 clocks 0001 9 clocks — ... 0010 10 clocks — 1111 23 clocks
20–23	WRREC	Last data to precharge minimum interval (t_{WR}). Determines the number of clock cycles from the last data associated with a write command until a precharge command is allowed. If DDR_SDRAM_CFG_2[OBC_CFG] is set, then this field needs to be programmed to *(t_{WR} + 2* cycles). 0000 Reserved — 1000 8 clocks 0001 1 clock — 1001 9 clocks 0010 2 clocks — 1010 10 clocks 0011 3 clocks — 1011 11 clocks 0100 4 clocks — 1100 12 clocks 0101 5 clocks — 1101 13 clocks 0110 6 clocks — 1110 14 clocks 0111 7 clocks — 1111 15 clocks
24	—	Reserved
25–27	ACTTOACT	Activate-to-activate interval (t_{RRD}). Number of clock cycles from an activate command until another activate command is allowed for a different logical bank in the same physical bank (chip select). 000 Reserved — 100 4 clocks 001 1 clock — 101 5 clocks 010 2 clocks — 110 6 clocks 011 3 clocks — 111 7 clocks

Table 8-11. TIMING_CFG_1 Field Descriptions (continued)

Bits	Name	Description
28	—	Reserved
29–31	WRTORD	Last write data pair to read command issue interval (t_{WTR}). Number of clock cycles between the last write data pair and the subsequent read command to the same physical bank. If DDR_SDRAM_CFG_2[OBC_CFG] is set, then this field needs to be programmed to *(t_{WTR} + 2* cycles). 000 Reserved 100 4 clocks 001 1 clock 101 5 clocks 010 2 clocks 110 6 clocks 011 3 clocks 111 7 clocks

8.4.1.7 DDR SDRAM Timing Configuration 2 (TIMING_CFG_2)

DDR SDRAM timing configuration 2, shown in Figure 8-8, sets the clock delay to data for writes.

Offset 0x10C Access: Read/Write

	0–3	4–8	9–12	13–15	16–18	19–21	22–23	25–26	31
R W	ADD_LAT	CPO	WR_LAT	—	RD_TO_PRE	WR_DATA_DELAY	—	CKE_PLS	FOUR_ACT
Reset	All zeros								

Figure 8-8. DDR SDRAM Timing Configuration 2 Register (TIMING_CFG_2)

Table 8-12 describes the TIMING_CFG_2 fields.

Table 8-12. TIMING_CFG_2 Field Descriptions

Bits	Name	Description
0–3	ADD_LAT	Additive latency. The additive latency must be set to a value less than TIMING_CFG_1[ACTTORW]. (DDR2-specific) 0000 0 clocks 1000 8 clocks 0001 1 clock 1001 9 clocks 0010 2 clocks 1010 10 clocks 0011 3 clocks 1011 11 clocks 0100 4 clocks 1100 12 clocks 0101 5 clocks 1101 13 clocks 0110 6 clocks 1110 14 clocks 0111 7 clocks 1111 15 clocks

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Table 8-12. TIMING_CFG_2 Field Descriptions (continued)

Bits	Name	Description
4–8	CPO[1]	$\overline{\text{MCAS}}$-to-preamble override. Defines the number of DRAM cycles between when a read is issued and when the corresponding DQS preamble is valid for the memory controller. For these decodings, "READ_LAT" is equal to the CAS latency plus the additive latency. 00000 READ_LAT + 1 — 10000 READ_LAT + 7/2 00001 Reserved — 10001 READ_LAT + 15/4 00010 READ_LAT — 10010 READ_LAT + 4 00011 READ_LAT + 1/4 — 10011 READ_LAT + 17/4 00100 READ_LAT + 1/2 — 10100 READ_LAT + 9/2 00101 READ_LAT + 3/4 — 10101 READ_LAT + 19/4 00110 READ_LAT + 1 — 10110 READ_LAT + 5 00111 READ_LAT + 5/4 — 10111 READ_LAT + 21/4 01000 READ_LAT + 3/2 — 11000 READ_LAT + 11/2 01001 READ_LAT + 7/4 — 11001 READ_LAT + 23/4 01010 READ_LAT + 2 — 11010 READ_LAT + 6 01011 READ_LAT + 9/4 — 11011 READ_LAT + 25/4 01100 READ_LAT + 5/2 — 11100 READ_LAT +13/2 01101 READ_LAT + 11/4 — 11101 READ_LAT + 27/4 01110 READ_LAT + 3 — 11110 READ_LAT + 7 01111 READ_LAT + 13/4 — 11111
9–12	WR_LAT	Write latency. Note that the total write latency for DDR2/DDR3 is equal to WR_LAT + ADD_LAT. If a write latency of 1 is desired, then the additive latency must also be set to at least 1 cycle. 0000 Reserved — 1000 8 clocks 0001 1 clock — 1001 9 clocks 0010 2 clocks — 1010 10 clocks 0011 3 clocks — 1011 11 clocks 0100 4 clocks — 1100 12 clocks 0101 5 clocks — 1101 13 clocks 0110 6 clocks — 1110 14 clocks 0111 7 clocks — 1111 15 clocks
13–15	—	Reserved
16–18	RD_TO_PRE	Read to precharge (t_{RTP}). For DDR2, with a non-zero ADD_LAT value, takes a minimum of ADD_LAT + t_{RTP} cycles between read and precharge. If DDR_SDRAM_CFG_2[OBC_CFG] is set, then this field needs to be programmed to (t_{RTP} *+ 2* cycles) 000 Reserved — 100 4 cycles 001 1 cycle — 101 5 cycles 010 2 cycles — 110 6 cycles 011 3 cycles — 111 7 cycles
19–21	WR_DATA_DELAY	Write command to write data strobe timing adjustment. Controls the amount o delay applied to the data and data strobes for writes. See Section 8.5.6, "DDR SDRAM Write Timing Adjustments," for details. The write preamble typically is driven high for 1/2 DRAM cycle, and then it is driven low for 1/2 DRAM cycle. However, for WR_DATA_DELAY settings of 0 clocks and 1/4 clocks, the write preamble is driven low for the entire DRAM cycle. If the preamble needs to switch high first (to meet DDR3 specifications), then these values should not be used. 000 0 clock delay — 100 1 clock delay 001 1/4 clock delay — 101 5/4 clock delay 010 1/2 clock delay — 110 3/2 clock delay 011 3/4 clock delay — 111 Reserved
22	—	Reserved

Table 8-12. TIMING_CFG_2 Field Descriptions (continued)

Bits	Name	Description
23–25	CKE_PLS	Minimum CKE pulse width (t_{CKE}). 000 Reserved 001 1 clock 010 2 clocks 011 3 clocks 100 4 clocks 101 5 clocks 110 6 clocks 111 7 clocks
26–31	FOUR_ACT	Window for four activates (t_{FAW}). This is applied to DDR2/DDR3 with eight logical banks only. 000000 Reserved 000001 1 cycle 000010 2 cycles 000011 3 cycles 000100 4 cycles ... 011110 30 cycles 011111 31 cycles 100000 32 cycles 100001–111111 Reserved

[1] For CPO decodings other than 00000 and 11111, 'READ_LAT' is rounded up to the next integer value.

8.4.1.8 DDR SDRAM Control Configuration (DDR_SDRAM_CFG)

The DDR SDRAM control configuration register, shown in Figure 8-9, enables the interface logic and specifies certain operating features such as self refreshing, error checking and correcting, registered DIMMs, and dynamic power management.

Offset 0x110 Access: Read/Write

	0	1	2	3	4	5	7	8	9	10	11	12	13	14	15
R/W	MEM_EN	SREN	ECC_EN	RD_EN	—	SDRAM_TYPE		—		DYN_PWR	DBW		8_BE	NCAP	3T_EN
Reset	0	0	0	0	0	0	1 1	0	0	0	0	0	0	0	0

	16	17	23	24	25	26	27	28	29	30	31
R/W	2T_EN	BA_INTLV_CTL		—		x32_EN	PCHB8	HSE	—	MEM_HALT	BI
Reset	All zeros										

Figure 8-9. DDR SDRAM Control Configuration Register (DDR_SDRAM_CFG)

Table 8-13 describes the DDR_SDRAM_CFG fields.

Table 8-13. DDR_SDRAM_CFG Field Descriptions

Bits	Name	Description
0	MEM_EN	DDR SDRAM interface logic enable. 0 SDRAM interface logic is disabled. 1 SDRAM interface logic is enabled. Must not be set until all other memory configuration parameters have been appropriately configured by initialization code.
1	SREN	Self refresh enable (during sleep). 0 SDRAM self refresh is disabled during sleep. Whenever self-refresh is disabled, the system is responsible for preserving the integrity of SDRAM during sleep. 1 SDRAM self refresh is enabled during sleep.

Table 8-13. DDR_SDRAM_CFG Field Descriptions (continued)

Bits	Name	Description
2	ECC_EN	ECC enable. Note that non-correctable read errors may cause the assertion of *core_fault_in*, which causes the core to generate a machine check interrupt unless it is disabled (by clearing HID1[RFXE]). If RFXE is zero and this error occurs, ERR_DISABLE[MBED] and ERR_INT_EN[MBEE] must be zero and ECC_EN must be one to ensure an interrupt is generated. 0 No ECC errors are reported. No ECC interrupts are generated. 1 ECC is enabled.
3	RD_EN	Registered DIMM enable. Specifies the type of DIMM used in the system. 0 Indicates unbuffered DIMMs. 1 Indicates registered DIMMs. **Note:** RD_EN and 2T_EN must not both be set at the same time.
4	—	Reserved
5–7	SDRAM_TYPE	Type of SDRAM device to be used. This field is used when issuing the automatic hardware initialization sequence to DRAM through Mode Register Set and Extended Mode Register Set commands. 000–001Reserved 010 Reserved 011 DDR2 SDRAM 100 Reserved 101 Reserved 110 Reserved 111 DDR3 SDRAM
8–9	—	Reserved
10	DYN_PWR	Dynamic power management mode 0 Dynamic power management mode is disabled. 1 Dynamic power management mode is enabled. If there is no ongoing memory activity, the SDRAM CKE signal is negated.
11–12	DBW	DRAM data bus width. 00 Reserved 01 32-bit bus is used 10 16-bit bus is used 11 Reserved
13	8_BE	8-beat burst enable. 0 4-beat bursts are used on the DRAM interface. 1 8-beat bursts are used on the DRAM interface. **Note:** DDR2 must use 4-beat bursts when using 32-bit bus mode **Note:** DDR3 must use 8-beat bursts when using 32-bit bus mode
14	NCAP	Non-concurrent auto-precharge. Some older DDR DRAMs do not support concurrent auto precharge. If one of these devices is used, then this bit needs to be set if auto precharge is used. 0 DRAMs in system support concurrent auto-precharge. 1 DRAMs in system do not support concurrent auto-precharge.

Table 8-13. DDR_SDRAM_CFG Field Descriptions (continued)

Bits	Name	Description
15	3T_EN	Enable 3T timing. This field cannot be set if DDR_SDRAM_CFG[2T_EN] is also set. This field cannot be used with a 32-bit bus if 4-beat bursts are used. 0 1T timing is enabled if 2T_EN is cleared. The DRAM command/address are held for only 1 cycle on the DRAM bus. 1 3T timing is enabled. The DRAM command/address are held for 3 full cycles on the DRAM bus for every DRAM transaction. However, the chip select is only held for the third cycle.
16	2T_EN	Enable 2T timing. This field should not be set if DDR_SDrAM_CFG[3T_EN] is set. 0 1T timing is enabled if 3T_EN is cleared. The DRAM command/address is held for only 1 cycle on the DRAM bus. 1 2T timing is enabled. The DRAM command/address are held for 2 full cycles on the DRAM bus for every DRAM transaction. However, the chip select is only held for the second cycle. **Note:** RD_EN and 2T_EN must not both be set at the same time.
17–23	BA_INTLV_CTL	Bank (chip select) interleaving control. Set this field only if you wish to use bank interleaving. (All unlisted field values are reserved.) 0000000No external memory banks are interleaved 1000000External memory banks 0 and 1 are interleaved
24–25	—	Reserved
26	x32_EN	x32 enable. 0 Either x8 or x16 discrete DRAM chips are used. In this mode, each data byte has a dedicated corresponding data strobe. 1 x32 discrete DRAM chips are used. In this mode, DQS0 is used to capture DQ[0:31].
27	PCHB8	Precharge bit 8 enable. 0 MA[10] is used to indicate the auto-precharge and precharge all commands. 1 MA[8] is used to indicate the auto-precharge and precharge all commands. If x32_EN is cleared, then PCHB8 should be cleared as well.
28	HSE	Global half-strength override Sets I/O driver impedance to half strength. This impedance is used by the MDIC, address/command, data, and clock impedance values, but only if automatic hardware calibration is disabled and the corresponding group's software override is disabled in the DDR control driver register(s) described in Section 8.4.1.29, “DDR Control Driver Register 1 (DDRCDR_1).” This bit should be cleared if using automatic hardware calibration. 0 I/O driver impedance is configured to full strength. 1 I/O driver impedance is configured to half strength.
29	—	Reserved

Table 8-13. DDR_SDRAM_CFG Field Descriptions (continued)

Bits	Name	Description
30	MEM_HALT	DDR memory controller halt. When this bit is set, the memory controller does not accept any new data read/write transactions to DDR SDRAM until the bit is cleared again. This can be used when bypassing initialization and forcing MODE REGISTER SET commands through software. 0 DDR controller accepts new transactions. 1 DDR controller finishes any remaining transactions, and then it remains halted until this bit is cleared by software.
31	BI	Bypass initialization 0 DDR controller cycles through initialization routine based on SDRAM_TYPE 1 Initialization routine is bypassed. Software is responsible for initializing memory through DDR_SDRAM_MODE2 register. If software is initializing memory, then the MEM_HALT bit can be set to prevent the DDR controller from issuing transactions during the initialization sequence. Note that the DDR controller does not issue a DLL reset to the DRAMs when bypassing the initialization routine, regardless of the value of DDR_SDRAM_CFG[DLL_RST_DIS]. If a DLL reset is required, then the controller should be forced to enter and exit self-refresh after the controller is enabled. See Section 8.4.1.16, “DDR Initialization Address (DDR_INIT_ADDR),” for details on avoiding ECC errors in this mode.

8.4.1.9 DDR SDRAM Control Configuration 2 (DDR_SDRAM_CFG_2)

The DDR SDRAM control configuration register 2, shown in Figure 8-10, provides more control configuration for the DDR controller.

Offset 0x114 Access: Read/Write

	0	1	2	3	4	5	6	8	9	10	11	15
R W	FRC_SR	SR_IE	DLL_RST_DIS	—	DQS_CFG		—		ODT_CFG		—	
Reset	All zeros											

	16	19	20	24	25	26	27	28	29	30	31
R W	NUM_PR		—		OBC_CFG	AP_EN	D_INIT	—	RCW_EN	—	MD_EN
Reset	All zeros										

Figure 8-10. DDR SDRAM Control Configuration Register 2 (DDR_SDRAM_CFG_2)

Table 8-14 describes the DDR_SDRAM_CFG_2 fields.

Table 8-14. DDR_SDRAM_CFG_2 Field Descriptions

Bits	Name	Description
0	FRC_SR	Force self-refresh 0 DDR controller operates in normal mode. 1 DDR controller enters self-refresh mode.
1	SR_IE	Self-refresh interrupt enable The DDR controller can be placed into self refresh mode by forcing the PIC to assert $\overline{\text{IRQ_OUT}}$. This is considered a 'panic interrupt' by the DDR controller, and it enters self refresh as soon as possible. DDR_SDRAM_CFG[SREN] must also be set if the panic interrupt is used. 0 DDR controller does not enter self-refresh mode if panic interrupt is asserted. 1 DDR controller enters self-refresh mode if panic interrupt is asserted.
2	DLL_RST_DIS	DLL reset disable The DDR controller typically issues a DLL reset to the DRAMs when exiting self refresh. However, this function may be disabled by setting this bit during initialization. 0 DDR controller issues a DLL reset to the DRAMs when exiting self refresh. 1 DDR controller does not issue a DLL reset to the DRAMs when exiting self refresh.
3	—	Reserved
4–5	DQS_CFG	DQS configuration 00 Reserved 01 Differential DQS signals are used. 10 Reserved 11 Reserved
6–8	—	Reserved
9–10	ODT_CFG	ODT configuration This field defines how ODT is driven to the on-chip IOs. See Section 8.4.1.29, "DDR Control Driver Register 1 (DDRCDR_1)," which defines the termination value that is used. 00 Never assert ODT to internal IOs 01 Assert ODT to internal IOs only during writes to DRAM 10 Assert ODT to internal IOs only during reads to DRAM 11 Always keep ODT asserted to internal IOs
11–15	—	Reserved.
16–19	NUM_PR	Number of posted refreshes This determines how many posted refreshes, if any, can be issued at one time. Note that if posted refreshes are used, then this field, along with DDR_SDRAM_INTERVAL[REFINT], must be programmed such that the maximum t_{ras} specification cannot be violated. 0000 Reserved 0001 1 refresh is issued at a time 0010 2 refreshes is issued at a time 0011 3 refreshes is issued at a time ... 1000 8 refreshes is issued at a time 1001–1111 Reserved
20–24	—	Reserved

Table 8-14. DDR_SDRAM_CFG_2 Field Descriptions (continued)

Bits	Name	Description
25	OBC_CFG	On-The-Fly Burst Chop Configuration Determines whether on-the-fly Burst Chop is used. This bit should only be set if DDR3 memories are used. If on-the-fly Burst Chop mode is not used with DDR3 memories, then fixed Burst Chop mode may be used if the proper turnaround times are programmed into TIMING_CFG_0 and TIMING_CFG_4. DDR_SDRAM_CFG[8_BE] should be cleared for both on-the-fly Burst Chop mode or fixed Burst Chop mode when using a 64-bit data bus with DDR3 memories. 0 On-the-fly Burst Chop mode is disabled. Fixed burst lengths as defined in DDR_SDRAM_CFG[8_BE] are used. If fixed Burst Chop is used (with DDR3 memories), then DDR_SDRAM_CFG[8_BE] should be cleared. 1 On-the-fly Burst Chop mode is used. DDR_SDRAM_CFG[8_BE] should be cleared for on-the-fly Burst Chop mode. DDR_SDRAM_CFG[DBW] should also be cleared for on-the-fly Burst Chop mode
26	AP_EN	Address Parity Enable Determines whether address parity is generated and checked for the address and control signals when using registered DIMMs. If address parity is used, the MAPAR_OUT and $\overline{\text{MAPAR_ERR}}$ pins are used to drive the parity bit and to receive errors from the open-drain parity error signal. Even parity is used, and parity is generated for the MA[15:0], MBA[2:0], $\overline{\text{MRAS}}$, $\overline{\text{MCAS}}$, $\overline{\text{MWE}}$ signals. Parity does not generate for the MCKE[0:1], MODT[0:1], or $\overline{\text{MCS}}$[0:1] signals. Note that address parity should not be used for non-zero values of TIMING_CFG_3[CNTL_ADJ]. 0 Address parity is not used 1 Address parity is used
27	D_INIT	DRAM data initialization This bit is set by software, and it is cleared by hardware. If software sets this bit before the memory controller is enabled, the controller automatically initializes DRAM after it is enabled. This bit is automatically cleared by hardware once the initialization is completed. This data initialization bit should only be set when the controller is idle. 0 There is not data initialization in progress, and no data initialization is scheduled 1 The memory controller initializes memory once it is enabled. This bit remains asserted until the initialization is complete. The value in DDR_DATA_INIT register is used to initialize memory.
28	—	Reserved
29	RCW_EN	Register Control Word Enable If DDR3 registered DIMMs are used, it may be necessary to write the register control words before issuing commands to DRAM. If this bit is set, the controller will write the register control words after DDR_SDRAM_CFG[MEM_EN] is set, unless DDR_SDRAM_CFG[BI] is set. The register control words are written with the values in DDR_SDRAM_RCW_1 and DDR_SDRAM_RCW_2. 0 Register control words will not be automatically written during DRAM initialization 1 Register control words are automatically written during DRAM initialization. This bit should only be set if DDR3 registered DIMMs are used, and the default settings need to be modified.
30	—	Reserved
31	MD_EN	Mirrored DIMM Enable Some DDR3 DIMMs are mirrored, where certain MA and MBA pins are mirrored on one side of the DIMM. When this bit is set, the controller will know to swap these signals before transmitting to the DRAM. The controller will assume that CS1 and CS3 are the ‘mirrored’ ranks of memory. The following signals are mirrored (MBA[0] vs MBA[1]; MA[3] vs MA[4]; MA[5] vs MA[6]; MA[7] vs MA[8]). 0 Mirrored DIMMs are not used 1 Mirrored DIMMs are used

8.4.1.10 DDR SDRAM Mode Configuration (DDR_SDRAM_MODE)

The DDR SDRAM mode configuration register, shown in Figure 8-11, sets the values loaded into the DDR's mode registers.

Figure 8-11. DDR SDRAM Mode Configuration Register (DDR_SDRAM_MODE)

Table 8-15 describes the DDR_SDRAM_MODE fields.

Table 8-15. DDR_SDRAM_MODE Field Descriptions

Bits	Name	Description
0–15	ESDMODE	Extended SDRAM mode Specifies the initial value loaded into the DDR SDRAM extended mode register. The range and meaning of legal values is specified by the DDR SDRAM manufacturer. When this value is driven onto the address bus (during the DDR SDRAM initialization sequence), MA[0] presents the lsb of ESDMODE, which, in the big-endian convention shown in Figure 8-11, corresponds to ESDMODE[15]. The msb of the SDRAM extended mode register value must be stored at ESDMODE[0]. The value programmed into this field is also used for writing MR1 during write leveling for DDR3, although the bits specifically related to the write leveling scheme are handled automatically by the DDR controller. Even if DDR_SDRAM_CFG[BI] is set, this field is still used during write leveling. The write leveling enable bit should be cleared by software in this field.
16–31	SDMODE	SDRAM mode Specifies the initial value loaded into the DDR SDRAM mode register. The range of legal values is specified by the DDR SDRAM manufacturer. When this value is driven onto the address bus (during DDR SDRAM initialization), MA[0] presents the lsb of SDMODE, which, in the big-endian convention shown in Figure 8-11, corresponds to SDMODE[15]. The msb of the SDRAM mode register value must be stored at SDMODE[0]. Because the memory controller forces SDMODE[7] to certain values depending on the state of the initialization sequence, (for resetting the SDRAM's DLL) the corresponding bits of this field are ignored by the memory controller. Note that SDMODE[7] is mapped to MA[8].

8.4.1.11 DDR SDRAM Mode 2 Configuration (DDR_SDRAM_MODE_2)

The DDR SDRAM mode 2 configuration register, shown in Figure 8-12, sets the values loaded into the DDR's extended mode 2 and 3 registers (for DDR2 and DDR3).

Figure 8-12. DDR SDRAM Mode 2 Configuration Register (DDR_SDRAM_MODE_2)

Table 8-16 describes the DDR_SDRAM_MODE_2 fields.

Table 8-16. DDR_SDRAM_MODE_2 Field Descriptions

Bits	Name	Description
0–15	ESDMODE2	Extended SDRAM mode 2 Specifies the initial value loaded into the DDR SDRAM extended 2 mode register. The range and meaning of legal values is specified by the DDR SDRAM manufacturer. When this value is driven onto the address bus (during the DDR SDRAM initialization sequence), MA[0] presents the lsb bit of ESDMODE2, which, in the big-endian convention shown in Figure 8-12, corresponds to ESDMODE2[15]. The msb of the SDRAM extended mode 2 register value must be stored at ESDMODE2[0].
16–31	ESDMODE3	Extended SDRAM mode 3 Specifies the initial value loaded into the DDR SDRAM extended 3 mode register. The range of legal values of legal values is specified by the DDR SDRAM manufacturer. When this value is driven onto the address bus (during DDR SDRAM initialization), MA[0] presents the lsb of ESDMODE3, which, in the big-endian convention shown in Figure 8-12, corresponds to ESDMODE3[15]. The msb of the SDRAM extended mode 3 register value must be stored at ESDMODE3[0].

8.4.1.12 DDR SDRAM Mode Control Register (DDR_SDRAM_MD_CNTL)

The DDR SDRAM mode control register, shown in Figure 8-13, allows the user to carry out the following tasks:

- Issue a mode register set command to a particular chip select
- Issue an immediate refresh to a particular chip select
- Issue an immediate precharge or precharge all command to a particular chip select
- Force the CKE signals to a specific value

Offset 0x120 Access: Read/Write

	0	1	2 3	4	5 7	8	9	10 11	12 13 15	16 31
R W	MD_EN	—	CS_SEL	—	MD_SEL	SET_REF	SET_PRE	CKE_CNTL	—	MD_VALUE
Reset	All zeros									

Figure 8-13. DDR SDRAM Mode Control Register (DDR_SDRAM_MD_CNTL)

Table 8-17 describes the fields of this register. Table 8-18 shows the user how to set the fields of this register to accomplish the above tasks.

NOTE

Note that MD_EN, SET_REF, and SET_PRE are mutually exclusive; only one of these fields can be set at a time.

Table 8-17. DDR_SDRAM_MD_CNTL Field Descriptions

Bits	Name	Description
0	MD_EN	Mode enable Setting this bit specifies that valid data in MD_VALUE is ready to be written to DRAM as one of the following commands: • MODE REGISTER SET • EXTENDED MODE REGISTER SET • EXTENDED MODE REGISTER SET 2 • EXTENDED MODE REGISTER SET 3 The specific command to be executed is selected by setting MD_SEL. In addition, the chip select must be chosen by setting CS_SEL. MD_EN is set by software and cleared by hardware once the command has been issued. 0 Indicates that no mode register set command needs to be issued. 1 Indicates that valid data contained in the register is ready to be issued as a mode register set command.
1	—	Reserved
2–3	CS_SEL	Select chip select Specifies the chip select that is driven active due to any command forced by software in DDR_SDRAM_MD_CNTL. 00 Chip select 0 is active 01 Chip select 1 is active 10 Reserved 11 Reserved
4	—	Reserved
5–7	MD_SEL	Mode register select MD_SEL specifies one of the following: • During a mode select command, selects the SDRAM mode register to be changed • During a precharge command, selects the SDRAM logical bank to be precharged. A precharge all command ignores this field. • During a refresh command, this field is ignored. Note that MD_SEL contains the value that is presented onto the memory bank address pins (MBA*n*) of the DDR controller. 000 MR 001 EMR 010 EMR2 011 EMR3
8	SET_REF	Set refresh Forces an immediate refresh to be issued to the chip select specified by DDR_SDRAM_MD_CNTL[CS_SEL]. This bit is set by software and cleared by hardware once the command has been issued. 0 Indicates that no refresh command needs to be issued. 1 Indicates that a refresh command is ready to be issued.

Table 8-17. DDR_SDRAM_MD_CNTL Field Descriptions (continued)

Bits	Name	Description
9	SET_PRE	Set precharge Forces a precharge or precharge all to be issued to the chip select specified by DDR_SDRAM_MD_CNTL[CS_SEL]. This bit is set by software and cleared by hardware once the command has been issued. 0 Indicates that no precharge all command needs to be issued. 1 Indicates that a precharge all command is ready to be issued.
10–11	CKE_CNTL	Clock enable control Allows software to globally clear or set all CKE signals issued to DRAM. Once software has forced the value driven on CKE, that value continues to be forced until software clears the CKE_CNTL bits. At that time, the DDR controller continues to drive the CKE signals to the same value forced by software until another event causes the CKE signals to change (such as, self refresh entry/exit, power down entry/exit). 00 CKE signals are not forced by software. 01 CKE signals are forced to a low value by software. 10 CKE signals are forced to a high value by software. 11 Reserved
12–15	—	Reserved
16–31	MD_VALUE	Mode register value This field, which specifies the value that is presented on the memory address pins of the DDR controller during a mode register set command, is significant only when this register is used to issue a mode register set command or a precharge or precharge all command. For a mode register set command, this field contains the data to be written to the selected mode register. For a precharge command, only bit five is significant: 0 Issue a precharge command; MD_SEL selects the logical bank to be precharged 1 Issue a precharge all command; all logical banks are precharged

Table 8-18 shows how DDR_SDRAM_MD_CNTL fields should be set for each of the tasks described above.

Table 8-18. Settings of DDR_SDRAM_MD_CNTL Fields

Field	Mode Register Set	Refresh	Precharge	Clock Enable Signals Control
MD_EN	1	0	0	—
SET_REF	0	1	0	—
SET_PRE	0	0	1	—
CS_SEL	Chooses chip select (CS)			—
MD_SEL	Select mode register. See Table 8-17.	—	Selects logical bank	—
MD_VALUE	Value written to mode register	—	Only bit five is significant. See Table 8-17.	—
CKE_CNTL	0	0	0	See Table 8-17.

8.4.1.13 DDR SDRAM Interval Configuration (DDR_SDRAM_INTERVAL)

The DDR SDRAM interval configuration register, shown in Figure 8-14, sets the number of DRAM clock cycles between bank refreshes issued to the DDR SDRAMs. In addition, the number of DRAM cycles that a page is maintained after it is accessed is provided here.

Figure 8-14. DDR SDRAM Interval Configuration Register (DDR_SDRAM_INTERVAL)

Table 8-19 describes the DDR_SDRAM_INTERVAL fields.

Table 8-19. DDR_SDRAM_INTERVAL Field Descriptions

Bits	Name	Description
0–15	REFINT	Refresh interval Represents the number of memory bus clock cycles between refresh cycles. Depending on DDR_SDRAM_CFG_2[NUM_PR], some number of rows are refreshed in each DDR SDRAM physical bank during each refresh cycle. The value for REFINT depends on the specific SDRAMs used and the interface clock frequency. Refreshes are not issued when the REFINT is set to all 0s.
16–17	—	Reserved
18–31	BSTOPRE	Precharge interval Sets the duration (in memory bus clocks) that a page is retained after a DDR SDRAM access. If BSTOPRE is zero, the DDR memory controller uses auto-precharge read and write commands rather than operating in page mode. This is called global auto-precharge mode.

8.4.1.14 DDR SDRAM Data Initialization (DDR_DATA_INIT)

The DDR SDRAM data initialization register, shown in Figure 8-15, provides the value that is used to initialize memory if DDR_SDRAM_CFG2[D_INIT] is set.

Figure 8-15. DDR SDRAM Data Initialization Configuration Register (DDR_DATA_INIT)

Table 8-20 describes the DDR_DATA_INIT fields.

Table 8-20. DDR_DATA_INIT Field Descriptions

Bits	Name	Description
0–31	INIT_VALUE	Initialization value. Represents the value that DRAM is initialized with if DDR_SDRAM_CFG2[D_INIT] is set.

8.4.1.15 DDR SDRAM Clock Control (DDR_SDRAM_CLK_CNTL)

The DDR SDRAM clock control configuration register, shown in Figure 8-16, provides a 1/8-cycle clock adjustment.

Offset 0x130 Access: Read/Write

	0–4	5–8	9–31
R/W	—	CLK_ADJUST	—
Reset	0 0 0 0	0 0 1 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

Figure 8-16. DDR SDRAM Clock Control Configuration Register (DDR_SDRAM_CLK_CNTL)

Table 8-21 describes the DDR_SDRAM_CLK_CNTL fields.

Table 8-21. DDR_SDRAM_CLK_CNTL Field Descriptions

Bits	Name	Description
0–4	—	Reserved
5–8	CLK_ADJUST	Clock adjust 0000 Clock is launched aligned with address/command 0001 Clock is launched 1/8 applied cycle after address/command 0010 Clock is launched 1/4 applied cycle after address/command 0011 Clock is launched 3/8 applied cycle after address/command 0100 Clock is launched 1/2 applied cycle after address/command 0101 Clock is launched 5/8 applied cycle after address/command 0110 Clock is launched 3/4 applied cycle after address/command 0111 Clock is launched 7/8 applied cycle after address/command 1000 Clock is launched 1 applied cycle after address/command 1001–1111 Reserved
9–31	—	Reserved

8.4.1.16 DDR Initialization Address (DDR_INIT_ADDR)

The DDR SDRAM initialization address register, shown in Figure 8-17, provides the address that is used for the data strobe to data skew adjustment and automatic $\overline{\text{CAS}}$ to preamble calibration after POR.

NOTE

After the skew adjustment, this address contains bad ECC data. This is not important at POR, as all of memory should be subsequently initialized if ECC is enabled (either by software or through the use of DDR_SDRAM_CFG_2[D_INIT]).

If an $\overline{\text{HRESET}}$ has been issued after the DRAM is in self-refresh mode, however, memory is not initialized, so this address should be written to using an 8- or 32-byte transaction to avoid possible ECC errors if this address could later be accessed.

Figure 8-17. DDR Initialization Address Configuration Register (DDR_INIT_ADDR)

Table 8-22 describes the DDR_INIT_ADDR fields.

Table 8-22. DDR_INIT_ADDR Field Descriptions

Bits	Name	Description
0–31	INIT_ADDR	Initialization address. Represents the address that is used for the data strobe to data skew adjustment and automatic CAS to preamble calibration at POR. This address is written to during the initialization sequence.

8.4.1.17 DDR Initialization Enable Extended Address (DDR_INIT_EXT_ADDR)

The DDR SDRAM initialization extended address register, shown in Figure 8-18, provides the extended address that is used for the data strobe to data skew adjustment and automatic $\overline{\text{CAS}}$ to preamble calibration after POR.

Figure 8-18. DDR Initialization Extended Address Configuration Register (DDR_INIT_EXT_ADDR)

Table 8-23 describes the DDR_INIT_EXT_ADDR fields.

Table 8-23. DDR_INIT_EXT_ADDR Field Descriptions

Bits	Name	Description
0	UIA	Use initialization address 0 Use the default address for training sequence as calculated by the controller. This is the first valid address in the first enabled chip select. 1 Use the initialization address programmed in DDR_INIT_ADDR and DDR_INIT_EXT_ADDR.
1–27	—	Reserved
28–31	INIT_EXT_ADDR	Initialization extended address Represents the extended address that is used for the data strobe to data skew adjustment and automatic CAS to preamble calibration at POR. This extended address is written to during the initialization sequence.

8.4.1.18 DDR SDRAM Timing Configuration 4 (TIMING_CFG_4)

The DDR SDRAM timing configuration 4 register, shown in Figure 8-19, provides additional timing fields required to support DDR3 memories.

Offset 0x160 Access: Read/Write

	0–3	4–7	8–11	12–15	16–29	30–31
R W	RWT	WRT	RRT	WWT	—	DLL_LOCK
Reset	All zeros					

Figure 8-19. DDR SDRAM Timing Configuration 4 Register (TIMING_CFG_4)

Table 8-24 describes the TIMING_CFG_4 fields.

Table 8-24. TIMING_CFG_4 Field Descriptions

Bits	Name	Description
0–3	RWT	Read-to-write turnaround for same chip select Specifies how many cycles are added between a read to write turnaround for transactions to the same chip select. If a value of 0000 is chosen, then the DDR controller uses the value used for transactions to different chip selects, as defined in TIMING_CFG_0[RWT]. This field can be used to improve performance when operating in burst-chop mode by forcing transactions to the same chip select to use extra cycles, while transaction to different chip selects can utilize the tri-state time on the DRAM interface. Regardless of the value that is set in this field, the value defined by TIMING_CFG_0[RWT] also is met before issuing a write command. 0000 Default 1000 8 clocks 0001 1 clock 1001 9 clocks 0010 2 clocks 1010 10 clocks 0011 3 clocks 1011 11 clocks 0100 4 clocks 1100 12 clocks 0101 5 clocks 1101 13 clocks 0110 6 clocks 1110 14 clocks 0111 7 clocks 1111 15 clocks

Table 8-24. TIMING_CFG_4 Field Descriptions (continued)

Bits	Name	Description
4–7	WRT	Write-to-read turnaround for same chip select Specifies how many cycles are added between a write to read turnaround for transactions to the same chip select. If a value of 0000 is chosen, then the DDR controller uses the value used for transactions to different chip selects, as defined in TIMING_CFG_0[WRT]. This field can be used to improve performance when operating in burst-chop mode by forcing transactions to the same chip select to use extra cycles, while transaction to different chip selects can utilize the tri-state time on the DRAM interface. Regardless of the value that is set in this field, the value defined by TIMING_CFG_0[WRT] also is met before issuing a read command. 0000 Default 1000 8 clocks 0001 1 clock 1001 9 clocks 0010 2 clocks 1010 10 clocks 0011 3 clocks 1011 11 clocks 0100 4 clocks 1100 12 clocks 0101 5 clocks 1101 13 clocks 0110 6 clocks 1110 14 clocks 0111 7 clocks 1111 15 clocks
8–11	RRT	Read-to-read turnaround for same chip select Specifies how many cycles are added between reads to the same chip select. If a value of 0000 is chosen, then 2 cycles are required between read commands to the same chip select if 4-beat bursts are used (4 cycles are required if 8-beat bursts are used). Note that DDR3 does not support 4-beat bursts. However, this field may be used to add extra cycles when burst-chop mode is used, and the DDR controller must wait 4 cycles for read-to-read transactions to the same chip select. 0000 BL/2 clocks 1000 BL/2 + 8 clocks 0001 BL/2 + 1 clock 1001 BL/2 + 9 clocks 0010 BL/2 + 2 clocks 1010 BL/2 + 10 clocks 0011 BL/2 + 3 clocks 1011 BL/2 + 11 clocks 0100 BL/2 + 4 clocks 1100 BL/2 + 12 clocks 0101 BL/2 + 5 clocks 1101 BL/2 + 13 clocks 0110 BL/2 + 6 clocks 1110 BL/2 + 14 clocks 0111 BL/2 + 7 clocks 1111 BL/2 + 15 clocks
12–15	WWT	Write-to-write turnaround for same chip select Specifies how many cycles are added between writes to the same chip select. If a value of 0000 is chosen, then 2 cycles are required between write commands to the same chip select if 4-beat bursts are used (4 cycles are required if 8-beat bursts are used). Note that DDR3 does not support 4-beat bursts. However, this field may be used to add extra cycles when burst-chop mode is used, and the DDR controller must wait 4 cycles for write-to-write transactions to the same chip select. 0000 BL/2 clocks 1000 BL/2 + 8 clocks 0001 BL/2 + 1 clock 1001 BL/2 + 9 clocks 0010 BL/2 + 2 clocks 1010 BL/2 + 10 clocks 0011 BL/2 + 3 clocks 1011 BL/2 + 11 clocks 0100 BL/2 + 4 clocks 1100 BL/2 + 12 clocks 0101 BL/2 + 5 clocks 1101 BL/2 + 13 clocks 0110 BL/2 + 6 clocks 1110 BL/2 + 14 clocks 0111 BL/2 + 7 clocks 1111 BL/2 + 15 clocks
16–29	—	Reserved
30–31	DLL_LOCK	DDR SDRAM DLL Lock Time. This provides the number of cycles that it takes for the DRAMs DLL to lock at POR and after exiting self refresh. The controller waits the specified number of cycles before issuing any commands after exiting POR or self refresh. 00 200 clocks 10 Reserved 01 512 clocks 11 Reserved

8.4.1.19 DDR SDRAM Timing Configuration 5 (TIMING_CFG_5)

The DDR SDRAM timing configuration 5 register, shown in Figure 8-20, provides additional timing fields required to support DDR3 memories.

Offset 0x164 Access: Read/Write

	0–2	3–7	8	9–11	12–14	15–19	20	21–23	24–31
R W	—	RODT_ON	—	RODT_OFF	—	WODT_ON	—	WODT_OFF	—
Reset	All zeros								

Figure 8-20. DDR SDRAM Timing Configuration 5 Register (TIMING_CFG_5)

Table 8-25 describes the TIMING_CFG_5 fields.

Table 8-25. TIMING_CFG_5 Field Descriptions

Bits	Name	Description
0–2	—	Reserved
3–7	RODT_ON	Read to ODT on Specifies the number of cycles that passes from when a read command is placed on the DRAM bus until the assertion of the relevant ODT signal(s). The default case (00000) provides a decode of RL – 3 cycles to support legacy of past products. RL is the read latency, derived from CAS latency + additive latency. If 2T/3T timing is used, one/two extra cycle(s) is/are automatically added to the value selected in this field. 00000 RL 3 clocks — 10000 15 clocks 00001 0 clocks — 10001 16 clocks 00010 1 clocks — 10010 17 clocks 00011 2 clocks — 10011 18 clocks . — . . — . . — . 011111 14 clocks — 11111 30 clocks
8	—	Reserved
9–11	RODT_OFF	Read to ODT off Specifies the number of cycles that the relevant ODT signal(s) remains asserted for each read transaction. The default case (000) leaves the ODT signal(s) asserted for 3 DRAM cycles. 000 3 clocks — 100 4 clocks 001 1 clock — 101 5 clocks 010 2 clocks — 110 6 clocks 011 3 clocks — 111 7 clocks
12–14	—	Reserved

Table 8-25. TIMING_CFG_5 Field Descriptions (continued)

Bits	Name	Description
15–19	WODT_ON	Write to ODT On Specifies the number of cycles that passes from when a write command is placed on the DRAM bus until the assertion of the relevant ODT signal(s). The default case (00000) provides a decode of WL – 3 cycles to support legacy of past products. WL is the write latency, derived from Write Latency + Additive Latency. If 2T/3T timing is used, one/two extra cycle(s) is/are automatically added to the value selected in this field. 00000WL – 3 clocks 1000015 clocks 000010 clocks 1000116 clocks 000101 clocks 1001017 clocks 000112 clocks 1001118 clocks . . . . . . 01111 14 clocks 11111 30 clocks
20	—	Reserved
21–23	WODT_OFF	Write to ODT Off Specifies the number of cycles that the relevant ODT signal(s) remains asserted for each write transaction. The default case (000) leaves the ODT signal(s) asserted for 3 DRAM cycles. 000 3 clocks 100 4 clocks 001 1 clock 101 5 clocks 010 2 clocks 110 6 clocks 011 3 clocks 111 7 clocks
24–31	—	Reserved

8.4.1.20 DDR ZQ Calibration Control (DDR_ZQ_CNTL)

The DDR ZQ calibration control register, shown in Figure 8-21, provides the enable and controls required for ZQ calibration when using DDR3 SDRAM devices.

There is a limitation for various DRAM timing parameters when ZQ calibration is used. The following factors are involved in this limitation:

- DDR_ZQ_CNTL[ZQOPER]
- DDR_ZQ_CNTL[ZQCS]
- TIMING_CFG_1[PRETOACT]
- TIMING_CFG_1[REFREC]
- DDR_SDRAM_INTERVAL[REFINT]
- the number of chip selects enabled

If the following condition is true:

$$[((\text{DDR_ZQ_CNTL[ZQOPER]} + \text{DDR_ZQ_CNTL[ZQCS]}) \times (\#\text{ enabled chip selects})) + \text{TIMING_CFG_1[PRETOACT]} + \text{TIMING_CFG_1[REFREC]} + 2t_{CK}] > (\text{DDR_SDRAM_INTERVAL[REFINT]}),$$

then it is possible that one refresh is skipped when the controller is exiting self refresh. If this is an issue, then posted refreshes could be used to extend the refresh interval. Another alternative is to use the

DDR_SDRAM_MD_CNTL register to force an extra refresh to each chip select after exiting self refresh mode. However, DDR3 timing parameters for most devices/frequencies do not allow for a refresh to be missed.

Offset 0x170 Access: Read/Write

	0	1–3	4–7	8–11	12–15	16–19	20–23	24–31
R/W	ZQ_EN	—	ZQINIT	—	ZQOPER	—	ZQCS	—
Reset	All zeros							

Figure 8-21. DDR ZQ Calibration Control Register (DDR_ZQ_CNTL)

Table 8-26 describes the DDR_ZQ_CNTL fields.

Table 8-26. DDR_ZQ_CNTL Field Descriptions

Bits	Name	Description
0	ZQ_EN	ZQ Calibration Enable. This bit determines if ZQ calibration is used. This bit should only be set if DDR3 memory is used (DDR_SDRAM_CFG[SDRAM_TYPE] = 3'b111). 0 ZQ Calibration is not used. 1 ZQ Calibration is used. A ZQCL command is issued by the DDR controller after POR and anytime the DDR controller is exiting self refresh. A ZQCS command is issued every 32 refresh sequences to account for VT variations.
1–3	—	Reserved
4–7	ZQINIT	POR ZQ Calibration Time (t_{ZQinit}). Determines the number of cycles that must be allowed for DRAM ZQ calibration at POR. Each chip select is calibrated separately, and this time must elapse after the ZQCL command is issued for each chip select before a separate command may be issued. 0000–0110 Reserved 0111 128 clocks 1000 256 clocks 1001 512 clocks 1010 1024 clocks 1011–1111 Reserved
8–11	—	Reserved
12–15	ZQOPER	Normal Operation Full Calibration Time (t_{ZQoper}). Determines the number of cycles that must be allowed for DRAM ZQ calibration when exiting self refresh. Each chip select is calibrated separately, and this time must elapse after the ZQCL command is issued for each chip select before a separate command may be issued. 0000-0110 Reserved 0111 128 clocks 1000 256 clocks 1001 512 clocks 1010 1024 clocks 1011–1111 Reserved
16–19	—	Reserved

Table 8-26. DDR_ZQ_CNTL Field Descriptions (continued)

Bits	Name	Description
20–23	ZQCS	Normal Operation Short Calibration Time (t_{ZQCS}). Determines the number of cycles that must be allowed for DRAM ZQ calibration during dynamic calibration which is issued every 32 refresh cycles. Each chip select is calibrated separately, and this time must elapse after the ZQCS command is issued for each chip select before a separate command may be issued. 0000 1 clocks 0001 2 clocks 0010 4 clocks 0011 8 clocks 0100 16 clocks 0101 32 clocks 0110 64 clocks 0111 128 clocks 1000 256 clocks 1001 512 clocks 1010-1111 Reserved
24–31	—	Reserved

8.4.1.21 DDR Write Leveling Control (DDR_WRLVL_CNTL)

The DDR write leveling control register, shown in Figure 8-22, provides controls for write leveling, as it is supported for DDR3 memory devices.

Offset 0x174 Access: Read/Write

	0	1	4	5 7	8	9 11	12	13 15	16 19	20	21 23	24 26	27 31
R W	WRLVL_EN	—		WRLVL_MRD	—	WRLVL_ODTEN	—	WRLVL_DQSEN	WRLVL_SMPL	—	WRLVL_WLR	—	WRLVL-START
Reset	All zeros												

Figure 8-22. DDR Write Leveling Control Register (DDR_WRLVL_CNTL)

Table 8-27 describes the DDR_WRLVL_CNTL fields.

Table 8-27. DDR_WRLVL_CNTL Field Descriptions

Bits	Name	Description
0	WRLVL_EN	Write Leveling Enable This bit determines if write leveling is used. If this bit is set, then the DDR controller performs write leveling immediately after initializing the DRAM. This bit should only be set if DDR3 memory is used (DDR_SDRAM_CFG[SDRAM_TYPE] = 3'b111). 0 Write leveling is not used 1 Write leveling is used
1–4	—	Reserved

Table 8-27. DDR_WRLVL_CNTL Field Descriptions (continued)

Bits	Name	Description
5–7	WRLVL_MRD	First DQS pulse rising edge after margining mode is programmed (t_{WL_MRD}). Determines how many cycles to wait after margining mode has been programmed before the first DQS pulse may be issued. This field is only relevant when DDR_WRLVL_CNTL[WRLVL_EN] is set. 000 1 clocks 001 2 clocks 010 4 clocks 011 8 clocks 100 16 clocks 101 32 clocks 110 64 clocks 111 128 clocks
8	—	Reserved
9–11	WRLVL_ODTEN	ODT delay after margining mode is programmed (t_{WL_ODTEN}). Determines how many cycles to wait after margining mode has been programmed until ODT may be asserted. This field is only relevant when DDR_WRLVL_CNTL[WRLVL_EN] is set. 000 1 clocks 001 2 clocks 010 4 clocks 011 8 clocks 100 16 clocks 101 32 clocks 110 64 clocks 111 128 clocks
12	—	Reserved
13–15	WRLVL_DQSEN	DQS/$\overline{DQS}$ delay after margining mode is programmed (t_{WL_DQSEN}). Determines how many cycles to wait after margining mode has been programmed until DQS may be actively driven. This field is only relevant when DDR_WRLVL_CNTL[WRLVL_EN] is set. 000 1 clocks 001 2 clocks 010 4 clocks 011 8 clocks 100 16 clocks 101 32 clocks 110 64 clocks 111 128 clocks

Table 8-27. DDR_WRLVL_CNTL Field Descriptions (continued)

Bits	Name	Description
16–19	WRLVL_SMPL	Write leveling sample time Determines the number of cycles that must pass before the data signals are sampled after a DQS pulse during margining mode. This field should be programmed at least 6 cycles higher than t_{WLO} to allow enough time for propagation delay and sampling of the prime data bits. This field is only relevant when DDR_WRLVL_CNTL[WRLVL_EN] is set. 0000 Reserved (if DDR_WRLVL_CNTL[WRLVL_EN] is set) 0001 1 clocks 0010 2 clocks 0011 3 clocks 0100 4 clocks 0101 5 clocks 1010 6 clocks 0111 7 clocks 1000 8 clocks 1001 9 clocks 1010 10 clocks 1011 11 clocks 1100 12 clocks 1101 13 clocks 1010 14 clocks 1111 15 clocks
20	—	Reserved
21–23	WRLVL_WLR	Write leveling repetition time Determines the number of cycles that must pass between DQS pulses during write leveling. This field is only relevant when DDR_WRLVL_CNTL[WRLVL_EN] is set. 000 1 clocks 001 2 clocks 010 4 clocks 011 8 clocks 100 16 clocks 101 32 clocks 110 64 clocks 111 128 clocks

Table 8-27. DDR_WRLVL_CNTL Field Descriptions (continued)

Bits	Name	Description
24–26	—	Reserved, should be cleared.
27–31	WRLVL_START	Write leveling start time. Determines the value to use for the DQS_ADJUST for the first sample when write leveling is enabled. 0000 0 clock delay 0001 1/8 clock delay 0010 1/4 clock delay 0011 3/8 clock delay 0100 1/2 clock delay 0101 5/8 clock delay 0110 3/4 clock delay 0111 7/8 clock delay 1000 1 clock delay 1001 9/8 clock delay 1010 5/4 clock delay 1011 11/8 clock delay 1100 3/2 clock delay 1101 13/8 clock delay 1110 7/4 clock delay 1111 15/8 clock delay

8.4.1.22 DDR Self-Refresh Counter (DDR_SR_CNTR)

The DDR self-refresh counter register, shown in Figure 8-23, can be programmed to force the DDR controller to enter self-refresh after a predefined period of idle time.

Offset 0x17C Access: Read/Write

	0–11	12–15	16–31
R/W	—	SR_IT	—
Reset		All zeros	

Figure 8-23. DDR Self-Refresh Counter Register (DDR_SR_CNTR)

Table 8-28 describes the DDR_SR_CNTR fields.

Table 8-28. DDR_SR_CNTR Field Descriptions

Bits	Name	Description
0–11	—	Reserved
12–15	SR_IT	Self Refresh Idle Threshold Defines the number of DRAM cycles that must pass while the DDR controller is idle before it will enter self refresh. Anytime a transaction is issued to the DDR controller, it will reset its internal counter. When a new transaction is received by the DDR controller, it will exit self refresh and reset its internal counter. If this field is zero, then the described power savings feature is disabled. In addition, if a non-zero value is programmed into this field, then the DDR controller will exit self refresh anytime a transaction is issued to the DDR controller, regardless of the reason self refresh was initially entered. If this field is set to a non-zero value, then DDR_SDRAM_CFG[SREN] must also be set. 0000 Automatic self refresh entry disabled 0001 2^10 DRAM clocks 0010 2^12 DRAM clocks 0011 2^14 DRAM clocks 0100 2^16 DRAM clocks 0101 2^18 DRAM clocks 0110 2^20 DRAM clocks 0111 2^22 DRAM clocks 1000 2^24 DRAM clocks 1001 2^26 DRAM clocks 1010 2^28 DRAM clocks 1011 2^30 DRAM clocks 1100-1111Reserved
16–31	—	Reserved

8.4.1.23 DDR SDRAM Register Control Word 1 (DDR_SDRAM_RCW_1)

The DDR register control word 1 register, shown in Figure 8-24, should be programmed with the intended values of the register control words if DDR_SDRAM_CFG[RCW_EN] is set. Each 4-bit field represents the value that is placed on MBA[1], MBA[0], MA[4], and MA[3] during register control word writes.

Offset 0x180 Access: Read/Write

	0–3	4–7	8–11	12–15	16–19	20–23	24–27	28–31
R W	RCW0	RCW1	RCW2	RCW3	RCW4	RCW5	RCW6	RCW7
Reset	All zeros							

Figure 8-24. DDR Register Control Word 1 (DDR_SDRAM_RCW_1)

Table 8-29 describes the DDR_SDRAM_RCW_1 fields.

Table 8-29. DDR_Register Control Word 1 Field Descriptions

Bits	Name	Description
0–3	RCW0	Register Control Word 0. Represents the value that is placed on MBA[1], MBA[0], MA[4], and MA[3] during writes to register control word 0.
4–7	RCW1	Register Control Word 1. Represents the value that is placed on MBA[1], MBA[0], MA[4], and MA[3] during writes to register control word 1.
8–11	RCW2	Register Control Word 2. Represents the value that is placed on MBA[1], MBA[0], MA[4], and MA[3] during writes to register control word 2.
12–15	RCW3	Register Control Word 3. Represents the value that is placed on MBA[1], MBA[0], MA[4], and MA[3] during writes to register control word 3.
16–19	RCW4	Register Control Word 4. Represents the value that is placed on MBA[1], MBA[0], MA[4], and MA[3] during writes to register control word 4.
20–23	RCW5	Register Control Word 5. Represents the value that is placed on MBA[1], MBA[0], MA[4], and MA[3] during writes to register control word 5.
24–27	RCW6	Register Control Word 6. Represents the value that is placed on MBA[1], MBA[0], MA[4], and MA[3] during writes to register control word 6.
28–31	RCW7	Register Control Word 7. Represents the value that is placed on MBA[1], MBA[0], MA[4], and MA[3] during writes to register control word 7.

8.4.1.24 DDR SDRAM Register Control Word 2 (DDR_SDRAM_RCW_2)

The DDR register control word 2 register should be programmed with the intended values of the register control words if DDR_SDRAM_CFG[RCW_EN] is set. Each 4-bit field represents the value that is placed on MBA[1], MBA[0], MA[4], and MA[3] during register control word writes.

Offset 0x184 Access: Read/Write

	0–3	4–7	8–11	12–15	16–19	20–23	24–27	28–31
R W	RCW8	RCW9	RCW10	RCW11	RCW12	RCW13	RCW14	RCW15
Reset	All zeros							

Figure 8-25. DDR Register Control Word 2 (DDR_SDRAM_RCW_2)

Table 8-30 describes the DDR_SDRAM_RCW_2 fields.

Table 8-30. DDR_Register Control Word 2 Field Description

Bits	Name	Description
0–3	RCW8	Register Control Word 8. Represents the value that is placed on MBA[1], MBA[0], MA[4], and MA[3] during writes to register control word 8.
4–7	RCW9	Register Control Word 9. Represents the value that is placed on MBA[1], MBA[0], MA[4], and MA[3] during writes to register control word 9.
8–11	RCW10	Register Control Word 10. Represents the value that is placed on MBA[1], MBA[0], MA[4], and MA[3] during writes to register control word 10.

Table 8-30. DDR_Register Control Word 2 Field Description (continued)

Bits	Name	Description
12–15	RCW11	Register Control Word 11. Represents the value that is placed on MBA[1], MBA[0], MA[4], and MA[3] during writes to register control word 11.
16–19	RCW12	Register Control Word 12. Represents the value that is placed on MBA[1], MBA[0], MA[4], and MA[3] during writes to register control word 12.
20–23	RCW13	Register Control Word 13. Represents the value that is placed on MBA[1], MBA[0], MA[4], and MA[3] during writes to register control word 13.
24–27	RCW14	Register Control Word 14. Represents the value that is placed on MBA[1], MBA[0], MA[4], and MA[3] during writes to register control word 14.
28–31	RCW15	Register Control Word 15. Represents the value that is placed on MBA[1], MBA[0], MA[4], and MA[3] during writes to register control word 15.

8.4.1.25 DDR Write Leveling Control 2 (DDR_WRLVL_CNTL_2)

The DDR write leveling control 2 register, shown in Figure 8-26, provides controls for write leveling, as it is supported for DDR3 memory devices. This register specifically defines the starting points for the individual data strobes.

Offset 0x190 Access: Read/Write

	0–2	3–7	8–10	11–15	16–18	19–23	24–26	27–31
R W	—	WRLVL_START_1	—	WRLVL_START_2	—	WRLVL_START_3	—	WRLVL_START_4
Reset	All zeros							

Figure 8-26. DDR Write Leveling Control 2 Register (DDR_WRLVL_CNTL_2)

Table 8-31 describes the DDR_WRLVL_CNTL fields.

Table 8-31. DDR_WRLVL_CNTL_2 Field Descriptions

Bits	Name	Description
0–2	—	Reserved
3–7	WRLVL_START_1	Write leveling start time for DQS[1]. Determines the value to use for the DQS_ADJUST for the first sample when write leveling is enabled. 00000 Use value from DDR_WRLVL_CNTL[WRLVL_START] 00001 1/8 clock delay 00010 1/4 clock delay 00011 3/8 clock delay 00100 1/2 clock delay 00101 5/8 clock delay 00110 3/4 clock delay 00111 7/8 clock delay 01000 1 clock delay 01001 9/8 clock delay 01010 5/4 clock delay 01011 11/8 clock delay 01100 3/2 clock delay 01101 13/8 clock delay 01110 7/4 clock delay 01111 15/8 clock delay 10000 2 clock delay 10001 17/8 clock delay 10010 9/4 clock delay 10011 19/8 clock delay 10100 5/2 clock delay 10101–11111 Reserved
8–10	—	Reserved

Table 8-31. DDR_WRLVL_CNTL_2 Field Descriptions (continued)

Bits	Name	Description
11–15	WRLVL_START_2	Write leveling start time for DQS[2]. Determines the value to use for the DQS_ADJUST for the first sample when write leveling is enabled. 00000 Use value from DDR_WRLVL_CNTL[WRLVL_START] 00001 1/8 clock delay 00010 1/4 clock delay 00011 3/8 clock delay 00100 1/2 clock delay 00101 5/8 clock delay 00110 3/4 clock delay 00111 7/8 clock delay 01000 1 clock delay 01001 9/8 clock delay 01010 5/4 clock delay 01011 11/8 clock delay 01100 3/2 clock delay 01101 13/8 clock delay 01110 7/4 clock delay 01111 15/8 clock delay 10000 2 clock delay 10001 17/8 clock delay 10010 9/4 clock delay 10011 19/8 clock delay 10100 5/2 clock delay 10101–11111 Reserved
16–18	—	Reserved
19–23	WRLVL_START_3	Write leveling start time for DQS[3]. Determines the value to use for the DQS_ADJUST for the first sample when write leveling is enabled. 00000 Use value from DDR_WRLVL_CNTL[WRLVL_START] 00001 1/8 clock delay 00010 1/4 clock delay 00011 3/8 clock delay 00100 1/2 clock delay 00101 5/8 clock delay 00110 3/4 clock delay 00111 7/8 clock delay 01000 1 clock delay 01001 9/8 clock delay 01010 5/4 clock delay 01011 11/8 clock delay 01100 3/2 clock delay 01101 13/8 clock delay 01110 7/4 clock delay 01111 15/8 clock delay 10000 2 clock delay 10001 17/8 clock delay 10010 9/4 clock delay 10011 19/8 clock delay 10100 5/2 clock delay 10101–11111 Reserved

Table 8-31. DDR_WRLVL_CNTL_2 Field Descriptions (continued)

Bits	Name	Description
24–26	—	Reserved
27–31	WRLVL_START_4	Write leveling start time for DQS[4]. Determines the value to use for the DQS_ADJUST for the first sample when write leveling is enabled. 00000 Use value from DDR_WRLVL_CNTL[WRLVL_START] 00001 1/8 clock delay 00010 1/4 clock delay 00011 3/8 clock delay 00100 1/2 clock delay 00101 5/8 clock delay 00110 3/4 clock delay 00111 7/8 clock delay 01000 1 clock delay 01001 9/8 clock delay 01010 5/4 clock delay 01011 11/8 clock delay 01100 3/2 clock delay 01101 13/8 clock delay 01110 7/4 clock delay 01111 15/8 clock delay 10000 2 clock delay 10001 17/8 clock delay 10010 9/4 clock delay 10011 19/8 clock delay 10100 5/2 clock delay 10101–11111 Reserved

8.4.1.26 DDR Write Leveling Control 3 (DDR_WRLVL_CNTL_3)

The DDR write leveling control 3 register, shown in Figure 8-27, provides controls for write leveling, as it is supported for DDR3 memory devices. This register specifically defines the starting points for the individual data strobes.

Offset 0x194 Access: Read/Write

	0–2	3–7	8–10	11–15	16–18	19–23	24–26	27–31
R/W	—	WRLVL_START_5	—	WRLVL_START_6	—	WRLVL_START_7	—	WRLVL_START_8
Reset	All zeros							

Figure 8-27. DDR Write Leveling Control 3 Register (DDR_WRLVL_CNTL_3)

Table 8-32 describes the DDR_WRLVL_CNTL fields.

Table 8-32. DDR_WRLVL_CNTL_3 Field Descriptions

Bits	Name	Description
0–2	—	Reserved
3–7	WRLVL_START_5	Write leveling start time for DQS[5]. Determines the value to use for the DQS_ADJUST for the first sample when write leveling is enabled. 00000 Use value from DDR_WRLVL_CNTL[WRLVL_START] 00001 1/8 clock delay 00010 1/4 clock delay 00011 3/8 clock delay 00100 1/2 clock delay 00101 5/8 clock delay 00110 3/4 clock delay 00111 7/8 clock delay 01000 1 clock delay 01001 9/8 clock delay 01010 5/4 clock delay 01011 11/8 clock delay 01100 3/2 clock delay 01101 13/8 clock delay 01110 7/4 clock delay 01111 15/8 clock delay 10000 2 clock delay 10001 17/8 clock delay 10010 9/4 clock delay 10011 19/8 clock delay 10100 5/2 clock delay 10101–11111 Reserved
8–10	—	Reserved

Table 8-32. DDR_WRLVL_CNTL_3 Field Descriptions (continued)

Bits	Name	Description
11–15	WRLVL_START_6	Write leveling start time for DQS[6]. Determines the value to use for the DQS_ADJUST for the first sample when write leveling is enabled. 00000 Use value from DDR_WRLVL_CNTL[WRLVL_START] 00001 1/8 clock delay 00010 1/4 clock delay 00011 3/8 clock delay 00100 1/2 clock delay 00101 5/8 clock delay 00110 3/4 clock delay 00111 7/8 clock delay 01000 1 clock delay 01001 9/8 clock delay 01010 5/4 clock delay 01011 11/8 clock delay 01100 3/2 clock delay 01101 13/8 clock delay 01110 7/4 clock delay 01111 15/8 clock delay 10000 2 clock delay 10001 17/8 clock delay 10010 9/4 clock delay 10011 19/8 clock delay 10100 5/2 clock delay 10101–11111 Reserved
16–18	—	Reserved
19–23	WRLVL_START_7	Write leveling start time for DQS[7]. Determines the value to use for the DQS_ADJUST for the first sample when write leveling is enabled. 00000 Use value from DDR_WRLVL_CNTL[WRLVL_START] 00001 1/8 clock delay 00010 1/4 clock delay 00011 3/8 clock delay 00100 1/2 clock delay 00101 5/8 clock delay 00110 3/4 clock delay 00111 7/8 clock delay 01000 1 clock delay 01001 9/8 clock delay 01010 5/4 clock delay 01011 11/8 clock delay 01100 3/2 clock delay 01101 13/8 clock delay 01110 7/4 clock delay 01111 15/8 clock delay 10000 2 clock delay 10001 17/8 clock delay 10010 9/4 clock delay 10011 19/8 clock delay 10100 5/2 clock delay 10101–11111 Reserved

Table 8-32. DDR_WRLVL_CNTL_3 Field Descriptions (continued)

Bits	Name	Description
24–26	—	Reserved
27–31	WRLVL_START_8	Write leveling start time for DQS[8]. Determines the value to use for the DQS_ADJUST for the first sample when write leveling is enabled. 00000 Use value from DDR_WRLVL_CNTL[WRLVL_START] 00001 1/8 clock delay 00010 1/4 clock delay 00011 3/8 clock delay 00100 1/2 clock delay 00101 5/8 clock delay 00110 3/4 clock delay 00111 7/8 clock delay 01000 1 clock delay 01001 9/8 clock delay 01010 5/4 clock delay 01011 11/8 clock delay 01100 3/2 clock delay 01101 13/8 clock delay 01110 7/4 clock delay 01111 15/8 clock delay 10000 2 clock delay 10001 17/8 clock delay 10010 9/4 clock delay 10011 19/8 clock delay 10100 5/2 clock delay 10101–11111 Reserved

8.4.1.27 DDR Debug Status Register 1 (DDRDSR_1)

The DDRDSR_1 register, shown in Figure 8-28, contains the DDR driver compensation input value and the current settings of the P and N FET impedance for MDIC*n*, command/control, and data.

Offset 0xB20 Access: Read only

	0 1	2 5	6 9	10 15	16 19	20 23	24 27	28 31
R	DDRDC	MDICPZ	MDICNZ	—	CPZ	CNZ	DPZ	DNZ
W								

Reset All zeros

Figure 8-28. DDR Debug Status Register 1 (DDRDSR_1)

Table 8-33 describes the DDRDSR_1 fields.

Table 8-33. DDRDSR_1 Field Descriptions

Bits	Name	Description
0–1	DDRDC	DDR driver compensation input value
2–5	MDICPZ	Current setting of PFET driver MDIC impedance
6–9	MDICNZ	Current setting of NFET driver MDIC impedance
10–15	—	Reserved, should be cleared.

Table 8-33. DDRDSR_1 Field Descriptions (continued)

Bits	Name	Description
16–19	CPZ	Current setting of PFET driver command impedance
20–23	CNZ	Current setting of NFET driver command impedance
24–27	DPZ	Current setting of PFET driver data impedance
28–31	DNZ	Current setting of NFET driver data impedance

8.4.1.28 DDR Debug Status Register 2 (DDRDSR_2)

The DDRDSR_2 register, shown in Figure 8-29, contains the current settings of the P and N FET impedance for the DDR drivers for clocks.

Offset 0xB24 Access: Read only

	0–3	4–7	8–31
R	CLKPZ	CLKNZ	—
W			
Reset	All zeros		

Figure 8-29. DDR Debug Status Register 2 (DDRDSR_2)

Table 8-34 describes the DDRDSR_2 fields.

Table 8-34. DDRDSR_2 Field Descriptions

Bits	Name	Description
0–3	CLKPZ	Current setting of PFET driver clock impedance
4–7	CLKNZ	Current setting of NFET driver clock impedance
8–31	—	Reserved

8.4.1.29 DDR Control Driver Register 1 (DDRCDR_1)

DDRCDR_1, shown in Figure 8-30, sets the driver hardware compensation enable, the DDR MDIC driver P/N impedance, ODT termination value for IOs, driver software override enable for MDIC, driver software override enable for address/command, driver software override enable for data, the DDR address/command driver P/N impedance, and the DDR data driver P/N impedance.

The fields in DDRCDR_1, other than DDRCDR_1[ODT], are used to enable driver calibration with the MDIC[0:1] pins. This can be used to calibrate the DDR drivers to 18 Ω. However, this should only be used for full-strength driver applications. Hardware DDR driver calibration is enabled by setting DDRCDR_1[DHC_EN].

NOTE

All driver calibration, whether by software or hardware, should be done before the DDR controller is enabled (before DDR_SDRAM_CFG[MEM_EN] is set).

Software can be used to calibrate the drivers instead of the automatic hardware calibration. If software calibration is used, the following steps should be taken:

1. Set DDRCDR_1[DSO_MDIC_EN] and ensure that DDRCDR_1[DHC_EN] is cleared
2. Set the highest impedance (value 0000) for DDRCDR_1[DSO_MDICPZ]
3. Set DDRCDR_1[DSO_MDIC_PZ_OE] to enable the output enable for MDIC[0]
4. After at least 4 cycles, read DDRDSR_1[0]. If the value is 0, then use the next lowest impedance, and read DDRDSR_1[0] again. Once a value of 1 is detected, then leave DDRCDR_1[DSO_MDICPZ] at the calibrated value
5. Clear DDRCDR_1[DSO_MDIC_PZ_OE]
6. After DDRCDR_1[DSO_MDICPZ} is calibrated, set a value of 0000 for DDRCDR_1[DSO_MDICNZ]
7. Set DDRCDR_1[DSO_MDIC_NZ_OE] to enable the output enable for MDIC[1]
8. After at least 4 cycles, read DDRDSR_1[1]. If the value is 1, then use the next lowest impedance, and read DDRDSR_1[1] again. Once a value of 0 is detected, then leave DDRCDR_1[DSO_MDICNZ] at the calibrated value
9. Clear DDRCDR_1[DSO_MDIC_NZ_OE]

Note that the legal impedance values (from lowest impedance to highest impedance) for DDR2 (1.8 V) are:

- 0000
- 0001
- 0011
- 0010
- 0110
- 0111 (used for half-strength mode when driver calibration is not used)
- 0101
- 0100
- 1100
- 1101
- 1111
- 1110
- 1010
- 1011 (default full-strength impedance)
- 1001
- 1000

Note that the legal impedance values (from highest impedance to lowest impedance) for DDR3 (1.5 V) are as follows:

- 0000
- 0001
- 0011

- 0010
- 0110
- 0111 (used for half-strength mode when driver calibration is not used)
- 0101
- 0100
- 1100
- 1101
- 1110
- 1010
- 1011
- 1001
- 1000 (default full-strength impedance)

Note that the drivers may either be calibrated to full-strength or half-strength.

Offset 0xB28 Access: Read/Write

	0	1	2	5	6	9	10	11	12	13	14	15
R W	DHC_EN	DSO_MDIC_EN	DSO_MDICPZ		DSO_MDICNZ		DSO_MDIC_PZ_OE	DSO_MDIC_NZ_OE	ODT		DSO_C_EN	DSO_D_EN
Reset	All zeros											

	16	19	20	23	24	27	28	31
R W	DSO_CPZ		DSO_CNZ		DSO_DPZ		DSO_DNZ	
Reset	All zeros							

Figure 8-30. DDR Control Driver Register 1 (DDRCDR_1)

Table 8-35 describes the DDRCDR_1 fields.

Table 8-35. DDRCDR_1 Field Descriptions

Bits	Name	Description
0	DHC_EN	DDR driver hardware compensation enable
1	DSO_MDIC_EN	Driver software override enable for MDIC
2–5	DSO_MDICPZ	DDR driver software MDIC p-impedance override
6–9	DSO_MDICNZ	DDR driver software MDIC n-impedance override
10	DSO_MDIC_PZ_OE	Driver software override p-impedance output enable
11	DSO_MDIC_NZ_OE	Driver software override n-impedance output enable

Table 8-35. DDRCDR_1 Field Descriptions (continued)

Bits	Name	Description
12–13	ODT	ODT termination value for IOs. This field is combined with DDRCDR_2[ODT] to determine the termination value. Below is the termination based on concatenating these two fields. 000 75 Ω 001 55 Ω 010 60 Ω 011 50 Ω 100 150 Ω 101 43 Ω 110 120 Ω 111 Reserved Note that the order of concatenation is (from left to right) DDRCDR_1[ODT], DDRCDR_2[ODT]
14	DSO_C_EN	Driver software override enable for address/command
15	DSO_D_EN	Driver software override enable for data
16–19	DSO_CPZ	DDR driver software command p-impedance override
20–23	DSO_CNZ	DDR driver software command n-impedance override
24–27	DSO_DPZ	Driver software data p-impedance override
28–31	DSO_DNZ	Driver software data n-impedance override

8.4.1.30 DDR Control Driver Register 2 (DDRCDR_2)

The DDRCDR_2, shown in Figure 8-31, sets the driver software override enable for clocks and the DDR clocks driver P/N impedance.

Offset 0xB2C Access: Read/Write

	0	1 3	4 7	8 11	12 30	31
R W	DSO_CLK_EN	—	DSO_CLKPZ	DSO_CLKNZ	—	ODT
Reset	All zeros					

Figure 8-31. DDR Control Driver Register 2 (DDRCDR_2)

Table 8-36 describes the DDRCDR_2 fields.

Table 8-36. DDRCDR_2 Field Descriptions

Bits	Name	Description
0	DSO_CLK_EN	Driver software override enable for clocks
1–3	—	Reserved
4–7	DSO_CLKPZ	Driver software clocks p-impedance override
8–11	DSO_CLKNZ	Driver software clocks n-impedance override

Table 8-36. DDRCDR_2 Field Descriptions (continued)

Bits	Name	Description
12–30	—	Reserved
31	ODT	ODT termination value for IOs. This field is combined with DDRCDR_1[ODT] to determine the termination value. Below is the termination based on concatenating these two fields. 000 75 Ω 001 55 Ω 010 60 Ω 011 50 Ω 100 150 Ω 101 43 Ω 110 120 Ω 111 Reserved Note that the order of concatenation is (from left to right) DDRCDR_1[ODT], DDRCDR_2[ODT]

8.4.1.31 DDR IP Block Revision 1 (DDR_IP_REV1)

The DDR IP block revision 1 register, shown in Figure 8-32, provides read-only fields with the IP block ID, along with major and minor revision information.

Offset 0xBF8 Access: Read Only

	0–15	16–23	24–31
R	IP_ID	IP_MJ	IP_MN
W			
Reset	n[1] n n n n n n n n n n n n n n n	n n n n n n n n	n n n n n n n n

Figure 8-32. DDR IP Block Revision 1 (DDR_IP_REV1)

[1] For reset values, see Table 8-37.

Table 8-37 describes the DDR_IP_REV1 fields.

Table 8-37. DDR_IP_REV1 Field Descriptions

Bits	Name	Description
0–15	IP_ID	IP block ID. For the DDR controller, this value is 0x0002.
16–23	IP_MJ	Major revision. This is currently set to 0x04.
24–31	IP_MN	Minor revision. This is currently set to 0x03.

8.4.1.32 DDR IP Block Revision 2 (DDR_IP_REV2)

The DDR IP block revision 2 register, shown in Figure 8-33, provides read-only fields with the IP block integration and configuration options.

Offset 0xBFC Access: Read Only

	0–7	8–15	16–23	24–31
R	—	IP_INT	—	IP_CFG
W				
Reset	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 1 1	0 0 0 0 0 0 0 0

Figure 8-33. DDR IP Block Revision 2 (DDR_IP_REV2)

Table 8-38 describes the DDR_IP_REV2 fields.

Table 8-38. DDR_IP_REV2 Field Descriptions

Bits	Name	Description
0–7	—	Reserved
8–15	IP_INT	IP block integration options
16–23	—	Reserved
24–31	IP_CFG	IP block configuration options

8.4.1.33 Memory Data Path Error Injection Mask High (DATA_ERR_INJECT_HI)

The memory data path error injection mask high register is shown in Figure 8-34.

Offset 0xE00 Access: Read/Write

	0–31
R	EIMH
W	
Reset	All zeros

Figure 8-34. Memory Data Path Error Injection Mask High Register (DATA_ERR_INJECT_HI)

Table 8-39 describes the DATA_ERR_INJECT_HI fields.

Table 8-39. DATA_ERR_INJECT_HI Field Descriptions

Bits	Name	Description
0–31	EIMH	Error injection mask high data path Used to test ECC by forcing errors on the high word of the data path. Setting a bit causes the corresponding data path bit to be inverted on memory bus writes.

8.4.1.34 Memory Data Path Error Injection Mask Low (DATA_ERR_INJECT_LO)

The memory data path error injection mask low register is shown in Figure 8-35.

Figure 8-35. Memory Data Path Error Injection Mask Low Register (DATA_ERR_INJECT_LO)

Table 8-40 describes the DATA_ERR_INJECT_LO fields.

Table 8-40. DATA_ERR_INJECT_LO Field Descriptions

Bits	Name	Description
0–31	EIML	Error injection mask low data path Used to test ECC by forcing errors on the low word of the data path. Setting a bit causes the corresponding data path bit to be inverted on memory bus writes.

8.4.1.35 Memory Data Path Error Injection Mask ECC (ERR_INJECT)

The memory data path error injection mask ECC register, shown in Figure 8-36, sets the ECC mask, enables errors to be written to ECC memory, and allows the ECC byte to mirror the most significant data byte. In addition, a single address parity error may be injected through this register.

Figure 8-36. Memory Data Path Error Injection Mask ECC Register (ERR_INJECT)

Table 8-41 describes the ERR_INJECT fields.

Table 8-41. ERR_INJECT Field Descriptions

Bits	Name	Description
0–14	—	Reserved
15	APIEN	Address parity error injection enable. This bit is cleared by hardware after a single address parity error has been injected. 0 Address parity error injection disabled. 1 Address parity error injection enabled.
16–21	—	Reserved
22	EMB	ECC mirror byte 0 Mirror byte functionality disabled. 1 Mirror the most significant data path byte onto the ECC byte.

Table 8-41. ERR_INJECT Field Descriptions (continued)

Bits	Name	Description
23	EIEN	Error injection enable 0 Error injection disabled. 1 Error injection enabled. This applies to the data mask bits, the ECC mask bits, and the ECC mirror bit. Note that error injection should not be enabled until the memory controller has been enabled through DDR_SDRAM_CFG[MEM_EN].
24–31	EEIM	ECC error injection mask. Setting a mask bit causes the corresponding ECC bit to be inverted on memory bus writes.

8.4.1.36 Memory Data Path Read Capture High (CAPTURE_DATA_HI)

The memory data path read capture high register, shown in Figure 8-37, stores the high word of the read data path during error capture.

Figure 8-37. Memory Data Path Read Capture High Register (CAPTURE_DATA_HI)

Table 8-42 describes the CAPTURE_DATA_HI fields.

Table 8-42. CAPTURE_DATA_HI Field Descriptions

Bits	Name	Description
0–31	ECHD	Error capture high data path. Captures the high word of the data path when errors are detected.

8.4.1.37 Memory Data Path Read Capture Low (CAPTURE_DATA_LO)

The memory data path read capture low register, shown in Figure 8-38, stores the low word of the read data path during error capture.

Figure 8-38. Memory Data Path Read Capture Low Register (CAPTURE_DATA_LO)

Table 8-43 describes the CAPTURE_DATA_LO fields.

Table 8-43. CAPTURE_DATA_LO Field Descriptions

Bits	Name	Description
0–31	ECLD	Error capture low data path. Captures the low word of the data path when errors are detected.

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

8.4.1.38 Memory Data Path Read Capture ECC (CAPTURE_ECC)

The memory data path read capture ECC register, shown in Figure 8-39, stores the ECC syndrome bits that were on the data bus when an error was detected.

Figure 8-39. Memory Data Path Read Capture ECC Register (CAPTURE_ECC)

Table 8-44 describes the CAPTURE_ECC fields.

Table 8-44. CAPTURE_ECC Field Descriptions

Bits	Name	Description
0–15	—	Reserved
16–31	ECE	Error capture ECC. Captures the ECC bits on the data path whenever errors are detected. 0:7—8-bit ECC for 1st 16 bits in 16-bit bus mode; should be ignored for 32-bit and 64-bit mode 8:15—8-bit ECC for 2nd 16 bits in 16-bit bus mode; 1st 32 bits in 32-bit bus mode; should be ignored for 64-bit bus mode 16:23—8-bit ECC for 3rd 16 bits in 16-bit bus mode; should be ignored for 32-bit and 64-bit mode 24:31—8-bit ECC for 4th 16 bits in 16-bit bus mode; 2nd 32 bits in 32-bit bus mode

8.4.1.39 Memory Error Detect (ERR_DETECT)

The memory error detect register stores the detection bits for multiple memory errors, single- and multiple-bit ECC errors, and memory select errors. It is a read/write register. A bit can be cleared by writing a one to the bit. System software can determine the type of memory error by examining the contents of this register. If an error is disabled with ERR_DISABLE, the corresponding error is never detected or captured in ERR_DETECT.

ERR_DETECT is shown in Figure 8-40.

Figure 8-40. Memory Error Detect Register (ERR_DETECT)

Table 8-45 describes the ERR_DETECT fields.

Table 8-45. ERR_DETECT Field Descriptions

Bits	Name	Description
0	MME	Multiple memory errors. This bit is cleared by software writing a 1. 0 Multiple memory errors of the same type were not detected. 1 Multiple memory errors of the same type were detected.
1–22	—	Reserved
23	APE	Address parity error. This bit is cleared by software writing a 1. 0 An address parity error has not been detected. 1 An address parity error has been detected.
24	ACE	Automatic calibration error. This bit is cleared by software writing a 1. 0 An automatic calibration error has not been detected. 1 An automatic calibration error has been detected.
25–27	—	Reserved
28	MBE	Multiple-bit error. This bit is cleared by software writing a 1. 0 A multiple-bit error has not been detected. 1 A multiple-bit error has been detected.
29	SBE	Single-bit ECC error. This bit is cleared by software writing a 1. 0 The number of single-bit ECC errors detected has not crossed the threshold set in ERR_SBE[SBET]. 1 The number of single-bit ECC errors detected crossed the threshold set in ERR_SBE[SBET].
30	—	Reserved
31	MSE	Memory select error. This bit is cleared by software writing a 1. 0 A memory select error has not been detected. 1 A memory select error has been detected.

8.4.1.40 Memory Error Disable (ERR_DISABLE)

The memory error disable register, shown in Figure 8-41, allows selective disabling of the DDR controller's error detection circuitry. Disabled errors are not detected or reported.

Offset 0xE44 Access: Read/Write

	0–22	23	24	25–27	28	29	30	31
R/W	—	APED	ACED	—	MBED	SBED	—	MSED
Reset	All zeros							

Figure 8-41. Memory Error Disable Register (ERR_DISABLE)

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Table 8-46 describes the ERR_DISABLE fields.

Table 8-46. ERR_DISABLE Field Descriptions

Bits	Name	Description
0–22	—	Reserved
23	APED	Address parity error disable 0 Address parity errors are detected if DDR_SDRAM_CFG_2[AP_EN] is set. They are reported if ERR_INT_EN[APEE] is set. 1 Address parity errors are not detected or reported.
24	ACED	Automatic calibration error disable 0 Automatic calibration errors are enabled. 1 Automatic calibration errors are disabled.
25–27	—	Reserved
28	MBED	Multiple-bit ECC error disable 0 Multiple-bit ECC errors are detected if DDR_SDRAM_CFG[ECC_EN] is set. They are reported if ERR_INT_EN[MBEE] is set. Note that non-correctable read errors cause the assertion of *core_fault_in*, which causes the core to generate a machine check interrupt, unless it is disabled (by clearing HID1[RFXE]). If RFXE is zero and this error occurs, MBED and ERR_INT_EN[MBEE] must be zero and ECC_EN must be one to ensure that an interrupt is generated. 1 Multiple-bit ECC errors are not detected or reported.
29	SBED	Single-bit ECC error disable 0 Single-bit ECC errors are enabled. 1 Single-bit ECC errors are disabled.
30	—	Reserved
31	MSED	Memory select error disable 0 Memory select errors are enabled. 1 Memory select errors are disabled.

8.4.1.41 Memory Error Interrupt Enable (ERR_INT_EN)

The memory error interrupt enable register, shown in Figure 8-42, enables ECC interrupts or memory select error interrupts. When an enabled interrupt condition occurs, the internal $\overline{int}$ signal is asserted to the programmable interrupt controller (PIC).

Offset 0xE48 Access: Read/Write

	0–22	23	24	25–27	28	29	30	31
R/W	—	APEE	ACEE	—	MBEE	SBEE	—	MSEE
Reset	All zeros							

Figure 8-42. Memory Error Interrupt Enable Register (ERR_INT_EN)

Table 8-47 describes the ERR_INT_EN fields.

Table 8-47. ERR_INT_EN Field Descriptions

Bits	Name	Description
0–22	—	Reserved
23	APEE	Address parity error interrupt enable 0 Address parity errors cannot generate interrupts. 1 Address parity errors generate interrupts.
24	ACEE	Automatic calibration error interrupt enable 0 Automatic calibration errors cannot generate interrupts. 1 Automatic calibration errors generate interrupts.
25–27	—	Reserved
28	MBEE	Multiple-bit ECC error interrupt enable. Note that non-correctable read errors may cause the assertion of *core_fault_in*, which causes the core to generate a machine check interrupt, unless it is disabled (by clearing HID1[RFXE]). If RFXE is zero and this error occurs, MBEE and ERR_DISABLE[MBED] must be zero and DDR_SDRAM_CFG[ECC_EN] must be set to ensure that an interrupt is generated. 0 Multiple-bit ECC errors cannot generate interrupts. 1 Multiple-bit ECC errors generate interrupts.
29	SBEE	Single-bit ECC error interrupt enable 0 Single-bit ECC errors cannot generate interrupts. 1 Single-bit ECC errors generate interrupts.
30	—	Reserved
31	MSEE	Memory select error interrupt enable 0 Memory select errors do not cause interrupts. 1 Memory select errors generate interrupts.

8.4.1.42 Memory Error Attributes Capture (CAPTURE_ATTRIBUTES)

The memory error attributes capture register, shown in Figure 8-43, sets attributes for errors including type, size, source, and others.

Offset 0xE4C — Access: Read/Write

	0	1–3	4	5–7	8–10	11–15	16–17	18–19	20–30	31
R/W	—	BNUM	—	TSIZ	—	TSRC	—	TTYP	—	VLD
Reset	All zeros									

Figure 8-43. Memory Error Attributes Capture Register (CAPTURE_ATTRIBUTES)

Table 8-48 describes the CAPTURE_ATTRIBUTES fields.

Table 8-48. CAPTURE_ATTRIBUTES Field Descriptions

Bits	Name	Description
0	—	Reserved
1–3	BNUM	Data beat number. Captures the double-word number for the detected error. Relevant only for ECC errors.
4	—	Reserved

Table 8-48. CAPTURE_ATTRIBUTES Field Descriptions (continued)

Bits	Name	Description
5–7	TSIZ	Transaction size for the error. Captures the transaction size in double words. 000 4 double words 001 1 double word 010 2 double words 011 3 double words Others Reserved
8–10	—	Reserved
11–15	TSRC	Source ID. Specifies the source device mastering the transaction. 00000 Reserved 00001 PCI Express 2 00010 PCI Express 1 00011 Reserved 00100 Reserved 00101 USB 00110 Reserved 00111 Security 01000 Reserved 01001 Reserved 01010 Boot sequencer 01011 eSDHC 01100 Reserved 01101 Reserved 01110 Reserved 01111 DMA controller (DMAC) 10000 Processor 0 (instruction) 10001 Processor 0 (data) 10010 Processor 1 (instruction) 10011 Processor 1 (data) 10100 QUICC Engine 10101 DMA 10110 Reserved 10111 Reserved 11000 eTSEC 1 11001 eTSEC 2 11010 eTSEC 3 11011 Reserved 11100 Reserved 11101 Reserved 11110 Reserved 11111 Reserved
16–17	—	Reserved
18–19	TTYP	Transaction type for the error. 00 Reserved 01 Write 10 Read 11 Read-modify-write
20–30	—	Reserved
31	VLD	Valid. Set as soon as valid information is captured in the error capture registers.

8.4.1.43 Memory Error Address Capture (CAPTURE_ADDRESS)

The memory error address capture register, shown in Figure 8-44, holds the 32 lsbs of a transaction when a DDR ECC error is detected.

Figure 8-44. Memory Error Address Capture Register (CAPTURE_ADDRESS)

Table 8-49 describes the CAPTURE_ADDRESS fields.

Table 8-49. CAPTURE_ADDRESS Field Descriptions

Bits	Name	Description
0–31	CADDR	Captured address. Captures the 32 lsbs of the transaction address when an error is detected.

8.4.1.44 Memory Error Extended Address Capture (CAPTURE_EXT_ADDRESS)

The memory error extended address capture register, shown in Figure 8-45, holds the four most significant transaction bits when an error is detected.

Figure 8-45. Memory Error Extended Address Capture Register (CAPTURE_EXT_ADDRESS)

Table 8-50 describes the CAPTURE_EXT_ADDRESS fields.

Table 8-50. CAPTURE_EXT_ADDRESS Field Descriptions

Bits	Name	Description
0–27	—	Reserved
28–31	CEADDR	Captured extended address. Captures the 4 msbs of the transaction address when an error is detected

8.4.1.45 Single-Bit ECC Memory Error Management (ERR_SBE)

The single-bit ECC memory error management register, shown in Figure 8-46, stores the threshold value for reporting single-bit errors and the number of single-bit errors counted since the last error report. When the counter field reaches the threshold, it wraps back to the reset value (0). If necessary, software must clear the counter after it has managed the error.

Figure 8-46. Single-Bit ECC Memory Error Management Register (ERR_SBE)

Table 8-51 describes the ERR_SBE fields.

Table 8-51. ERR_SBE Field Descriptions

Bits	Name	Description
0–7	—	Reserved
8–15	SBET	Single-bit error threshold. Establishes the number of single-bit errors that must be detected before an error condition is reported.
16–23	—	Reserved
24–31	SBEC	Single-bit error counter. Indicates the number of single-bit errors detected and corrected since the last error report. If single-bit error reporting is enabled, an error is reported and a machine check or critical interrupt is generated when this value equals SBET. SBEC is automatically cleared when the threshold value is reached.

8.5 Functional Description

The DDR SDRAM controller controls processor and I/O interactions with system memory. It provides support for JEDEC-compliant DDR3 and DDR2 SDRAMs. The memory system allows a wide range of memory devices to be mapped to any arbitrary chip select, and support is provided for registered DIMMs and unbuffered DIMMs. However, registered DIMMs cannot be mixed with unbuffered DIMMs. In addition, DDR3 DIMM module specifications allow for vendors to use mirrored DIMMs, where some address and bank address lines are mirrored on the DIMM.

Figure 8-47 is a high-level block diagram of the DDR memory controller. Requests are received from the internal mastering device and the address is decoded to generate the physical bank, logical bank, row, and column addresses. The transaction is compared with values in the row open table to determine if the address maps to an open page. If the transaction does not map to an open page, an active command is issued.

The memory interface supports the following configurations:

- as many as two physical banks of 32-/40-bit wide memory
- bank sizes up to 4 Gbytes

Programmable parameters allow for a variety of memory organizations and timings. Optional error checking and correcting (ECC) protection is provided for the DDR SDRAM data bus. Using ECC, the DDR memory controller detects and corrects all single-bit errors within the 32-bit data bus, detects all double-bit errors within the 64- or 32-bit data bus, and detects all errors within a nibble. The controller allows as many as 16 pages to be open simultaneously. The amount of time (in clock cycles) the pages remain open is programmable with DDR_SDRAM_INTERVAL[BSTOPRE].

Figure 8-47. DDR Memory Controller Block Diagram

Read and write accesses to memory are burst oriented; accesses start at a selected location and continue for a programmed number of higher locations (4 or 8) in a programmed sequence. Accesses to closed pages start with the registration of an ACTIVE command followed by a READ or WRITE. (Accessing open pages does not require an ACTIVE command.) The address bits registered coincident with the activate command specifies the logical bank and row to be accessed. The address coincident with the READ or WRITE command specify the logical bank and starting column for the burst access.

The data interface is source synchronous, meaning whatever sources the data also provides a clocking signal to synchronize data reception. These bidirectional data strobes (MDQS[0:3] + MDQS[8]) are inputs to the controller during reads and outputs during writes. The DDR SDRAM specification requires the data strobe signals to be centered within the data tenure during writes and to be offset by the controller to the center of the data tenure during reads. This delay is implemented in the controller for both reads and writes.

When ECC is enabled, 1 clock cycle is added to the read path to check ECC and correct single-bit errors. ECC generation does not add a cycle to the write path.

The address and command interface is also source synchronous, although 1/8 cycle adjustments are provided for adjusting the clock alignment.

Figure 8-48 shows an example DDR SDRAM configuration with four logical banks.

Figure 8-48. Typical Dual Data Rate SDRAM Internal Organization

Figure 8-49 shows some typical signal connections.

Figure 8-49. Typical DDR SDRAM Interface Signals

Figure 8-50 shows an example DDR SDRAM configuration with two physical banks each comprised of four 8Mbyte × 8 DDR modules for a total of 64 Mbytes of system memory. One of the five modules is used for the memory's ECC checking function. Certain address and control lines may require buffering. Analysis of the device's AC timing specifications, desired memory operating frequency, capacitive loads, and board routing loads can assist the system designer in deciding signal buffering requirements. The DDR memory controller drives 16 address pins, but in this example the DDR SDRAM devices use only 12 bits.

1. All signals are connected in common (in parallel) except for MCS[0:1], MCK, MDM[0:3], and the data bus signals.
2. Each of the MCS[0:1] signals correspond with a separate physical bank of memory.
3. Buffering may be needed if large memory arrays are used.

Figure 8-50. Example 64-Mbyte DDR SDRAM Configuration With ECC

Section 8.5.11, "Error Management," explains how the DDR memory controller handles errors.

8.5.1 DDR SDRAM Interface Operation

The DDR memory controller supports many different DDR SDRAM configurations. SDRAMs with different sizes can be used in the same system. Sixteen multiplexed address signals and three logical bank select signals support device densities from 32 Mbits to 8 Gbits. Two chip select ($\overline{CS}$) signals support up to two DIMMs of memory. The DDR SDRAM physical banks can be built from standard memory modules or directly-attached memory devices. The data path to individual physical banks is up to 32 bits wide, 40 bits with ECC. The DDR memory controller supports physical bank sizes from 32 Mbytes to 4 Gbytes. The physical banks can be constructed using ×8, ×16, or ×32 memory devices. The memory technologies supported are 64 Mbits, 128 Mbits, 256 Mbits, 512 Mbits, 1 Gbit, 2 Gbits, 4 Gbits and 8Gbits. Five data qualifier (DQM) signals provide byte selection for memory accesses.

NOTE

An 8-bit DDR SDRAM device has a DQM signal and eight data signals (DQ[0:7]). A 16-bit DDR SDRAM device has two DQM signals associated with specific halves of the 16 data signals (DQ[0:7] and DQ[8:15]).

When ECC is enabled, all memory accesses are performed on double-word boundaries (that is, all DQM signals are set simultaneously). However, when ECC is disabled, the memory system uses the DQM signals for byte lane selection.

Table 8-52 shows the DDR memory controller's relationships between data byte lane 0–3, MDM[0:3], MDQS[0:3], and MDQ[0:31] when DDR SDRAM memories are used with ×8 or ×16 devices.

Table 8-52. Byte Lane to Data Relationship

Data Byte Lane	Data Bus Mask	Data Bus Strobe	Data Bus
0 (MSB)	MDM[0]	MDQS[0]	MDQ[0:7]
1	MDM[1]	MDQS[1]	MDQ[8:15]
2	MDM[2]	MDQS[2]	MDQ[16:23]
3	MDM[3]	MDQS[3]	MDQ[24:31]

8.5.1.1 Supported DDR SDRAM Organizations

Although the DDR memory controller multiplexes row and column address bits onto 16 memory address signals and 3 logical bank select signals, a physical bank may be implemented with memory devices requiring fewer than 31 address bits. The physical bank may be configured to provide from 12 to 16 row address bits, plus 2 or 3 logical bank-select bits and from 8–11 column address bits.

The following tables describe DDR SDRAM device configurations supported by the DDR memory controller.

NOTE

DDR SDRAM is limited to 30 total address bits.

Table 8-53. Supported DDR2 SDRAM Device Configurations

SDRAM Device	Device Configuration	Row × Column × Sub-bank Bits	32-Bit Bank Size	Two Banks of Memory
256 Mbits	32 Mbits × 8	13 × 10 × 2	128 Mbytes	256 Mbytes
256 Mbits	16 Mbits × 16	13 × 9 × 2	64 Mbytes	128 Mbytes
512 Mbits	64 Mbits × 8	14 × 10 × 2	256 Mbytes	512 Mbytes
512 Mbits	32 Mbits × 16	13 × 10 × 2	128 Mbytes	256 Mbytes
1 Gbits	128 Mbits × 8	14 × 10 × 3	512 Mbytes	1 Gbyte
1 Gbits	64 Mbits × 16	13 × 10 × 3	256 Mbytes	512 Mbytes
2 Gbits	256Mbits × 8	15 × 10 × 3	1 Gbyte	2 Gbytes
2 Gbits	128Mbits × 16	14 × 10 × 3	512 Mbytes	1 Gbyte
4 Gbits	512 Mbits × 8	15 × 11 × 3	2 Gbytes	4 Gbytes
4 Gbits	256 Mbits × 16	15 × 10 × 3	1 Gbyte	2 Gbytes

Table 8-54. Supported DDR3 SDRAM Device Configurations

SDRAM Device	Device Configuration	Row × Column × Sub-bank Bits	32-Bit Bank Size	Two Banks of Memory
512 Mbits	64 Mbits × 8	13 × 10 × 3	256 Mbytes	512 Mbytes
512 Mbits	32 Mbits × 16	12 × 10 × 2	128 Mbytes	256 Mbytes
1 Gbits	128 Mbits × 8	14 × 10 × 3	512 Mbytes	1 Gbyte
1 Gbits	64 Mbits × 16	13 × 10 × 3	256 Mbytes	512 Mbytes
2 Gbits	256Mbits × 8	15 × 10 × 3	1 Gbyte	2 Gbytes
2 Gbits	128Mbits × 16	14 × 10 × 3	512 Mbytes	1 Gbyte
4 Gbits	512Mbits × 8	16 × 10 × 3	2 Gbytes	4 Gbytes
4 Gbits	256Mbits × 16	15 × 10 × 3	1 Gbyte	2 Gbytes

If a transaction request is issued to the DDR memory controller and the address does not lie within any of the programmed address ranges for an enabled chip select, a memory select error is flagged. Errors are described in detail in Section 8.5.11, “Error Management.”

Using a memory-polling algorithm at power-on reset or by querying the JEDEC serial presence detect capability of memory modules, system firmware uses the memory-boundary registers to configure the DDR memory controller to map the size of each bank in memory. The memory controller uses its bank map to assert the appropriate $\overline{\text{MCS}n}$ signal for memory accesses according to the provided bank starting and ending addresses. The memory banks are not required to be mapped to a contiguous address space.

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

8.5.2 DDR SDRAM Address Multiplexing

The following tables show the address bit encodings for each DDR SDRAM configuration. The address presented at the memory controller signals MA[15:0] use MA[15] as the msb and MA[0] as the lsb. Also, MA[10] is used as the auto-precharge bit in DDR2/DDR3 modes for reads and writes, so the column address can never use MA[10].

Table 8-55. DDR2/DDR3 Address Multiplexing for 32-Bit Data Bus with Interleaving and Partial Array Self-Refresh Disabled

Row x Col		msb	Address from Core Master																												lsb
		4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34–35
16 x 10 x 3	$\overline{\text{MRAS}}$		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0														
	MBA																		2	1	0											
	$\overline{\text{MCAS}}$																					9	8	7	6	5	4	3	2	1	0	
15 x 10 x 3	$\overline{\text{MRAS}}$			14	13	12	11	10	9	8	7	6	5	4	3	2	1	0														
	MBA																		2	1	0											
	$\overline{\text{MCAS}}$																					9	8	7	6	5	4	3	2	1	0	
14 x 10 x 3	$\overline{\text{MRAS}}$				13	12	11	10	9	8	7	6	5	4	3	2	1	0														
	MBA																		2	1	0											
	$\overline{\text{MCAS}}$																					9	8	7	6	5	4	3	2	1	0	
14 x 10 x 2	$\overline{\text{MRAS}}$					13	12	11	10	9	8	7	6	5	4	3	2	1	0													
	MBA																			1	0											
	$\overline{\text{MCAS}}$																					9	8	7	6	5	4	3	2	1	0	
13 x 10 x 3	$\overline{\text{MRAS}}$					12	11	10	9	8	7	6	5	4	3	2	1	0														
	MBA																		2	1	0											
	$\overline{\text{MCAS}}$																					9	8	7	6	5	4	3	2	1	0	
13 x 10 x 2	$\overline{\text{MRAS}}$						12	11	10	9	8	7	6	5	4	3	2	1	0													
	MBA																			1	0											
	$\overline{\text{MCAS}}$																					9	8	7	6	5	4	3	2	1	0	
13 x 9 x 2	$\overline{\text{MRAS}}$							12	11	10	9	8	7	6	5	4	3	2	1	0												
	MBA																				1	0										
	$\overline{\text{MCAS}}$																						8	7	6	5	4	3	2	1	0	

Table 8-56. DDR2/DDR3 Address Multiplexing for 16-Bit Data Bus

Row x Col		msb	Address from Core Master																													lsb
		4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35
15 x 10 x 3	$\overline{\text{MRAS}}$				14	13	12	11	10	9	8	7	6	5	4	3	2	1	0														
	MBA																			2	1	0											
	$\overline{\text{MCAS}}$																						9	8	7	6	5	4	3	2	1	0	
14 x 10 x 3	$\overline{\text{MRAS}}$					13	12	11	10	9	8	7	6	5	4	3	2	1	0														
	MBA																			2	1	0											
	$\overline{\text{MCAS}}$																						9	8	7	6	5	4	3	2	1	0	
14 x 10 x 2	$\overline{\text{MRAS}}$						13	12	11	10	9	8	7	6	5	4	3	2	1	0													
	MBA																				1	0											
	$\overline{\text{MCAS}}$																						9	8	7	6	5	4	3	2	1	0	
13 x 10 x 3	$\overline{\text{MRAS}}$						12	11	10	9	8	7	6	5	4	3	2	1	0														
	MBA																			2	1	0											
	$\overline{\text{MCAS}}$																						9	8	7	6	5	4	3	2	1	0	
13 x 10 x 2	$\overline{\text{MRAS}}$							12	11	10	9	8	7	6	5	4	3	2	1	0													
	MBA																				1	0											
	$\overline{\text{MCAS}}$																						9	8	7	6	5	4	3	2	1	0	
13 x 9 x 2	$\overline{\text{MRAS}}$								12	11	10	9	8	7	6	5	4	3	2	1	0												
	MBA																					1	0										
	$\overline{\text{MCAS}}$																							8	7	6	5	4	3	2	1	0	

Chip select interleaving is supported for the memory controller, and is programmed in DDR_SDRAM_CFG[BA_INTLV_CTL]. Interleaving is supported between chip selects 0 and 1. When interleaving is enabled, the chip selects being interleaved must use the same size of memory. One extra bit in the address decode is used for the interleaving to determine which chip select to access. The following tables show examples of interleaving between chip selects.

Table 8-57. Example of Address Multiplexing for 32-Bit Data Bus Interleaving between Two Banks with Partial Array Self Refresh Disabled

Row x Col		msb	Address from Core Master																													lsb
		5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34–35
14 x 10 x 3	$\overline{\text{MRAS}}$		13	12	11	10	9	8	7	6	5	4	3	2	1	0	CS SEL														
	MBA																	2	1	0											
	$\overline{\text{MCAS}}$																				9	8	7	6	5	4	3	2	1	0	

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Table 8-57. Example of Address Multiplexing for 32-Bit Data Bus Interleaving between Two Banks with Partial Array Self Refresh Disabled (continued)

Row x Col		msb	Address from Core Master																											lsb
		5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34–35
14 x 10 x 2	$\overline{\text{MRAS}}$			13	12	11	10	9	8	7	6	5	4	3	2	1	0	CS SEL													
	MBA																		1	0											
	$\overline{\text{MCAS}}$																				9	8	7	6	5	4	3	2	1	0	
13 x 10 x 3	$\overline{\text{MRAS}}$			12	11	10	9	8	7	6	5	4	3	2	1	0	CS SEL														
	MBA																	2	1	0											
	$\overline{\text{MCAS}}$																				9	8	7	6	5	4	3	2	1	0	
13 x 10 x 2	$\overline{\text{MRAS}}$				12	11	10	9	8	7	6	5	4	3	2	1	0	CS SEL													
	MBA																		1	0											
	$\overline{\text{MCAS}}$																				9	8	7	6	5	4	3	2	1	0	

Partial array self-refresh (PASR) can be enabled for any chip select using the CS*n*_CONFIG_2[PASR_CFG] fields. If PASR is enabled for a given chip select, then the sub-bank and row decode is swapped, and the sub-bank is decoded as the most significant portion of the DRAM address, as shown in Table 8-58. If chip select interleaving and PASR are enabled for a chip select, then the interleaved chip select bit is placed immediately to the left of the column decode, as shown in Table 8-59.

Table 8-58. Address Multiplexing with Partial Array Self Refresh Enabled

Row x Col		msb	Address from Core Master																											lsb
		4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34–35
16 x 10 x 3	$\overline{\text{MRAS}}$					15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0											
	MBA		2	1	0																											
	$\overline{\text{MCAS}}$																					9	8	7	6	5	4	3	2	1	0	
15 x 10 x 3	$\overline{\text{MRAS}}$						14	13	12	11	10	9	8	7	6	5	4	3	2	1	0											
	MBA			2	1	0																										
	$\overline{\text{MCAS}}$																					9	8	7	6	5	4	3	2	1	0	
14 x 10 x 3	$\overline{\text{MRAS}}$							13	12	11	10	9	8	7	6	5	4	3	2	1	0											
	MBA				2	1	0																									
	$\overline{\text{MCAS}}$																					9	8	7	6	5	4	3	2	1	0	
14 x 10 x 2	$\overline{\text{MRAS}}$							13	12	11	10	9	8	7	6	5	4	3	2	1	0											
	MBA					1	0																									
	$\overline{\text{MCAS}}$																					9	8	7	6	5	4	3	2	1	0	

Table 8-58. Address Multiplexing with Partial Array Self Refresh Enabled (continued)

Row x Col		msb	Address from Core Master																												lsb
		4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34–35
13 x 10 x 3	$\overline{\text{MRAS}}$								12	11	10	9	8	7	6	5	4	3	2	1	0											
	MBA					2	1	0																								
	$\overline{\text{MCAS}}$																					9	8	7	6	5	4	3	2	1	0	
13 x 10 x 2	$\overline{\text{MRAS}}$								12	11	10	9	8	7	6	5	4	3	2	1	0											
	MBA						1	0																								
	$\overline{\text{MCAS}}$																					9	8	7	6	5	4	3	2	1	0	
13 x 9 x 2	$\overline{\text{MRAS}}$									12	11	10	9	8	7	6	5	4	3	2	1	0										
	MBA							1	0																							
	$\overline{\text{MCAS}}$																						8	7	6	5	4	3	2	1	0	

Table 8-59. Example of Address Multiplexing for 32-bit Data Bus Interleaving Between Two Banks with Partial Array Self Refresh Enabled

Row x Col		msb		Address from Core Master																											lsb
		5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34–35
14 x 10 x3	$\overline{\text{MRAS}}$					13	12	11	10	9	8	7	6	5	4	3	2	1	0	CS SEL											
	MBA		2	1	0																										
	$\overline{\text{MCAS}}$																				9	8	7	6	5	4	3	2	1	0	
14 x 10 x 2	$\overline{\text{MRAS}}$					13	12	11	10	9	8	7	6	5	4	3	2	1	0	CS SEL											
	MBA			1	0																										
	$\overline{\text{MCAS}}$																				9	8	7	6	5	4	3	2	1	0	
13 x 10 x 3	$\overline{\text{MRAS}}$						12	11	10	9	8	7	6	5	4	3	2	1	0	CS SEL											
	MBA			2	1	0																									
	$\overline{\text{MCAS}}$																				9	8	7	6	5	4	3	2	1	0	
13 x 10 x 2	$\overline{\text{MRAS}}$						12	11	10	9	8	7	6	5	4	3	2	1	0	CS SEL											
	MBA				1	0																									
	$\overline{\text{MCAS}}$																				9	8	7	6	5	4	3	2	1	0	

8.5.3 JEDEC Standard DDR SDRAM Interface Commands

The following section describes the commands and timings the controller uses when operating in DDR3 or DDR2 modes.

All read or write accesses to DDR SDRAM are performed by the DDR memory controller using JEDEC standard DDR SDRAM interface commands. The SDRAM device samples command and address inputs on rising edges of the memory clock; data is sampled using both the rising and falling edges of DQS. Data read from the DDR SDRAM is also sampled on both edges of DQS.

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

The following DDR SDRAM interface commands (summarized in Table 8-60) are provided by the DDR controller. All actions for these commands are described from the perspective of the SDRAM device.

- Row activate—Latches row address and initiates memory read of that row. Row data is latched in SDRAM sense amplifiers and must be restored by a precharge command before another row activate occurs.
- Precharge—Restores data from the sense amplifiers to the appropriate row. Also initializes the sense amplifiers in preparation for reading another row in the memory array (performing another activate command). Precharge must occur after read or write, if the row address changes on the next open page mode access.
- Read—Latches column address and transfers data from the selected sense amplifier to the output buffer as determined by the column address. During each succeeding clock edge, additional data is driven without additional read commands. The amount of data transferred is determined by the burst size which defaults to 4.
- Write—Latches column address and transfers data from the data pins to the selected sense amplifier as determined by the column address. During each succeeding clock edge, additional data is transferred to the sense amplifiers from the data pins without additional write commands. The amount of data transferred is determined by the data masks and the burst size, which is set to four by the DDR memory controller.
- Refresh (similar to $\overline{\text{MCAS}}$ before $\overline{\text{MRAS}}$)—Causes a row to be read in all logical banks (JEDEC SDRAM) as determined by the refresh row address counter. This refresh row address counter is internal to the SDRAM. After being read, the row is automatically rewritten in the memory array. All logical banks must be in a precharged state before executing a refresh. The memory controller also supports posted refreshes, where several refreshes may be executed at once, and the refresh interval may be extended.
- Mode register set (for configuration)—Allows setting of DDR SDRAM options. These options are: $\overline{\text{MCAS}}$ latency, additive latency (for DDR2/DDR3), write recovery (for DDR2/DDR3), burst type, and burst length. $\overline{\text{MCAS}}$ latency may be chosen as provided by the preferred SDRAM (some SDRAMs provide $\overline{\text{MCAS}}$ latency {1,2,3}, some provide $\overline{\text{MCAS}}$ latency {1,2,3,4,5}, and so on). Burst type is always sequential. Although some SDRAMs provide burst lengths of 1, 2, 4, 8, and page size, this memory controller supports a burst length of 4. A burst length of 8 is supported for DDR3 memory only. For DDR2 in 32-bit bus mode, all 32-byte burst accesses from the platform are split into two 16-byte (that is, 4-beat) accesses to the SDRAMs in the memory controller. The mode register set command is performed by the DDR memory controller during system initialization. Parameters such as mode register data, $\overline{\text{MCAS}}$ latency, burst length, and burst type, are set by software in DDR_SDRAM_MODE[SDMODE] and transferred to the SDRAM array by the DDR memory controller after DDR_SDRAM_CFG[MEM_EN] is set. If DDR_SDRAM_CFG[BI] is set to bypass the automatic initialization, then the MODE registers can be configured through software through use of the DDR_SDRAM_MD_CNTL register.
- Self refresh (for long periods of standby)—Used when the device is in standby for very long periods of time. Automatically generates internal refresh cycles to keep the data in all memory banks refreshed. Before execution of this command, the DDR controller places all logical banks in a precharged state.

Table 8-60. DDR SDRAM Command Table

Operation	CKE Prev.	CKE Current	$\overline{MCS}$	$\overline{MRAS}$	$\overline{MCAS}$	$\overline{MWE}$	MBA	MA10	MA
Activate	H	H	L	L	H	H	Logical bank select	Row	Row
Precharge select logical bank	H	H	L	L	H	L	Logical bank select	L	X
Precharge all logical banks	H	H	L	L	H	L	X	H	X
Read	H	H	L	H	L	H	Logical bank select	L	Column
Read with auto-precharge	H	H	L	H	L	H	Logical bank select	H	Column
Write	H	H	L	H	L	L	Logical bank select	L	Column
Write with auto-precharge	H	H	L	H	L	L	Logical bank select	H	Column
Mode register set	H	H	L	L	L	L	Opcode	Opcode	Opcode and mode
Auto refresh	H	H	L	L	L	H	X	X	X
Self refresh	H	L	L	L	L	H	X	X	X

8.5.4 DDR SDRAM Interface Timing

The DDR memory controller supports four-beat bursts to SDRAM. For single-beat reads, the DDR memory controller performs a four- (or eight-) beat burst read, but ignores the last three (or seven) beats. Single-beat writes are performed by masking the last three (or seven) beats of the four- (or eight-) beat burst using the data mask MDM[0:3]. If ECC is disabled, writes smaller than double words are performed by appropriately activating the data mask. If ECC is enabled, the controller performs a read-modify write.

NOTE

If a second read or write is pending, reads shorter than four beats are not terminated early even if some data is irrelevant.

To accommodate available memory technologies across a wide spectrum of operating frequencies, the DDR memory controller allows the setting of the intervals defined in Table 8-61 with granularity of one memory clock cycle, except for CASLAT, which can be programmed with ½ clock granularity.

Table 8-61. DDR SDRAM Interface Timing Intervals

Timing Intervals	Definition
ACTTOACT	The number of clock cycles from a bank-activate command until another bank-activate command within a physical bank. This interval is listed in the AC specifications of the SDRAM as t_{RRD}.
ACTTOPRE	The number of clock cycles from an activate command until a precharge command is allowed. This interval is listed in the AC specifications of the SDRAM as t_{RAS}.
ACTTORW	The number of clock cycles from an activate command until a read or write command is allowed. This interval is listed in the AC specifications of the SDRAM as t_{RCD}.

Table 8-61. DDR SDRAM Interface Timing Intervals (continued)

Timing Intervals	Definition
BSTOPRE	The number of clock cycles to maintain a page open after an access. The page open duration counter is reloaded with BSTOPRE each time the page is accessed (including page hits). When the counter expires, the open page is closed with an SDRAM precharge bank command as soon as possible.
CASLAT	Used in conjunction with additive latency to obtain the READ latency. The number of clock cycles between the registration of a READ command by the SDRAM and the availability of the first piece of output data. If a READ command is registered at clock edge n, and the read latency is m clocks, the data is available nominally coincident with clock edge $n + m$.
PRETOACT	The number of clock cycles from a precharge command until an activate or a refresh command is allowed. This interval is listed in the AC specifications of the SDRAM as t_{RP}.
REFINT	Refresh interval. Represents the number of memory bus clock cycles between refresh cycles. Depending on DDR_SDRAM_CFG_2[NUM_PR], some number of rows are refreshed in each SDRAM bank during each refresh cycle. The value of REFINT depends on the specific SDRAMs used and the frequency of the interface as t_{RP}.
REFREC	The number of clock cycles from the refresh command until an activate command is allowed. This can be calculated by referring to the AC specification of the SDRAM device. The AC specification indicates a maximum refresh-to-activate interval in nanoseconds.
WR_DATA_DELAY	Provides different options for the timing between a write command and the write data strobe. This allows write data to be sent later than the nominal time to meet the SDRAM timing requirement between the registration of a write command and the reception of a data strobe associated with the write command. The specification dictates that the data strobe may not be received earlier than 75% of a cycle, or later than 125% of a cycle, from the registration of a write command. This parameter is not defined in the SDRAM specification. It is implementation-specific, defined for the DDR memory controller in TIMING_CFG_2.
WRREC	The number of clock cycles from the last beat of a write until a precharge command is allowed. This interval, write recovery time, is listed in the AC specifications of the SDRAM as t_{WR}.
WRTORD	Last write pair to read command. Controls the number of clock cycles from the last write data pair to the subsequent read command to the same bank as t_{WTR}.

The value of the above parameters (in whole clock cycles) must be set by boot code at system start-up (in the TIMING_CFG_0, TIMING_CFG_1, TIMING_CFG_2, and TIMING_CFG_3 registers as described in Section 8.4.1.5, “DDR SDRAM Timing Configuration 0 (TIMING_CFG_0),” Section 8.4.1.6, “DDR SDRAM Timing Configuration 1 (TIMING_CFG_1),” Section 8.4.1.7, “DDR SDRAM Timing Configuration 2 (TIMING_CFG_2),” and Section 8.4.1.4, “DDR SDRAM Timing Configuration 3 (TIMING_CFG_3)”) and be kept in the DDR memory controller configuration register space.

The following figures show SDRAM timing for various types of accesses. System software is responsible (at reset) for optimally configuring SDRAM timing parameters. The programmable timing parameters apply to both read and write timing configuration. The configuration process must be completed and the DDR SDRAM initialized before any accesses to SDRAM are attempted.

Figure 8-51 through Figure 8-53 show DDR SDRAM timing for various types of accesses; see Figure 8-51 for a single-beat read operation, Figure 8-52 for a single-beat write operation, and Figure 8-53 for a double word write operation. Note that all signal transitions occur on the rising edge of the memory bus clock and that single-beat read operations are identical to burst-reads. These figures assume the CLK_ADJUST is

set to 1/2 DRAM cycle, an additive latency of 0 DRAM cycles is used, and the write latency is 1 DRAM cycle.

Figure 8-51. DDR SDRAM Burst Read Timing—ACTTORW = 3, MCAS Latency = 2

Figure 8-52. DDR SDRAM Single-Beat (Double Word) Write Timing—ACTTORW = 3

Figure 8-53. DDR SDRAM 4-Beat Burst Write Timing—ACTTORW = 4

8.5.5 DDR SDRAM Registered DIMM Mode

To reduce loading, registered DIMMs latch the DDR SDRAM control signals internally before using them to access the array. Setting DDR_SDRAM_CFG[RD_EN] compensates for this delay on the DIMMs' control bus by delaying the data and data mask writes (on SDRAM buses) by an extra SDRAM clock cycle.

NOTE

Application system board must assert the reset signal on DDR memory devices until software is able to program the DDR memory controller configuration registers, and must deassert the reset signal on DDR memory devices before DDR_SDRAM_CFG[MEM_EN] is set. This ensures that the DDR memory devices are held in reset until a stable clock is provided and, further, that a stable clock is provided before memory devices are released from reset.

Figure 8-54 shows the registered DDR SDRAM DIMM burst write timing.

Figure 8-54. Registered DDR SDRAM DIMM Burst Write Timing

8.5.6 DDR SDRAM Write Timing Adjustments

The DDR memory controller facilitates system design flexibility by providing a write timing adjustment parameter, write data delay, (TIMING_CFG_2[WR_DATA_DELAY]) for data and DQS. The DDR SDRAM specification requires DQS be received no sooner than 75% of an SDRAM clock period—and no later than 125% of a clock period—from the capturing clock edge of the command/address at the SDRAM. The WR_DATA_DELAY parameter may be used to meet this timing requirement for a variety of system configurations, ranging from a system with one DIMM to a fully populated system with two DIMMs. TIMING_CFG_2[WR_DATA_DELAY] specifies how much to delay the launching of DQS and data from the first clock edge occurring. The delay increment step sizes are in 1/4 SDRAM clock periods starting with the default value of 0.

Figure 8-55 shows the use of the WR_DATA_DELAY parameter.

Figure 8-55. Write Timing Adjustments Example for Write Latency = 1

8.5.7 DDR SDRAM Refresh

The DDR memory controller supports auto-refresh and self-refresh. Auto-refresh is used during normal operation and is controlled by the DDR_SDRAM_INTERVAL[REFINT] value; self-refresh is used only when the DDR memory controller is set to enter a sleep power management state. The REFINT value, which represents the number of memory bus clock cycles between refresh cycles, must allow for possible outstanding transactions to complete before a refresh request is sent to the memory after the REFINT value is reached. If a memory transaction is in progress when the refresh interval is reached, the refresh cycle waits for the transaction to complete. In the worst case, the refresh cycle must wait the number of bus clock cycles required by the longest programmed access. To ensure that the latency caused by a memory transaction does not violate the device refresh period, it is recommended that the programmed value of REFINT be less than that required by the SDRAM.

When a refresh cycle is required, the DDR memory controller does the following:

1. Completes all current memory requests.
2. Closes all open pages with a PRECHARGE-ALL command to each DDR SDRAM bank with an open page (as indicated by the row open table).
3. Issues one or more auto-refresh commands to each DDR SDRAM bank (as identified by its chip select) to refresh one row in each logical bank of the selected physical bank.

The auto-refresh commands are staggered across the two possible banks to reduce the system's instantaneous power requirements. Three sets of auto refresh commands are issued on consecutive cycles when the memory is populated with one DIMMs. The initial PRECHARGE-ALL commands are also staggered in three groups for convenience. It is important to note that when entering self-refresh mode, only one refresh command is issued simultaneously to all physical banks. For this entire refresh sequence, no cycle optimization occurs for the usual case where fewer than two banks are installed. After the refresh sequence completes, any pending memory request is initiated after an inactive period specified by TIMING_CFG_1 [REFREC] and TIMING_CFG_3[EXT_REFREC]. In addition, posted refreshes are supported to allow the refresh interval to be set to a larger value.

8.5.7.1 DDR SDRAM Refresh Timing

Refresh timing for the DDR SDRAM is controlled by the programmable timing parameter TIMING_CFG_1 [REFREC], which specifies the number of memory bus clock cycles from the refresh command until a logical bank activate command is allowed. The DDR memory controller implements bank staggering for refreshes, as shown in Figure 8-56 (TIMING_CFG_1 [REFREC] = 10 in this example).

Figure 8-56. DDR SDRAM Bank Staggered Auto Refresh Timing

System software is responsible for optimal configuration of TIMING_CFG_1 [REFREC] and TIMING_CFG_3[EXT_REFREC] at reset. Configuration must be completed before DDR SDRAM accesses are attempted.

8.5.7.2 DDR SDRAM Refresh and Power-Saving Modes

In full-on mode, the DDR memory controller supplies the normal auto refresh to SDRAM. In sleep mode, the DDR memory controller can be configured to take advantage of self-refreshing SDRAMs or to provide no refresh support. Self-refresh support is enabled with the SREN memory control parameter.

Table 8-62 summarizes the refresh types available in each power-saving mode.

Table 8-62. DDR SDRAM Power-Saving Modes Refresh Configuration

Power Saving Mode	Refresh Type	SREN
Sleep	Self	1
	None	—

Note that in the absence of refresh support, system software must preserve DDR SDRAM data (such as by copying the data to disk) before entering the power-saving mode.

The dynamic power-saving mode uses the CKE DDR SDRAM pin to dynamically power down when there is no system memory activity. The CKE pin is negated when both of the following conditions are met:

- No memory refreshes are scheduled
- No memory accesses are scheduled

CKE is reasserted when a new access or refresh is scheduled or the dynamic power mode is disabled. This mode is controlled with DDR_SDRAM_CFG[DYN_PWR_MGMT].

Dynamic power management mode offers tight control of the memory system's power consumption by trading power for performance through the use of CKE. Powering up the DDR SDRAM when a new memory reference is scheduled causes an access latency penalty, depending on whether active or precharge powerdown is used, along with the settings of TIMING_CFG_0[ACT_PD_EXIT] and TIMING_CFG_0[PRE_PD_EXIT]. For example, a penalty of 1 cycle is shown in Figure 8-57.

Figure 8-57. DDR SDRAM Power-Down Mode

8.5.7.2.1 Self-Refresh in Sleep Mode

The entry and exit timing for self-refreshing SDRAMs is shown in Figure 8-58 and Figure 8-59.

Figure 8-58. DDR SDRAM Self-Refresh Entry Timing

Figure 8-59. DDR SDRAM Self-Refresh Exit Timing

8.5.8 DDR Data Beat Ordering

Transfers to and from memory are always performed in four- or eight-beat bursts. For transfer sizes other than four or eight beats, the data transfers are still operated as four- or eight-beat bursts. If ECC is enabled and either the access is not double-word aligned or the size is not a multiple of a double word, a full read-modify-write is performed for a write to SDRAM. If ECC is disabled or both the access is double-word aligned with a size that is a multiple of a double word, the data masks MDM[0:3] and MDM[8] (MDM[0:3] and MDM[8] for 32-bit bus) can be used to prevent the writing of unwanted data to SDRAM. The DDR memory controller also uses data masks to prevent all unintended full double words from writing to SDRAM. For example, if a write transaction is desired with a size of one double word (8 bytes), then the second, third, and fourth beats of data are not written to DRAM, as the width of the data bus is 64 bits.

Table 8-63 lists the data beat sequencing to and from the DDR SDRAM and the data queues for each of the possible transfer sizes with each of the possible starting double-word offsets. All underlined double-word offsets are valid for the transaction.

Table 8-63. Memory Controller—Data Beat Ordering

Transfer Size	Starting Double-Word Offset	Double-Word Sequence[1] to/from DRAM and Queues
1 double word	0 1 2 3	**0** - 1 - 2 - 3 **1** - 2 - 3 - 0 **2** - 3 - 0 - 1 **3** - 0 - 1 - 2
2 double words	0 1 2	**0 - 1** - 2 - 3 **1 - 2** - 3 - 0 **2 - 3** - 0 - 1
3 double words	0 1	**0 - 1 - 2** - 3 **1 - 2 - 3** - 0

[1] All underlined **Double**-word offsets are valid for the transaction. All writes are aligned to double-word 0 for DDR3 memories.

8.5.9 Page Mode and Logical Bank Retention

The DDR memory controller supports an open/closed page mode with an allowable open page for each logical bank of DRAM used. In closed page mode for DDR SDRAMs, the DDR memory controller uses the SDRAM auto-precharge feature, which allows the controller to indicate that the page must be automatically closed by the DDR SDRAM after the READ or WRITE access. This is performed using MA[10] of the address during the COMMAND phase of the access to enable auto-precharge. Auto-precharge is non-persistent in that it is either enabled or disabled for each individual READ or WRITE command. It can, however, be enabled or disabled separately for each chip select.

When the DDR memory controller operates in open page mode, it retains the currently active SDRAM page by not issuing a precharge command. The page remains open until one of the following conditions occurs:

- Refresh interval is met.
- The user-programmable DDR_SDRAM_INTERVAL[BSTOPRE] value is exceeded.

- There is a logical bank row collision with another transaction that must be issued.

Page mode can dramatically reduce access latencies for page hits. Depending on the memory system design and timing parameters, using page mode can save two to three clock cycles for subsequent burst accesses that hit in an active page. Also, better performance can be obtained using more banks, especially in systems which use many different channels. Page mode is disabled by clearing DDR_SDRAM_INTERVAL[BSTOPRE] or setting CS*n*_CONFIG[AP_*n*EN].

8.5.10 Error Checking and Correcting (ECC)

The DDR memory controller supports error checking and correcting (ECC) for the data path between the core master and system memory. The memory detects all double-bit errors, detects all multi-bit errors within a nibble, and corrects all single-bit errors. Other errors may be detected, but are not guaranteed to be corrected or detected. Multi-bit errors are always reported when error reporting is enabled. When a single-bit error occurs, the single-bit error counter register is incremented, and its value compared to the single-bit error trigger register. An error is reported when these values are equal. The single-bit error registers can be programmed such that minor memory faults are corrected and ignored, but a catastrophic memory failure generates an interrupt.

For writes that are smaller than 32 bits, the DDR memory controller performs a double-word read from system memory of the address for the write (checking for errors), and merges the write data with the data read from memory. Then, a new ECC code is generated for the merged double word. The data and ECC code is then written to memory. If a multi-bit error is detected on the read, the transaction completes the read-modify-write to keep the DDR memory controller from hanging. However, the corrupt data is masked on the write, so the original contents in SDRAM remain unchanged.

The syndrome encodings for the ECC code are shown in Table 8-64.

Table 8-64. DDR SDRAM ECC Syndrome Encoding (Check Bits)

Check Bit	Syndrome Bit							
	0	1	2	3	4	5	6	7
0	•							
1		•						
2			•					
3				•				
4					•			
5						•		
6							•	
7								•

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

8.5.11 Error Management

The DDR memory controller detects four different kinds of errors: training, single-bit, multi-bit, and memory select errors. The following discussion assumes all the relevant error detection, correction, and reporting functions are enabled as described in Section 8.4.1.41, "Memory Error Interrupt Enable (ERR_INT_EN)," Section 8.4.1.40, "Memory Error Disable (ERR_DISABLE)," and Section 8.4.1.39, "Memory Error Detect (ERR_DETECT)."

Single-bit errors are counted and reported based on the ERR_SBE value. When a single-bit error is detected, the DDR memory controller does the following:

- Corrects the data
- Increments the single-bit error counter ERR_SBE[SBEC]
- Generates a critical interrupt if the counter value ERR_SBE[SBEC] equals the programmable threshold ERR_SBE[SBET]
- Completes the transaction normally

If a multi-bit error is detected for a read, the DDR memory controller logs the error and generates the machine check or critical interrupt, and transfer error acknowledge (TEA) is asserted internally on the CCB bus (if enabled, as described in Section 8.4.1.40, "Memory Error Disable (ERR_DISABLE)"). Another error the DDR memory controller detects is a memory select error, which causes the DDR memory controller to log the error and generate a critical interrupt (if enabled, as described in Section 8.4.1.39, "Memory Error Detect (ERR_DETECT)"). This error is detected if the address from the memory request does not fall into any of the enabled, programmed chip select address ranges. For all memory select errors, the DDR memory controller does not issue any transactions onto the pins after the first read has returned data strobes. If the DDR memory controller is not using sample points, then a dummy transaction is issued to DDR SDRAM with the first enabled chip select. In this case, the source port on the pins is forced to 0x1F to show the transaction is not real. Table 8-65 shows the errors with their descriptions. The final error the memory controller detects is the automatic calibration error. This error is set if the memory controller detects an error during its training sequence.

Table 8-65. Memory Controller Errors

Category	Error	Descriptions	Action	Detect Register
Notification	Single-bit ECC threshold	The number of ECC errors has reached the threshold specified in the ERR_SBE.	The error is reported through machine check or critical interrupt if enabled.	The error control register only logs read versus write, not full type
Access Error	Multi-bit ECC error	A multi-bit ECC error is detected during a read, or read-modify-write memory operation.		
	Memory select error	Read, or write, address does not fall within the address range of any of the memory banks.		

8.6 Initialization/Application Information

System software must configure the DDR memory controller, using a memory polling algorithm at system start-up, to correctly map the size of each bank in memory. Then, the DDR memory controller uses its bank map to assert the appropriate $\overline{\text{MCS}n}$ signal for memory accesses according to the provided bank depths. System software must also configure the DDR memory controller at system start-up to appropriately

multiplex the row and column address bits for each bank. Refer to row-address configuration in Section 8.4.1.2, "Chip Select Configuration (CSn_CONFIG)." Address multiplexing occurs according to these configuration bits.

At system reset, initialization software (boot code) must set up the programmable parameters in the memory interface configuration registers. See Section 8.4.1, "Register Descriptions," for more detailed descriptions of the configuration registers. These parameters are shown in Table 8-66.

Table 8-66. Memory Interface Configuration Register Initialization Parameters

Name	Description	Parameter		Section/page
CS*n*_BNDS	Chip select memory bounds	SA*n* EA*n*		8.4.1.1/8-12
CS*n*_CONFIG	Chip select configuration	CS_*n*_EN AP_*n*_EN ODT_RD_CFG ODT_WR_CFG	BA_BITS_CS_*n* ROW_BITS_CS_*n* COL_BITS_CS_*n*	8.4.1.2/8-13
CS*n*_CONFIG_2	Chip select configuration 2	PASR_CFG		8.4.1.3/8-15
TIMING_CFG_3	Extended timing parameters for fields in TIMING_CFG_1	EXT_REFREC EXT_ACTTOPRE EXT_CASLAT CNTL_ADJ		8.4.1.4/8-15
TIMING_CFG_0	Timing configuration	RWT WRT RRT WWT	ACT_PD_EXIT PRE_PD_EXIT ODT_PD_EXIT MRS_CYC	8.4.1.5/8-17
TIMING_CFG_1	Timing configuration	PRETOACT ACTTOPRE ACTTORW CASLAT	REFREC WRREC ACTTOACT WRTORD	8.4.1.6/8-19
TIMING_CFG_2	Timing configuration	ADD_LAT CPO WR_LAT RD_TO_PRE	WR_DATA_DELAY CKE_PLS FOUR_ACT	8.4.1.7/8-21
DDR_SDRAM_CFG	Control configuration	SREN ECC_EN RD_EN SDRAM_TYPE DYN_PWR 8_BE DBW	NCAP 2T_EN 3T_EN BA_INTLV_CTL x32_EN HSE BI	8.4.1.8/8-23
DDR_SDRAM_CFG_2	Control configuration	SR_IE DLL_RST_DIS DQS_CFG ODT_CFG	NUM_PR OBC_CFG AP_EN D_INIT RCW_EN MD_EN	8.4.1.9/8-26
DDR_SDRAM_MODE	Mode configuration	ESDMODE SDMODE		8.4.1.10/8-29

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Table 8-66. Memory Interface Configuration Register Initialization Parameters (continued)

Name	Description	Parameter	Section/page
DDR_SDRAM_MODE_2	Mode configuration	ESDMODE2 ESDMODE3	8.4.1.11/8-29
DDR_SDRAM_INTERVAL	Interval configuration	REFINT BSTOPRE	8.4.1.13/8-33
DDR_DATA_INIT	Data initialization configuration register	INIT_VALUE	8.4.1.14/8-33
DDR_SDRAM_CLK_CNTL	Clock adjust	CLK_ADJUST	8.4.1.15/8-34
DDR_INIT_ADDR	Initialization address	INIT_ADDR	8.4.1.16/8-35
TIMING_CFG_4	Timing configuration	RWT WRT RRT WWT DLL_LOCK	8.4.1.18/8-36
TIMING_CFG_5	Timing configuration	RODT_ON RODT_OFF WODT_ON WODT_OFF	8.4.1.19/8-38
DDR_ZQ_CNTL	ZQ calibration control	ZQ_EN ZQINIT ZQOPER ZQCS	8.4.1.20/8-39
DDR_WRLVL_CNTL	Write leveling control	WRLVL_EN WRLVL_MRD WRLVL_ODTEN WRLVL_DQSEN WRLVL_SMPL WRLVL_WLR WRLVL_START	8.4.1.21/8-41
DDR_SR_CNTR	Self refresh control	SR_IT	8.4.1.22/8-44
DDR_SDRAM_RCW_1	Register control words configuration	RCW0 RCW1 RCW2 RCW3 RCW4 RCW5 RCW6 RCW7	8.4.1.23/8-45
DDR_SDRAM_RCW_2	Register control words configuration	RCW8 RCW9 RCW10 RCW11 RCW12 RCW13 RCW14 RCW15	8.4.1.24/8-46

Table 8-66. Memory Interface Configuration Register Initialization Parameters (continued)

Name	Description	Parameter	Section/page
DDRCDR_1	Driver control	DHC_EN ODT DSO_C_EN DSO_D_EN DSO_CPZ DSO_CNZ DSO_DPZ DSO_DNZ	8.4.1.29/8-54
DDRCDR_2	Driver control	DSO_CLK_EN DSO_CLKPZ DSO_CLKNZ	8.4.1.30/8-57
DDR_INIT_EXT_ADDR	Extended initialization address	INIT_EXT_ADDR	8.4.1.17/8-35

8.6.1 Programming Differences between Memory Types

Depending on the memory type used, certain fields must be programmed differently. Table 8-67 illustrates the differences in certain fields for different memory types. Note that this table does not list all fields that must be programmed.

Table 8-67. Programming Differences Between Memory Types

Parameter	Description	Differences		Section/page
AP*n*_EN	Chip Select *n* Auto Precharge Enable	DDR2 DDR3	Can be used to place chip select *n* in auto precharge mode	8.4.1.2/8-13
ODT_RD_CFG	Chip Select ODT Read Configuration	DDR2 DDR3	Can be enabled to assert ODT if desired. This could be set differently depending on system topology. However, systems with only 1 chip select will typically not use ODT when issuing reads to the memory.	8.4.1.2/8-13
		DDR3	Can be enabled to assert ODT if desired. This could be set differently depending on system topology. However, systems with only 1 chip select typically do not use ODT when issuing reads to the memory.	
ODT_WR_CFG	Chip Select ODT Write Configuration	DDR2 DDR3	Can be enabled to assert ODT if desired. This could be set differently depending on system topology. However, ODT is typically set to assert for the chip select that is getting written to (value would be set to 001).	8.4.1.2/8-13
ODT_PD_EXIT	ODT Powerdown Exit	DDR3	Should be set to 0001 for DDR3. The powerdown times (t_{XP} and t_{XPDLL}) required for DDR3 are controlled via TIMING_CFG_0[ACT_PD_EXIT] and TIMING_CFG_0[PRE_PD_EXIT].	8.4.1.5/8-17
		DDR2	Should be set according to the DDR2 specifications for the memory used. The JEDEC parameter this applies to is t_{AXPD}.	
PRETOACT	Precharge to Activate Timing	DDR2 DDR3	Should be set according to the specifications for the memory used (t_{RP})	8.4.1.6/8-19
ACTTOPRE	Activate to Precharge Timing	DDR2 DDR3	Should be set, along with the Extended Activate to Precharge Timing, according to the specifications for the memory used (t_{RAS})	8.4.1.6/8-19

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Table 8-67. Programming Differences Between Memory Types (continued)

Parameter	Description	Differences		Section/page
ACTTORW	Activate to Read/Write Timing	DDR2 DDR3	Should be set according to the specifications for the memory used (t_{RCD})	8.4.1.6/8-19
CASLAT	CAS Latency	DDR2 DDR3	Should be set, along with the Extended CAS Latency, to the desired CAS latency	8.4.1.6/8-19
REFREC	Refresh Recovery	DDR2 DDR3	Should be set, along with the Extended Refresh Recovery, to the specifications for the memory used (T_{RFC})	8.4.1.6/8-19
WRREC	Write Recovery	DDR3	Should be set according to the specifications for the memory used (t_{WR}). If DDR_SDRAM_CFG_2[OBC_CFG] is set, then this should be programmed to t_{WR} + 2 DRAM cycles.	8.4.1.6/8-19
		DDR2	Should be set according to the specifications for the memory used (t_{WR})	
ACTTOACT	Activate *A* to Activate *B*	DDR2 DDR3	Should be set according to the specifications for the memory used (t_{RRD})	8.4.1.6/8-19
WRTORD	Write to Read Timing	DDR3	Should be set according to the specifications for the memory used (t_{WTR}) If DDR_SDRAM_CFG_2[OBC_CFG] is set, then this should be programmed to t_{WTR} + 2 DRAM cycles.	8.4.1.6/8-19
		DDR2	Should be set according to the specifications for the memory used (t_{WTR})	
ADD_LAT	Additive Latency	DDR2 DDR3	Should be set to the desired additive latency. This must be set to a value less than TIMING_CFG_1[ACTTORW]	8.4.1.7/8-21
WR_LAT	Write Latency	DDR3	Should be set to the desired write latency. Note that DDR3 SDRAMs do not necessarily require the write latency to equal the CAS latency minus 1 cycle.	8.4.1.7/8-21
		DDR2	Should be set to CAS latency – 1 cycle. For example, if the CAS latency if 5 cycles, then this field should be set to 100 (4 cycles).	
RD_TO_PRE	Read to Precharge Timing	DDR3	Should be set according to the specifications for the memory used (t_{RTP}). Time between read and precharge for non-zero value of additive latency (AL) is a minimum of AL + t_{RTP} cycles. If DDR_SDRAM_CFG_2[OBC_CFG] is set, then this should be programmed to t_{RTP} + 2 DRAM cycles.	8.4.1.7/8-21
		DDR2	Should be set according to the specifications for the memory used (t_{RTP}). Time between read and precharge for non-zero value of additive latency (AL) is a minimum of AL + t_{RTP} cycles.	
CKE_PLS	Minimum CKE Pulse Width	DDR2 DDR3	Should be set according to the specifications for the memory used (t_{CKE})	8.4.1.7/8-21
FOUR_ACT	Four Activate Window	DDR3	Should be set according to the specifications for the memory used (t_{FAW}).	8.4.1.7/8-21
		DDR2	Should be set according to the specifications for the memory used (t_{FAW}). Only applies to eight logical banks.	

Table 8-67. Programming Differences Between Memory Types (continued)

Parameter	Description	Differences		Section/page
RD_EN	Registered DIMM Enable	DDR2 DDR3	If registered DIMMs are used, then this field should be set to 1	8.4.1.8/8-23
8_BE	8-beat burst enable	DDR3	If a -bit bus is used, this be set to 0. Otherwise, this be set to 1. If this is set to 0, then other requirements in TIMING_CFG_4 are needed to ensure t_{CCD} is met.	8.4.1.8/8-23
		DDR2	Should be set to 0	
2T_EN	2T Timing Enable	DDR2 DDR3	In heavily loaded systems, this can be set to 1 to gain extra timing margin on the interface at the cost of address/command bandwidth.	8.4.1.8/8-23
DLL_RST_DIS	DLL Reset Disable	DDR3	Should be set to 1	8.4.1.9/8-26
		DDR2	Should typically be set to 0, unless it is desired to bypass the DLL reset when exiting self refresh.	
DQS_CFG	DQS Configuration	DDR3	Should be set to 01	8.4.1.9/8-26
		DDR2	Should be set to 01	
ODT_CFG	ODT Configuration	LPDDR	Should be set to 00	8.4.1.9/8-26
		DDR2	Can be set for termination at the IOs according to system topology. Typically, if ODT is enabled, then the internal IOs should be set up for termination only during reads to DRAM.	
OBC_CFG	On-The-Fly Burst Chop Configuration	DDR3	Can be set to 1 if on-the-fly burst chop is used. This is expected to give the best performance in DDR3 mode. This feature can only be used if a 64-bit data bus is used.	8.4.1.9/8-26
		DDR2	Should be set to 0	
RWT	Read-to-write turnaround for same chip select (in TIMING_CFG_4)	DDR3	This can be used to force a longer read-to-write turnaround time when accessing the same chip select. This is useful for burst chop mode, as there are some timing requirements to the same chip select that still must be met.	8.4.1.18/8-36
		DDR2	Should typically be set to 0000	
WRT	Write-to-read turnaround for same chip select (in TIMING_CFG_4)	DDR3	This could be used to force a certain turnaround time between a write and read to the same chip select. This is useful for burst chop mode. However, it is expected that TIMING_CFG_1[WRTORD] is programmed appropriately such that TIMING_CFG_4[WRT] can be set to 0000.	8.4.1.18/8-36
		DDR2	Should typically be set to 0000	
RRT	Read-to-read turnaround for same chip select (in TIMING_CFG_4)	DDR3	Should typically be set to 0010 in burst chop mode (on-the-fly or fixed) or set to 0000 in fixed 8-beat burst mode.	8.4.1.18/8-36
		DDR2	Should typically be set to 0000	

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Table 8-67. Programming Differences Between Memory Types (continued)

Parameter	Description	Differences		Section/page
WWT	Write-to-write turnaround for same chip select (in TIMING_CFG_4)	DDR3	Should typically be set to 0010 in burst chop mode (on-the-fly or fixed) or set to 0000 in fixed 8-beat burst mode.	8.4.1.18/8-36
		DDR2	Should typically be set to 0000	
ZQ_EN	ZQ Calibration Enable	DDR3	Should be set to 1. The other fields in DDR_ZQ_CNTL should also be programmed appropriately based on the DRAM specifications.	8.4.1.20/8-39
		DDR2	Should be set to 0	
WRLVL_EN	Write Leveling Enable	DDR3	Can be set to 1 if write leveling is desired. Otherwise the value used in TIMING_CFG_2[WR_DATA_DELAY] is used to shift all bytes during writes to DRAM. If write leveling is used, all other fields in DDR_WRLVL_CNTL should be programmed appropriately based on the DRAM specifications.	8.4.1.21/8-41
		DDR2	Should be set to 0	
BSTOPR	Burst To Precharge Interval	DDR2 DDR3	Can be set to any value, depending on the application. Auto precharge can be enabled by setting this field to all 0s.	8.4.1.13/8-33

8.6.2 DDR SDRAM Initialization Sequence

After configuration of all parameters is complete, system software must set DDR_SDRAM_CFG[MEM_EN] to enable the memory interface. Note that 200 µs (500 µs for DDR3) must elapse after DRAM clocks are stable (DDR_SDRAM_CLK_CNTL[CLK_ADJUST] is set and any chip select is enabled) before MEM_EN can be set, so a delay loop in the initialization code may be necessary if software is enabling the memory controller. If DDR_SDRAM_CFG[BI] is not set, the DDR memory controller conducts an automatic initialization sequence to the memory, which follows the memory specifications. If the bypass initialization mode is used, then software can initialize the memory through the DDR_SDRAM_MD_CNTL register.

Chapter 9
Programmable Interrupt Controller (PIC)

This chapter describes the programmable interrupt controller (PIC) interrupt protocol, various types of interrupt sources controlled by the PIC, and the PIC registers with some programming guidelines.

9.1 Introduction

The PIC conforms to the OpenPIC architecture. The interrupt controller provides multiprocessor interrupt management, and is responsible for receiving hardware-generated interrupts from different sources (both internal and external), prioritizing them, and delivering them to a e500 core for servicing.

9.1.1 Overview

Figure 9-1 is a block diagram showing the relationship of the various functional blocks and how the signals external to the PIC are connected to other blocks on the device, including the cores.

1 Not supported in single-processor implementations.

Figure 9-1. Interrupt Sources Block Diagram Features

The PIC has the following features:

- Support for the following interrupt sources:
  - External—Off-chip signals, IRQ[0:5]
  - Internal—These are on-chip sources from peripheral logic within the integrated device signaling error conditions that need to be addressed by software.
- Interrupts generated from within the PIC itself, which are as follows:
  - Global timers A and B internal to the PIC
    - Two groups of four global 32-bit timers clocked with the CCB clock or the RTC input. Timers within each group can be concatenated to time longer durations.
  - Interprocessor interrupts (IPI)—Intended for communication between different processor cores on the same device. (Can be used for self-interrupt in single-core devices.)
  - Message registers—From within the PIC. Triggered on register write, cleared on read. Used for interprocessor communication.
  - Shared message signaled registers—From within the PIC. Triggered on register write, cleared on read. Used for cross-program communication.
    - 32-bit message interrupt channels.
- Three types of programmable interrupt outputs:
  - External interrupt (*int0* and *int1*). Any of the PIC interrupt sources can be programmed to direct interrupt requests to *int0* and *int1*. Handling of such interrupt requests follows the OpenPIC specification, which guarantees that the highest priority interrupt supersedes lower priority interrupts. Section 9.4.1.2, "Interrupts Routed to *int*," describes how the PIC logic handles these interrupts.
  - Critical interrupt (*cint0* and *cint1*). Connected to the respective e500 core's critical interrupt input.
  - $\overline{\text{IRQ_OUT}}$.

    Section 9.4.1.1, "Interrupts Routed to *cint or IRQ_OUT*," describes how the PIC logic supports this interrupt.
- Programming model compliant with the OpenPIC architecture.
  - Message, interprocessor and global timer interrupts. (Note that the interprocessor and global timer interrupts can only be routed to *int*.)
  - The following OpenPIC-defined features support only interrupts routed to the *int* signal:
    - Fully-nested interrupt delivery, guaranteeing that the interrupt source with the highest priority is given precedence over lower priority interrupts, including any that are in service.
    - 16 programmable interrupt priority levels
    - Support for identifying and handling spurious interrupts
- Support for two processors
  - Interrupts can be routed to processor core 0 or 1
  - Multi-cast delivery mode for interprocessor and global timer interrupts allowing these interrupts to be routed to either core 0 or 1, or both cores
- Processor core initialization control

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

- Programmable resetting of the PIC through the global configuration register
- Support for connection of external interrupt controller device such as an 8259 programmable interrupt controller. In 8259 mode, an interrupt causes assertion of a local (that is, internal to the integrated device) interrupt output signal.
- Pass-through mode (PIC disabled) in which the PIC directs interrupts off-chip for external servicing. See Section 9.1.4.2, "Pass-Through Mode (GCR[M] = 0)."

9.1.2 The PIC in Multiple-Processor Implementations

In a multiprocessor implementation, the PIC is replicated for each core, and where necessary, the duplicated resources are indicated with a 0 or a 1. For example, *int0* identifies the *int* signal to processor 0 and *int1* identifies the *int* signal to processor 1. Other resources associated with the cores are identified by the number. For example, setting PIR[P1] triggers a reset of core 1, and setting PIR[P0] triggers a reset of core 0.

However, where the distinction is not necessary, none is made and such resources are referred to generically. For example, the *int* signal refers to the behavior of either *int0* or *int1*.

In a multiprocessor system, it is possible for the PIC to direct interrupts to the other processor. This functionality is supported by certain multiprocessor aspects to the programming model. For example, an interrupt source in processor 0 can be programmed to target *int1* by setting the P1 bit in its destination register, *x*IDR*n*.

Note that although they are part of the programming model, such resources are reserved in a single-processor device.

9.1.3 Interrupts to the e500 Processor Core

The external interrupt signal, *int*, is the main interrupt output from the PIC to the processor core.

The interrupt sources can also specify the critical interrupt output, c*int0* or c*int1*, if the corresponding *x*IDR*n*[CI0] or *x*IDR*n*[CI1] is set.

The PIC also defines the PIR, described in Section 9.3.1.6, "Processor Core Initialization Register (PIR)," which can be used to reset the core. Processor core interrupts generated by the PIC are described in Table 9-1.

Table 9-1. e500 Processor Interrupts Generated Outside the Core—Types and Sources

Core Interrupt Type	Signaled by (Input to Core)	Sources
PIC-Programmable Interrupts		
External interrupt	*int*	Generated by the PIC, as described in Section 9.1.5, "Interrupt Sources."
Critical interrupt	*cint*	Generated by the PIC, as described in Section 9.1.5, "Interrupt Sources."

Table 9-1. e500 Processor Interrupts Generated Outside the Core—Types and Sources (continued)

Core Interrupt Type	Signaled by (Input to Core)	Sources
Other Interrupts Generated Outside the Core		
Machine check	*coren_mcp*	• $\overline{\text{MCP}}$ • $\overline{\text{SRESET}}$ • Assertion of *core_mcp* by global utilities block
Unconditional debug event	*coren_ude*	$\overline{\text{UDE}}$. Asserting $\overline{\text{UDE}}$ generates an unconditional debug exception type debug interrupt and sets a bit in the debug status register, DBSR[UDE], as described in the *e500 Core Family Reference Manual* .
Reset	*coren_hreset*	• $\overline{\text{HRESET}}$ assertion (and negation) • *core_hreset_req*. Output from core—caused by writing to the core DBCR0[RST]. This condition is additionally qualified with MSR[DE] and DBCR0[IDM] bits. Note that assertion of this signal causes a hard reset of the core only. *core_hreset_req* can also be caused by a second timer timeout condition as described in Section 9.3.2.6, "Timer Control Registers (TCRA–TCRB)." • *core_reset*. Output from PIC. See Section 9.3.1.6, "Processor Core Initialization Register (PIR)."

9.1.4 Modes of Operation

Mixed or pass-through mode of operation is chosen by setting or clearing GCR[M], as described in Section 9.3.1.4, "Global Configuration Register (GCR)."

9.1.4.1 Mixed Mode (GCR[M] = 1)

In mixed mode, external and internal interrupts are delivered using the normal priority and delivery mechanisms detailed in Section 9.4.1, "Flow of Interrupt Control."

9.1.4.2 Pass-Through Mode (GCR[M] = 0)

The PIC provides a mechanism to support alternate external interrupt controllers such as the PC/AT-compatible 8259 interrupt controller architecture. After a hard reset, the PIC defaults to pass-through mode, in which active-high interrupts from external source IRQ0 are passed directly to core 0 as shown in Figure 9-2; all other external interrupt signals are ignored. Thus, the interrupt signal from an

external interrupt controller can be connected to IRQ0 and cause direct interrupts to the processor core 0. The PIC does not perform a vector fetch from an 8259 interrupt controller.

Figure 9-2. Pass-Through Mode Example

When pass-through mode is enabled, the internally-generated interrupts shown in Table 9-3 are not forwarded to core 0. Instead, the PIC passes the raw interrupts from the internal sources to $\overline{\text{IRQ_OUT}}$. Note that when the PCI Express controller is configured as an endpoint (EP) device, the *irq_out* signal from the PIC may be used to automatically generate an outbound PCI Express MSI transaction toward the remote interrupt controller resource on the root complex (RC). See Section 15.4.2.1.2, "Hardware MSI Generation."

Note that in pass-through mode, interrupts generated within the PIC (global timers, interprocessor, and message register interrupts) are disabled. If internal or PIC-generated interrupts must be reported internally to the processor, mixed mode must be used.

It is required that in pass-through mode the internal and external interrupt targets should be *int*, which is by default.

9.1.5 Interrupt Sources

The PIC can receive separate interrupts from the following sources:

- External—Off-chip signals, IRQ[0:5]
- Internal—On-chip sources from peripheral logic within the integrated device. See Table 9-2.
- Global timers A and B internal to the PIC
- Interprocessor interrupts (IPI)—Intended for communication between different e500 processor cores on the same device. (Can be used for self-interrupt in single-core implementations.)
- Message registers—From within the PIC. Triggered on register write, cleared on read. Used for interprocessor communication.
- Shared message signaled registers—From within the PIC. Triggered on register write, cleared on read. Used for cross-program communication.

9.1.5.1 Interrupt Routing—Mixed Mode

When an interrupt request is delivered to the PIC, the corresponding interrupt destination register is checked to determine where the request should be routed, as follows:

- If *x*IDR*n*[EP] = 1 (and all other destination bits are zero), the interrupt is routed off-chip to the external $\overline{\text{IRQ_OUT}}$ signal. If the PCI Express controller is in EP mode (and the corresponding *x*IDR*n*[EP] = 1), the controller automatically generates a PCI Express MSI transaction. See Section 15.4.2.1.2, "Hardware MSI Generation."
- If either, but not both, *x*IDR*n*[CI0] or *x*IDR*n*[CI1] is set (and all other destination bits are zero), the interrupt is routed to *cint0* or *cint1*.
- If *x*IDR*n*[P0] is set (and all other destination bits are zero) the interrupt is routed to *int0*. Setting *x*IDR*n*[P1] likewise routs the interrupt to *int1*. In this case, the interrupt is latched by the interrupt pending register (IPR) and the interrupt flow is as described in Section 9.4.1, "Flow of Interrupt Control." Note that multicasting interrupts (global timer and interprocessor interrupts) can set both P0 and P1; other interrupt sources cannot.

9.1.5.2 Interrupt Destinations

Following its reset (by default), the PIC directs all timer, shared message signaled, and interrupts from external and internal sources to *int* output (connected to the *int* signal of the e500 processor core).

Interprocessor and global timers interrupts can be programmed to be routed to either core's *int* signal or to both cores (multi-casting).

All other interrupts have more destination options, but only one destination can be chosen for a single non–multi-casting interrupt. Instead of being routed to *int*, these interrupts can be routed to the core through *cint* or can be directed to $\overline{\text{IRQ_OUT}}$. These options are selected by writing to the EP or CI fields in the appropriate destination register.

9.1.5.3 Internal Interrupt Sources

Table 9-2 shows the assignments of the internal interrupt sources and how they are mapped to the registers that control them. Only the internal interrupts used are listed; that is, the numbers are not consecutive.

9.2 External Signal Descriptions

Table 9-2. Internal Interrupt Assignments

Internal Interrupt Number	Interrupt Source
0	Error[1]
1	eTSEC 1 group 1 transmit
2	eTSEC 1 group 1 receive
3	eLBC general interrupt
4	DMA channel 1
5	DMA channel 2
6	DMA channel 3
7	DMA channel 4
8	eTSEC 1 group 1 error
9	eTSEC 3 group 1 transmit
10	eTSEC 3 group 1 receive
11	eTSEC 3 group 1 error
12	USB
13	eTSEC 1 group 0 transmit
14	eTSEC 1 group 0 receive
15	eTSEC 3 group 0 transmit
16	eTSEC 3 group 0 receive
17	eTSEC 3 group 0 error
18	eTSEC 1 group 0 error
19	eTSEC 2 group 0 transmit
20	eTSEC 2 group 0 receive
21–23	Reserved
24	eTSEC 2 group 0 error
25	Reserved
26	DUART
27	I^2C controllers
28	Performance monitor
29	Security interrupt 1
30	Reserved
31	QUICC Engine ports interrupts
32–34	Reserved
35	eTSEC 2 group 1 transmit
36	eTSEC 2 group 1 receive
37–41	Reserved
42	Security interrupt 2
43	eSPI

Table 9-2. Internal Interrupt Assignments (continued)

Internal Interrupt Number	Interrupt Source
44	QUICC Engine low
45	Reserved
46	Reserved
47	QUICC Engine critical interrupt (QUICC Engine high)
48–50	Reserved
51	eTSEC 2 group 1 error
52	eTSEC 1 1588 timer/QUICC Engine 1588 timer
53	eTSEC 2 1588 timer
54	eTSEC 3 1588 timer
55	Reserved
56	eSDHC
57–63	Reserved

[1] The interrupts from the following blocks are combined as a single error interrupt to the PIC: L2 Cache, ECM, Multi-bit ECC error, QUICC Engine block IMEM ECC error, QUICC Engine block DMEM ECC error, DDR controller, eLBC error interrupt, PEX1, PEX2.

The following sections describe the PIC signals.

9.2.1 Signal Overview

The PIC external interface signals are described in Table 9-3. There are distinct external interrupt request input signals and an interrupt request output signal $\overline{\text{IRQ_OUT}}$. As Table 9-3 shows, the IRQ inputs are also used for delivering INTx signals for the PCI Express root complexes.

9.2.2 Detailed Signal Descriptions

Table 9-3 provides detailed descriptions of the external PIC signals.

Table 9-3. Interrupt Signals—Detailed Signal Descriptions

Signal	I/O	Description	
IRQ[0:5]	I	Interrupt request 0–5. The polarity and sense of each of these signals is programmable. All of these inputs can be driven asynchronously. **Note:** Some interrupt request signals IRQ*n* may share PIC external interrupt registers with PCI Express INTx signaling. See Section 9.4.5, “PCI Express INTx/IRQn Sharing.”	
		State Meaning	Asserted—When an external interrupt signal is asserted (according to the programmed polarity), the PIC checks its priority and the interrupt is conditionally passed to the processor designated in the corresponding destination register. In pass-through mode, only interrupts detected on IRQ0 are passed directly to core 0. Negated—There is no incoming interrupt from that source.
		Timing	Assertion—All of these inputs can be asserted asynchronously. Negation—Interrupts programmed as level-sensitive must remain asserted until serviced. Timing requirements for edge-sensitive interrupts can be found in the *Hardware Specifications*.

Table 9-3. Interrupt Signals—Detailed Signal Descriptions (continued)

Signal	I/O	Description	
$\overline{\text{IRQ_OUT}}$	O	Interrupt request out. When the PIC is programmed in pass-through mode, this output reflects the raw interrupts generated by on-chip sources. See Section 9.1.4, "Modes of Operation."	
		State Meaning	Asserted—At least one interrupt is currently being signaled to the external system. Negated—Indicates no interrupt source currently routed to $\overline{\text{IRQ_OUT}}$.
		Timing	Because external interrupts are asynchronous with respect to the system clock, both assertion and negation of $\overline{\text{IRQ_OUT}}$ occurs asynchronously with respect to the interrupt source. All timing given here is approximate. Assertion—Internal interrupt source: 2 CCB clock cycles after interrupt occurs. External interrupt source: 4 cycles after interrupt occurs. Message interrupts: 2 cycles after write to message register. Negation—Follows interrupt source negation with the following delay: Internal interrupt: 2 CCB clock cycles External interrupt: 4 cycles. Message interrupts: 2 cycles after message register cleared.
$\overline{\text{MCP_0}}$ and $\overline{\text{MCP_1}}$	I	Machine check processor *n*. Assertion causes a machine check interrupt to the corresponding core. Note that if the core is not configured to process machine check interrupts (MSR[ME] = 0), assertion of $\overline{\text{MCP}n}$ causes a core checkstop condition. Note that internal sources for the internal *coren_mcp* can also cause a machine check interrupt to the processor core as described in Section 20.4.1.11, "Machine Check Summary Register (MCPSUMR)," and Table 9-1.	
		State Meaning	Asserted—Integrated logic should direct the corresponding core to take a machine check interrupt or enter the checkstop state as directed by the MSR. Negated—Machine check handling is not being requested by the external system.
		Timing	Assertion—May occur at any time, asynchronous to any clock. Negation—Because $\overline{\text{MCP}n}$ is edge-triggered, it can be negated one clock after its assertion.

9.3 Memory Map/Register Definition

The PIC programmable register map occupies 256 Kbytes of memory-mapped space. Reading undefined portions of the memory map returns all zeros; writing has no effect. All PIC registers are 32 bits wide and, although located on 128-bit address boundaries, should be accessed only as 32-bit quantities.

The PIC address offset map, shown in Table 9-4, is divided into three areas:

- 0x*nn*4_0000–0x*nn*4_FFF0—Global registers
- 0x*nn*5_0000–0x*nn*5_FFF0—Interrupt source configuration registers
- 0x*nn*6_0000–0x*nn*7_FFF0—Per-CPU registers

Table 9-4. PIC Register Address Map

Offset	Register	Access	Reset	Section/Page
Global Registers—Block Base Address: 0x4_0000				
0x0000	BRR1—Block revision register 1	R	0x0040_0301	9.3.1.1/9-20
0x0010	BRR2—Block revision register 2	R	0x0000_0001	9.3.1.2/9-21
0x0014–0x003F	Reserved	—	—	—

Table 9-4. PIC Register Address Map (continued)

Offset	Register	Access	Reset	Section/Page
0x0040	IPIDR0—Interprocessor interrupt 0 (IPI 0) dispatch register	W	All zeros	9.3.8.1/9-49
0x0050	IPIDR1—IPI 1 dispatch register			
0x0060	IPIDR2—IPI 2 dispatch register			
0x0070	IPIDR3—IPI 3 dispatch register			
0x0080	CTPR—Current task priority register	R/W	0x0000_000F	9.3.8.2/9-50
0x0090	WHOAMI—Who am I register	R	0x0000_00*nn*	9.3.8.3/9-51
0x00A0	IACK—Interrupt acknowledge register	R	All zeros	9.3.8.4/9-51
0x00B0	EOI—End of interrupt register	W	All zeros	9.3.8.5/9-52
0x00B4–0x0FFF	Reserved	—	—	—
0x1000	FRR—Feature reporting register	R	0x006B_0*n*02	9.3.1.3/9-21
0x1004–0x101F	Reserved	—	—	—
0x1020	GCR—Global configuration register	R/W	All zeros	9.3.1.4/9-22
0x1024–0x1003F	Reserved	—	—	—
0x1040–0x107F	Vendor reserved	—	—	—
0x1080	VIR—Vendor identification register	R	All zeros	9.3.1.5/9-22
0x1090	PIR—Processor core initialization register	R/W	All zeros	9.3.1.6/9-23
0x10A0	IPIVPR0—IPI 0 vector/priority register	Mixed	0x8000_0000	9.3.1.7/9-23
0x10B0	IPIVPR1—IPI 1 vector/priority register			
0x10C0	IPIVPR2—IPI 2 vector/priority register			
0x10D0	IPIVPR3—IPI 3 vector/priority register			
0x10E0	SVR—Spurious vector register	R/W	0x0000_FFFF	9.3.1.8/9-24
Global Timer Group A Registers				
0x10F0	TFRRA—Timer frequency reporting register (Group A)	R/W	All zeros	9.3.2.1/9-25
0x1100	GTCCRA0—Global timer 0 current count register (Group A)	R	All zeros	9.3.2.2/9-25
0x1110	GTBCRA0—Global timer 0 base count register (Group A)	R/W	0x8000_0000	9.3.2.3/9-26
0x1120	GTVPRA0—Global timer 0 vector/priority register (Group A)	Mixed	0x8000_0000	9.3.2.4/9-27
0x1130	GTDRA0—Global timer 0 destination register (Group A)	R/W	0x0000_0001	9.3.2.5/9-27
0x1140	GTCCRA1—Global timer 1 current count register (Group A)	R	All zeros	9.3.2.2/9-25
0x1150	GTBCRA1—Global timer 1 base count register (Group A)	R/W	0x8000_0000	9.3.2.3/9-26
0x1160	GTVPRA1—Global timer 1 vector/priority register (Group A)	Mixed	0x8000_0000	9.3.2.4/9-27
0x1170	GTDRA1—Global timer 1 destination register (Group A)	R/W	0x0000_0001	9.3.2.5/9-27
0x1180	GTCCRA2—Global timer 2 current count register (Group A)	R	All zeros	9.3.2.2/9-25
0x1190	GTBCRA2—Global timer 2 base count register (Group A)	R/W	0x8000_0000	9.3.2.3/9-26
0x11A0	GTVPRA2—Global timer 2 vector/priority register (Group A)	Mixed	0x8000_0000	9.3.2.4/9-27

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Table 9-4. PIC Register Address Map (continued)

Offset	Register	Access	Reset	Section/Page
0x11B0	GTDRA2—Global timer 2 destination register (Group A)	R/W	0x0000_0001	9.3.2.5/9-27
0x11C0	GTCCRA3—Global timer 3 current count register (Group A)	R	All zeros	9.3.2.2/9-25
0x11D0	GTBCRA3—Global timer 3 base count register (Group A)	R/W	0x8000_0000	9.3.2.3/9-26
0x11E0	GTVPRA3—Global timer 3 vector/priority register (Group A)	Mixed	0x8000_0000	9.3.2.4/9-27
0x11F0	GTDRA3—Global timer 3 destination register (Group A)	R/W	0x0000_0001	9.3.2.5/9-27
0x11F4–0x12FF	Reserved	—	—	—
0x1300	TCRA—Timer control register (Group A)	R/W	All zeros	9.3.2.6/9-28
0x1308	ERQSR—External interrupt summary register	R	All zeros	9.3.3.1/9-30
0x1310	IRQSR0—$\overline{\text{IRQ_OUT}}$ summary register 0	R	All zeros	9.3.3.2/9-31
0x1320	IRQSR1—$\overline{\text{IRQ_OUT}}$ summary register 1	R	All zeros	9.3.3.3/9-31
0x1324	IRQSR2—$\overline{\text{IRQ_OUT}}$ summary register 2	R	All zeros	9.3.3.4/9-32
0x1330	CISR0—Critical interrupt summary register 0	R	All zeros	9.3.3.5/9-32
0x1340	CISR1—Critical interrupt summary register 1	R	All zeros	9.3.3.6/9-33
0x1344	CISR2—Critical interrupt summary register 2	R	All zeros	9.3.3.7/9-33
0x1350	PM0MR0—Performance monitor 0 mask register 0	R/W	0xFFFF_FFFF	9.3.4.1/9-34
0x1360	PM0MR1—Performance monitor 0 mask register 1	R/W	0xFFFF_FFFF	9.3.4.2/9-35
0x1364	PM0MR2—Performance monitor 0 mask register 2	R/W	0xFFFF_FFFF	9.3.4.2/9-35
0x1370	PM1MR0—Performance monitor 1 mask register 0	R/W	0xFFFF_FFFF	9.3.4.1/9-34
0x1380	PM1MR1—Performance monitor 1 mask register 1	R/W	0xFFFF_FFFF	9.3.4.2/9-35
0x1384	PM1MR2—Performance monitor 1 mask register 2	R/W	0xFFFF_FFFF	9.3.4.2/9-35
0x1390	PM2MR0—Performance monitor 2 mask register 0	R/W	0xFFFF_FFFF	9.3.4.1/9-34
0x13A0	PM2MR1—Performance monitor 2 mask register 1	R/W	0xFFFF_FFFF	9.3.4.2/9-35
0x13A4	PM2MR2—Performance monitor 2 mask register 2	R/W	0xFFFF_FFFF	9.3.4.2/9-35
0x13B0	PM3MR0—Performance monitor 3 mask register 0	R/W	0xFFFF_FFFF	9.3.4.1/9-34
0x13C0	PM3MR1—Performance monitor 3 mask register 1	R/W	0xFFFF_FFFF	9.3.4.2/9-35
0x13C4	PM3MR2—Performance monitor 3 mask register 2	R/W	0xFFFF_FFFF	9.3.4.2/9-35
0x13C8–0x13FF	Reserved	—	—	—
0x1400	MSGR0—Message register 0	R/W	All zeros	9.3.5.1/9-36
0x1410	MSGR1—Message register 1	R/W	All zeros	9.3.5.1/9-36
0x1420	MSGR2—Message register 2	R/W	All zeros	9.3.5.1/9-36
0x1430	MSGR3—Message register 3	R/W	All zeros	9.3.5.1/9-36
0x1434–0x14FF	Reserved	—	—	—
0x1500	MER—Message enable register	R/W	All zeros	9.3.5.2/9-36
0x1510	MSR—Message status register	R/W	All zeros	9.3.5.3/9-37

Table 9-4. PIC Register Address Map (continued)

Offset	Register	Access	Reset	Section/Page
0x1514–0x15FF	Reserved	—	—	—
0x1600	MSIR0—Shared message signaled interrupt register 0	R	All zeros	9.3.6.1/9-37
0x1610	MSIR1—Shared message signaled interrupt register 1	R	All zeros	9.3.6.1/9-37
0x1620	MSIR2—Shared message signaled interrupt register 2	R	All zeros	9.3.6.1/9-37
0x1630	MSIR3—Shared message signaled interrupt register 3	R	All zeros	9.3.6.1/9-37
0x1640	MSIR4—Shared message signaled interrupt register 4	R	All zeros	9.3.6.1/9-37
0x1650	MSIR5—Shared message signaled interrupt register 5	R	All zeros	9.3.6.1/9-37
0x1660	MSIR6—Shared message signaled interrupt register 6	R	All zeros	9.3.6.1/9-37
0x1670	MSIR7—Shared message signaled interrupt register 7	R	All zeros	9.3.6.1/9-37
0x1674–0x171F	Reserved	—	—	—
0x1720	MSISR—Shared message signaled interrupt status register	R	All zeros	9.3.6.2/9-38
0x1740	MSIIR—Shared message signaled interrupt index register	W	All zeros	9.3.6.3/9-38
0x1744–0x20EF	Reserved	—	—	—
Global Timer Group B Registers				
0x20F0	TFRRB—Timer frequency reporting register group B	R/W	All zeros	9.3.2.1/9-25
0x2100	GTCCRB0—Global timer current count register group B 0	R	All zeros	9.3.2.2/9-25
0x2110	GTBCRB0—Global timer base count register group B 0	R/W	0x8000_0000	9.3.2.3/9-26
0x2120	GTVPRB0—Global timer vector/priority register group B 0	Mixed	0x8000_0000	9.3.2.4/9-27
0x2130	GTDRB0—Global timer destination register group B 0	R/W	0x0000_0001	9.3.2.5/9-27
0x2140	GTCCRB1—Global timer current count register group B 1	R	All zeros	9.3.2.2/9-25
0x2150	GTBCRB1—Global timer base count register group B 1	R/W	0x8000_0000	9.3.2.3/9-26
0x2160	GTVPRB1—Global timer vector/priority register group B 1	Mixed	0x8000_0000	9.3.2.4/9-27
0x2170	GTDRB1—Global timer destination register group B 1	R/W	0x0000_0001	9.3.2.5/9-27
0x2180	GTCCRB2—Global timer current count register group B 2	R	All zeros	9.3.2.2/9-25
0x2190	GTBCRB2—Global timer base count register group B 2	R/W	0x8000_0000	9.3.2.3/9-26
0x21A0	GTVPRB2—Global timer vector/priority register group B 2	Mixed	0x8000_0000	9.3.2.4/9-27
0x21B0	GTDRB2—Global timer destination register group B 2	R/W	0x0000_0001	9.3.2.5/9-27
0x21C0	GTCCRB3—Global timer current count register group B 3	R	All zeros	9.3.2.2/9-25
0x21D0	GTBCRB3—Global timer base count register group B 3	R/W	0x8000_0000	9.3.2.3/9-26
0x21E0	GTVPRB3—Global timer vector/priority register group B 3	Mixed	0x8000_0000	9.3.2.4/9-27
0x21F0	GTDRB3—Global timer destination register group B 3	R/W	0x0000_0001	9.3.2.5/9-27
0x21F4–0x22FF	Reserved	—	—	—
0x2300	TCRB—Timer control register (Group B)	R/W	All zeros	9.3.2.6/9-28

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Table 9-4. PIC Register Address Map (continued)

Offset	Register	Access	Reset	Section/Page
0x2304–0x23FF	Reserved	—	—	—
0x2400	MSGR4—Message register 4	R/W	All zeros	9.3.5.1/9-36
0x2410	MSGR5—Message register 5			
0x2420	MSGR6—Message register 6			
0x2430	MSGR7—Message register 7			
0x2434–0x24FF	Reserved	—	—	—
0x2500	MER—Message enable register (for MSGR4–7)	R/W	All zeros	9.3.5.2/9-36
0x2510	MSR—Message status register (for MSGG4–7)	R/W	All zeros	9.3.5.3/9-37
0x2514–0xFFFF	Reserved	—	—	—
Interrupt Source Configuration Registers—Block Base Address: 0x5_0000				
0x0000	EIVPR0—External interrupt 0 (IRQ0) vector/priority register or PEX1-INTA vector/priority register	Mixed	0x8000_0000	9.3.7.1/9-42
0x0010	EIDR0—External interrupt 0 (IRQ0) destination register or PEX1-INTA destination register	R/W	0x0000_0001	9.3.7.2/9-43
0x0020	EIVPR1—External interrupt 1 (IRQ1) vector/priority register or PEX1-INTB vector/priority register	Mixed	0x8000_0000	9.3.7.1/9-42
0x0030	EIDR1—External interrupt 1 (IRQ1) destination register or PEX1-INTB destination register	R/W	0x0000_0001	9.3.7.2/9-43
0x0040	EIVPR2—External interrupt 2 (IRQ2) vector/priority register or PEX1-INTC vector/priority register	Mixed	0x8000_0000	9.3.7.1/9-42
0x0050	EIDR2—External interrupt 2 (IRQ2) destination register or PEX1-INTC destination register	R/W	0x0000_0001	9.3.7.2/9-43
0x0060	EIVPR3—External interrupt 3 (IRQ3) vector/priority register or PEX1-INTD vector/priority register	Mixed	0x8000_0000	9.3.7.1/9-42
0x0070	EIDR3—External interrupt 3 (IRQ3) destination register or PEX1-INTD destination register	R/W	0x0000_0001	9.3.7.2/9-43
0x0080	EIVPR4—External interrupt 4 (IRQ4) vector/priority register or PEX2-INTA vector/priority register	Mixed	0x8000_0000	9.3.7.1/9-42
0x0090	EIDR4—External interrupt 4 (IRQ4) destination register or PEX2-INTA destination register	R/W	0x0000_0001	9.3.7.2/9-43
0x00A0	EIVPR5—External interrupt 5 (IRQ5) vector/priority register or PEX2-INTB vector/priority register	Mixed	0x8000_0000	9.3.7.1/9-42
0x00B0	EIDR5—External interrupt 5 (IRQ5) destination register or PEX2-INTB destination register	R/W	0x0000_0001	9.3.7.2/9-43
0x00D4–0x01FF	Reserved	—	—	—
0x0200	IIVPR0—Internal interrupt 0 vector/priority register	Mixed	0x8080_0000	9.3.7.3/9-44
0x0210	IIDR0—Internal interrupt 0 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x0220	IIVPR1—Internal interrupt 1 vector/priority register	Mixed	0x8080_0000	9.3.7.3/9-44

Table 9-4. PIC Register Address Map (continued)

Offset	Register	Access	Reset	Section/Page
0x0230	IIDR1—Internal interrupt 1 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x0240	IIVPR2—Internal interrupt 2 vector/priority register	Mixed	0x8080_0000	9.3.7.3/9-44
0x0250	IIDR2—Internal interrupt 2 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x0260	IIVPR3—Internal interrupt 3 vector/priority register	Mixed	0x8080_0000	9.3.7.3/9-44
0x0270	IIDR3—Internal interrupt 3 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x0280	IIVPR4—Internal interrupt 4 vector/priority register	Mixed	0x8080_0000	9.3.7.3/9-44
0x0290	IIDR4—Internal interrupt 4 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x02A0	IIVPR5—Internal interrupt 5 vector/priority register	Mixed	0x8080_0000	9.3.7.3/9-44
0x02B0	IIDR5—Internal interrupt 5 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x02C0	IIVPR6—Internal interrupt 6 vector/priority register	Mixed	0x8080_0000	9.3.7.3/9-44
0x02D0	IIDR6—Internal interrupt 6 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x02E0	IIVPR7—Internal interrupt 7 vector/priority register	Mixed	0x8080_0000	9.3.7.3/9-44
0x02F0	IIDR7—Internal interrupt 7 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x0300	IIVPR8—Internal interrupt 8 vector/priority register	Mixed	0x8080_0000	9.3.7.3/9-44
0x0310	IIDR8—Internal interrupt 8 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x0320	IIVPR9—Internal interrupt 9 vector/priority register	Mixed	0x8080_0000	9.3.7.3/9-44
0x0330	IIDR9—Internal interrupt 9 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x0340	IIVPR10—Internal interrupt 10 vector/priority register	Mixed	0x8080_0000	9.3.7.3/9-44
0x0350	IIDR10—Internal interrupt 10 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x0360	IIVPR11—Internal interrupt 11 vector/priority register	Mixed	0x8080_0000	9.3.7.3/9-44
0x0370	IIDR11—Internal interrupt 11 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x0380	IIVPR12—Internal interrupt 12 vector/priority register	Mixed	0x8080_0000	9.3.7.3/9-44
0x0390	IIDR12—Internal interrupt 12 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x03A0	IIVPR13—Internal interrupt 13 vector/priority register	Mixed	0x8080_0000	9.3.7.3/9-44
0x03B0	IIDR13—Internal interrupt 13 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x03C0	IIVPR14—Internal interrupt 14 vector/priority register	Mixed	0x8080_0000	9.3.7.3/9-44
0x03D0	IIDR14—Internal interrupt 14 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x03E0	IIVPR15—Internal interrupt 15 vector/priority register	Mixed	0x8080_0000	9.3.7.3/9-44
0x03F0	IIDR15—Internal interrupt 15 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x0400	IIVPR16—Internal interrupt 16 vector/priority register	Mixed	0x8080_0000	9.3.7.3/9-44
0x0410	IIDR16—Internal interrupt 16 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x0420	IIVPR17—Internal interrupt 17 vector/priority register	Mixed	0x8080_0000	9.3.7.3/9-44
0x0430	IIDR17—Internal interrupt 17 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x0440	IIVPR18—Internal interrupt 18 vector/priority register	Mixed	0x8080_0000	9.3.7.3/9-44
0x0450	IIDR18—Internal interrupt 18 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x0460	IIVPR19—Internal interrupt 19 vector/priority register	Mixed	0x8080_0000	9.3.7.3/9-44
0x0470	IIDR19—Internal interrupt 19 destination register	R/W	0x0000_0001	9.3.7.4/9-45

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Table 9-4. PIC Register Address Map (continued)

Offset	Register	Access	Reset	Section/Page
0x0480	IIVPR20—Internal interrupt 20 vector/priority register	Mixed	0x8080_0000	9.3.7.3/9-44
0x0490	IIDR20—Internal interrupt 20 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x04A0	IIVPR21—Internal interrupt 21 vector/priority register	Mixed	0x8080_0000	9.3.7.3/9-44
0x04B0	IIDR21—Internal interrupt 21 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x04C0	IIVPR22—Internal interrupt 22 vector/priority register	Mixed	0x8080_0000	9.3.7.3/9-44
0x04D0	IIDR22—Internal interrupt 22 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x04E0	IIVPR23—Internal interrupt 23 vector/priority register	Mixed	0x8080_0000	9.3.7.3/9-44
0x04F0	IIDR23—Internal interrupt 23 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x0500	IIVPR24—Internal interrupt 24 vector/priority register	Mixed	0x8080_0000	9.3.7.3/9-44
0x0510	IIDR24—Internal interrupt 24 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x0520	IIVPR25—Internal interrupt 25 vector/priority register	Mixed	0x8080_0000	9.3.7.3/9-44
0x0530	IIDR25—Internal interrupt 25 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x0540	IIVPR26—Internal interrupt 26 vector/priority register	Mixed	0x8080_0000	9.3.7.3/9-44
0x0550	IIDR26—Internal interrupt 26 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x0560	IIVPR27—Internal interrupt 27 vector/priority register	Mixed	0x8080_0000	9.3.7.3/9-44
0x0570	IIDR27—Internal interrupt 27 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x0580	IIVPR28—Internal interrupt 28 vector/priority register	Mixed	0x8080_0000	9.3.7.3/9-44
0x0590	IIDR28—Internal interrupt 28 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x05A0	IIVPR29—Internal interrupt 29 vector/priority register	Mixed	0x8080_0000	9.3.7.3/9-44
0x05B0	IIDR29—Internal interrupt 29 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x05C0	IIVPR30—Internal interrupt 30 vector/priority register	Mixed	0x8080_0000	9.3.7.3/9-44
0x05D0	IIDR30—Internal interrupt 30 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x05E0	IIVPR31—Internal interrupt 31 vector/priority register	Mixed	0x8080_0000	9.3.7.3/9-44
0x05F0	IIDR31—Internal interrupt 31 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x0600	IIVPR32—Internal interrupt 32 vector/priority register	Mixed	0x8080_0000	9.3.7.3/9-44
0x0610	IIDR32—Internal interrupt 32 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x0620	IIVPR33—Internal interrupt 33 vector/priority register	Mixed	0x8080_0000	9.3.7.3/9-44
0x0630	IIDR33—Internal interrupt 33 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x0640	IIVPR34—Internal interrupt 34 vector/priority register	Mixed	0x8080_0000	9.3.7.3/9-44
0x0650	IIDR34—Internal interrupt 34 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x0660	IIVPR35—Internal interrupt 35 vector/priority register	Mixed	0x8080_0000	9.3.7.3/9-44
0x0670	IIDR35—Internal interrupt 35 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x0680	IIVPR36—Internal interrupt 36 vector/priority register	Mixed	0x8080_0000	9.3.7.3/9-44
0x0690	IIDR36—Internal interrupt 36 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x06A0	IIVPR37—Internal interrupt 37 vector/priority register	Mixed	0x8080_0000	9.3.7.3/9-44
0x06B0	IIDR37—Internal interrupt 37 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x06C0	IIVPR38—Internal interrupt 38 vector/priority register	Mixed	0x8080_0000	9.3.7.3/9-44

Table 9-4. PIC Register Address Map (continued)

Offset	Register	Access	Reset	Section/Page
0x06D0	IIDR38—Internal interrupt 38 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x06E0	IIVPR39—Internal interrupt 39 vector/priority register	Mixed	0x8080_0000	9.3.7.3/9-44
0x06F0	IIDR39—Internal interrupt 39 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x0700	IIVPR40—Internal interrupt 40 vector/priority register	Mixed	0x8080_0000	9.3.7.3/9-44
0x0710	IIDR40—Internal interrupt 40 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x0720	IIVPR41—Internal interrupt 41 vector/priority register	Mixed	0x8080_0000	9.3.7.3/9-44
0x0730	IIDR41—Internal interrupt 41 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x0740	IIVPR42—Internal interrupt 42 vector/priority register	Mixed	0x8080_0000	9.3.7.3/9-44
0x0750	IIDR42—Internal interrupt 42 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x0760	IIVPR43—Internal interrupt 43 vector/priority register	Mixed	0x8080_0000	9.3.7.3/9-44
0x0770	IIDR43—Internal interrupt 43 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x0780	IIVPR44—Internal interrupt 44 vector/priority register	Mixed	0x8080_0000	9.3.7.3/9-44
0x0790	IIDR44—Internal interrupt 44 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x07A0	IIVPR45—Internal interrupt 45 vector/priority register	Mixed	0x8080_0000	9.3.7.3/9-44
0x07B0	IIDR45—Internal interrupt 45 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x07C0	IIVPR46—Internal interrupt 46 vector/priority register	Mixed	0x8080_0000	9.3.7.3/9-44
0x07D0	IIDR46—Internal interrupt 46 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x07E0	IIVPR47—Internal interrupt 47 vector/priority register	Mixed	0x8080_0000	9.3.7.3/9-44
0x07F0	IIDR47—Internal interrupt 47 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x0800	IIVPR48—Internal interrupt 48 vector/priority register	Mixed	0x8080_0000	9.3.7.3/9-44
0x0810	IIDR48—Internal interrupt 48 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x0820	IIVPR49—Internal interrupt 49 vector/priority register	Mixed	0x8080_0000	9.3.7.3/9-44
0x0830	IIDR49—Internal interrupt 49 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x0840	IIVPR50—Internal interrupt 50 vector/priority register	Mixed	0x8080_0000	9.3.7.3/9-44
0x0850	IIDR50—Internal interrupt 50 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x0860	IIVPR51—Internal interrupt 51 vector/priority register	Mixed	0x8080_0000	9.3.7.3/9-44
0x0870	IIDR51—Internal interrupt 51 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x0880	IIVPR52—Internal interrupt 52 vector/priority register	Mixed	0x8080_0000	9.3.7.3/9-44
0x0890	IIDR52—Internal interrupt 52 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x08A0	IIVPR53—Internal interrupt 53 vector/priority register	Mixed	0x8080_0000	9.3.7.3/9-44
0x08B0	IIDR53—Internal interrupt 53 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x08C0	IIVPR54—Internal interrupt 54 vector/priority register	Mixed	0x8080_0000	9.3.7.3/9-44
0x08D0	IIDR54—Internal interrupt 54 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x08E0	IIVPR55—Internal interrupt 55 vector/priority register	Mixed	0x8080_0000	9.3.7.3/9-44
0x08F0	IIDR55—Internal interrupt 55 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x0900	IIVPR56—Internal interrupt 56 vector/priority register	Mixed	0x8080_0000	9.3.7.3/9-44
0x0910	IIDR56—Internal interrupt 56 destination register	R/W	0x0000_0001	9.3.7.4/9-45

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Table 9-4. PIC Register Address Map (continued)

Offset	Register	Access	Reset	Section/Page
0x0920	IIVPR57—Internal interrupt 57 vector/priority register	Mixed	0x8080_0000	9.3.7.3/9-44
0x0930	IIDR57—Internal interrupt 57 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x0940	IIVPR58—Internal interrupt 58 vector/priority register	Mixed	0x8080_0000	9.3.7.3/9-44
0x0950	IIDR58—Internal interrupt 58 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x0960	IIVPR59—Internal interrupt 59 vector/priority register	Mixed	0x8080_0000	9.3.7.3/9-44
0x0970	IIDR59—Internal interrupt 59 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x0980	IIVPR60—Internal interrupt 60 vector/priority register	Mixed	0x8080_0000	9.3.7.3/9-44
0x0990	IIDR60—Internal interrupt 60 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x09A0	IIVPR61—Internal interrupt 61 vector/priority register	Mixed	0x8080_0000	9.3.7.3/9-44
0x09B0	IIDR61—Internal interrupt 61 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x09C0	IIVPR62—Internal interrupt 62 vector/priority register	Mixed	0x8080_0000	9.3.7.3/9-44
0x09D0	IIDR62—Internal interrupt 62 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x09E0	IIVPR63—Internal interrupt 63 vector/priority register	Mixed	0x8080_0000	9.3.7.3/9-44
0x09F0	IIDR63—Internal interrupt 63 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x09F4–0x15FF	Reserved	—	—	—
0x1600	MIVPR0—Messaging interrupt 0 (MSG 0) vector/priority register	Mixed	0x8000_0000	9.3.7.5/9-46
0x1610	MIDR0—Messaging interrupt 0 (MSG 0) destination register	R/W	0x0000_0001	9.3.7.6/9-47
0x1620	MIVPR1—Messaging interrupt 1 (MSG 1) vector/priority register	Mixed	0x8000_0000	9.3.7.5/9-46
0x1630	MIDR1—Messaging interrupt 1 (MSG 1) destination register	R/W	0x0000_0001	9.3.7.6/9-47
0x1640	MIVPR2—Messaging interrupt 2 (MSG 2) vector/priority register	Mixed	0x8000_0000	9.3.7.5/9-46
0x1650	MIDR2—Messaging interrupt 2 (MSG 2) destination register	R/W	0x0000_0001	9.3.7.6/9-47
0x1660	MIVPR3—Messaging interrupt 3 (MSG 3) vector/priority register	Mixed	0x8000_0000	9.3.7.5/9-46
0x1670	MIDR3—Messaging interrupt 3 (MSG 3) destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x1674	MIVPR4—Messaging interrupt 4 (MSG 4) vector/priority register	R/W	0x8000_0000	9.3.7.5/9-46
0x1690	MIDR4—Messaging interrupt 4 (MSG 4) destination register	R/W	0x0000_0001	9.3.7.6/9-47
0x16A0	MIVPR5—Messaging interrupt 5 (MSG 5) vector/priority register	R/W	0x8000_0000	9.3.7.5/9-46
0x16B0	MIDR5—Messaging interrupt 5 (MSG 5) destination register	R/W	0x0000_0001	9.3.7.6/9-47
0x16C0	MIVPR6—Messaging interrupt 6 (MSG 6) vector/priority register	R/W	0x8000_0000	9.3.7.5/9-46
0x16D0	MIDR6—Messaging interrupt 6 (MSG 6) destination register	R/W	0x0000_0001	9.3.7.6/9-47
0x16E0	MIVPR7—Messaging interrupt 7 (MSG 7) vector/priority register	R/W	0x8000_0000	9.3.7.5/9-46
0x16F0	MIDR7—Messaging interrupt 7 (MSG 7) destination register	R/W	0x0000_0001	9.3.7.6/9-47
0x16F4–0x1BFF	Reserved	—	—	—
0x1C00	MSIVPR0—Shared message signaled interrupt vector/priority register 0	Mixed	0x8000_0000	9.3.6.4/9-39
0x1C10	MSIDR0—Shared message signaled interrupt destination register 0	R/W	0x0000_0001	9.3.6.5/9-40
0x1C20	MSIVPR1—Shared message signaled interrupt vector/priority register 1	Mixed	0x8000_0000	9.3.6.4/9-39
0x1C30	MSIDR1—Shared message signaled interrupt destination register 1	R/W	0x0000_0001	9.3.6.5/9-40

Table 9-4. PIC Register Address Map (continued)

Offset	Register	Access	Reset	Section/Page
0x1C40	MSIVPR2—Shared message signaled interrupt vector/priority register 2	Mixed	0x8000_0000	9.3.6.4/9-39
0x1C50	MSIDR2—Shared message signaled interrupt destination register 2	R/W	0x0000_0001	9.3.6.5/9-40
0x1C60	MSIVPR3—Shared message signaled interrupt vector/priority register 3	Mixed	0x8000_0000	9.3.6.4/9-39
0x1C70	MSDIR3—Shared message signaled interrupt destination register 3	R/W	0x0000_0001	9.3.6.5/9-40
0x1C80	MSIVPR4—Shared message signaled interrupt vector/priority register 4	Mixed	0x8000_0000	9.3.6.4/9-39
0x1C90	MSIDR4—Shared message signaled interrupt destination register 4	R/W	0x0000_0001	9.3.6.5/9-40
0x1CA0	MSIVPR5—Shared message signaled interrupt vector/priority register 5	Mixed	0x8000_0000	9.3.6.4/9-39
0x1CB0	MSIDR5—Shared message signaled interrupt destination register 5	R/W	0x0000_0001	9.3.6.5/9-40
0x1CC0	MSIVPR6—Shared message signaled interrupt vector/priority register 6	Mixed	0x8000_0000	9.3.6.4/9-39
0x1CD0	MSIDR6—Shared message signaled interrupt destination register 6	R/W	0x0000_0001	9.3.6.5/9-40
0x1CE0	MSIVPR7—Shared message signaled interrupt vector/priority register 7	Mixed	0x8000_0000	9.3.6.4/9-39
0x1CF0	MSDIR7—Shared message signaled interrupt destination register 7	R/W	0x0000_0001	9.3.6.5/9-40
0x1CFF–0xFFFF	Reserved	—	—	—
Per-CPU Registers Block Base Address: 0x6_0000				
0x0000–0x003F	Reserved	—	—	—
0x0040	IPIDR0—Processor core 0 interprocessor 0 dispatch register	W	All zeros	9.3.8.1/9-49
0x0050	IPIDR1—Processor core 0 interprocessor 1 dispatch register			
0x0060	IPIDR2—Processor core 0 interprocessor 2 dispatch register			
0x0070	IPIDR3—Processor core 0 interprocessor 3 dispatch register			
0x0080	CTPR0—Processor core 0 current task priority register	R/W	0x0000_000F	9.3.8.2/9-50
0x0090	WHOAMI0—Processor core 0 who am I register	R	0x0000_00*nn*	9.3.8.3/9-51
0x00A0	IACK0—Processor core 0 interrupt acknowledge register	R	All zeros	9.3.8.4/9-51
0x00B0	EOI0—Processor core 0 end of interrupt register	W	All zeros	9.3.8.5/9-52
0x00BF–0x0FFF	Reserved	—	—	—
0x1000–0x103F	Reserved	—	—	—
0x1040	IPIDR0—Processor core 1 interprocessor 0 dispatch register	W	All zeros	9.3.8.1/9-49
0x1050	IPIDR1—Processor core 1 interprocessor 1 dispatch register			
0x1060	IPIDR2—Processor core 1 interprocessor 2 dispatch register			
0x1070	IPIDR3—Processor core 1 interprocessor 3 dispatch register			
0x1080	CTPR1—Processor core 1 current task priority register	R/W	0x0000_000F	9.3.8.2/9-50
0x1090	WHOAMI1—Processor core 1 who am I register	R	0x0000_0001	9.3.8.3/9-51
0x10A0	IACK1—Processor core 1 interrupt acknowledge register	R	All zeros	9.3.8.4/9-51

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Table 9-4. PIC Register Address Map (continued)

Offset	Register	Access	Reset	Section/Page
0x10B0	EOI1—Processor core 1 end of interrupt register	W	All zeros	9.3.8.5/9-52
0x10BF–0xFFFF	Reserved	—	—	—

9.3.1 Global Registers

Although most PIC registers have one address, some are replicated for each e500 processor core in a multiprocessor device. For such registers, each core accesses its separate registers using the same address, the address decoding being sensitive to the processor core ID. A copy of the per-CPU registers is available to each e500 processor core at the same physical address, that is, in a private access address space that acts like an alias to a processor's own copy of the per-CPU registers. As shown in Figure 9-44, the ID of the core initiating the read/write transaction determines which processor's per-CPU registers to access. For more information, see Section 9.3.8, "Per-CPU (Private Access) Registers."

NOTE

Register fields designated as write-1-to-clear are cleared only by writing ones to them. Writing zeros to them has no effect.

9.3.1.1 Block Revision Register 1 (BRR1)

BRR1, shown in Figure 9-3, provides information about the PIC IP block.

Offset 0x0000 Access: Read only

	0–15	16–23	24–31
R	IPID	IPMJ	IPMN
W			
Reset	0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0	0 0 0 0 0 0 1 1	0 0 0 0 0 0 0 1

Figure 9-3. Block Revision Register 1 (BRR1)

Table 9-7 describes the BRR1 fields.

Table 9-5. BRR1 Field Descriptions

Bits	Name	Description
0–15	IPID	IP block ID.
16–23	IPMJ	The major revision of the IP block.
24–31	IPMN	The minor revision of the IP block.

9.3.1.2 Block Revision Register 2 (BRR2)

BRR2, shown in Figure 9-4, provides information about the IP block integration option and IP block configuration options.

Offset 0x0010 Access: Read only

	0–7	8–15	16–23	24–31
R	—	IPINTO	—	IPCFGO
W				
Reset	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 1

Figure 9-4. Block Revision Register 2 (BRR2)

Table 9-6 describes the BRR2 fields.

Table 9-6. BRR2 Field Descriptions

Bits	Name	Description
0–7	—	Reserved
8–15	IPINTO	IP block integration options
16–23	—	Reserved
24–31	IPCFGO	IP block configuration options

9.3.1.3 Feature Reporting Register (FRR)

FRR, shown in Figure 9-5, provides information about interrupt and e500 processor core configurations. It also informs the programming environment of the controller version.

Offset 0x1000 Access: Read only

	0–3	4	5–15	16–18	19–23	24–31
R	—		NIRQ	—	NCPU	VID
W						
Reset	0 0 0 0	0	0 0 0 0 0 1 1 0 1 0 1 1	0 0 0	0 0 0 *n*	0 0 0 0 0 0 1 0

Figure 9-5. Feature Reporting Register (FRR)

Table 9-7 describes the FRR fields.

Table 9-7. FRR Field Descriptions

Bits	Name	Description
0–4	—	Reserved
5–15	NIRQ	Number of interrupts. Holds the binary value of the number of the highest interrupt source supported minus one. The value is 101 (0x6B or 0b000_0110_1011), because this device supports 102 interrupts: 6 external sources, 64 internal sources (see Table 9-3), 8 timer sources, 8 interprocessor sources, 8 messaging sources, and 8 shared message signaled sources. A zero in this field corresponds to one source.
16–18	—	Reserved, should be cleared

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Table 9-7. FRR Field Descriptions (continued)

Bits	Name	Description
19–23	NCPU	Number of CPUs. The number of the highest physical CPUs (or e500 processor cores) supported minus one. 00000 Single core—core0 00001 Two cores—core0 and core1
24–31	VID	Version ID. Reports the OpenPIC specification revision level supported by this interrupt controller implementation. The VID field's value of two (0x02) corresponds to revision 1.2 which is the revision level currently supported.

9.3.1.4 Global Configuration Register (GCR)

GCR, shown in Figure 9-6, controls the PIC's operating mode, and allows software to reset the PIC.

Offset 0x1020 Access: Read/Write

	0	1	2	3 … 31
R/W	RST	—	M	—
Reset	All zeros			

Figure 9-6. Global Configuration Register (GCR)

Table 9-8 describes the GCR fields.

Table 9-8. GCR Field Descriptions

Bits	Name	Description
0	RST	Reset. Setting RST forces the PIC to be reset. Cleared automatically when the reset sequence is complete. See Section 9.4.8, "Resetting the PIC," for more information.
1	—	Reserved
2	M	Mode. PIC operating mode. Section 9.1.4, "Modes of Operation," provides details about these modes. 0 Pass-through mode. On-chip PIC is disabled and interrupts detected on IRQ0 are passed directly to core 0. 1 Mixed mode. Interrupts are handled by the normal priority and delivery mechanisms of the PIC.
3–31	—	Reserved

9.3.1.5 Vendor Identification Register (VIR)

VIR, shown in Figure 9-7, is defined by the OpenPIC specifications and is provided for compliance. The zero value for VIR[VENDORID] indicates a generic OpenPIC-compliant device, which makes the other VIR fields meaningless.

Offset 0x1080 Access: Read only

	0 … 7	8 … 15	16 … 23	24 … 31
R	—	STEP	DEVICE ID	VENDOR ID
W				
Reset	All zeros			

Figure 9-7. Vendor Identification Register (VIR)

Table 9-9 describes the VIR fields.

Table 9-9. VIR Field Descriptions

Bits	Name	Description
0–7	—	Reserved
8–15	STEP	Stepping. Indicates the silicon revision for this device. Has no meaning if VENDOR ID value is zero.
16–23	DEVICE ID	Device identification. Vendor-specified identifier for this device. Has no meaning if VENDOR ID is zero.
24–31	VENDOR ID	Vendor identification. Specifies the manufacturer of this part. A value of zero implies a generic OpenPIC-compliant device.

9.3.1.6 Processor Core Initialization Register (PIR)

PIR, shown in Figure 9-8, provides a way for software to generate a core reset. Setting P1 or P0 causes the respective *core0_hreset* or *core1_hreset* signal to assert. Note that after requesting a core reset using this register the applicable bit should not be cleared until the requested core reset has occurred. However, if one core is used to reset another one, the core being reset can effectively be held off indefinitely from issuing its initial boot vector fetch to the platform by leaving its appropriate PIR[Px] bit asserted. Clearing it releases the core to fetch.

Note that although the OpenPIC architecture was defined to support up to 32 processing cores, only fields corresponding to the number of cores on the device are implemented.

Offset 0x1090 Access: Read/Write

	0 – 29	30	31
R W	—	P1	P0
Reset	All zeros		

Figure 9-8. Processor Core Initialization Register (PIR)

Table 9-10 describes the PIR fields.

Table 9-10. PIR Field Descriptions

Bits	Name	Description
0–29	—	Reserved
30	P1	Processor core 1 reset. Setting this bit causes the PIC to assert the *core1_hreset* signal. Reserved in single-processor implementations.
31	P0	Processor core 0 reset. Setting this bit causes the PIC to assert the *core0_hreset* signal.

9.3.1.7 Interprocessor Interrupt Vector/Priority Registers (IPIVPR0–IPIVPR3)

IPIVPRs, shown in Figure 9-9, contain the interrupt vector and priority fields for the four interprocessor interrupt channels. There is one vector/priority register per channel. The VECTOR and PRIORITY values should not be changed while IPIVPR*n*[A] is set. See Section 9.4.1, “Flow of Interrupt Control,” for information on IPR and ISR.

Offset IPIVPR0: 0x10A0; IPIVPR1: 0x10B0; IPIVPR2: 0x10C0; IPIVPR3: 0x10D0 Access: Mixed

	0	1	2–11	12–15	16–31
R/W	MSK	A	—	PRIORITY	VECTOR
Reset	1	0	0 0 0 0 0 0 0 0	0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

Figure 9-9. Interprocessor Interrupt Vector/Priority Register (IPIVPR*n*)

Table 9-11 describes the IPIVPR*n* fields.

Table 9-11. IPIVPR*n* Field Descriptions

Bits	Name	Description
0	MSK	Mask. Mask interrupts to *int* from this source. 0 An interrupt request is generated if the corresponding IPR bit is set. 1 Further interrupts from this source are disabled.
1	A	Activity. Indicates an interrupt has been requested or is in service. The VECTOR and PRIORITY values should not be changed while this bit is set. 0 No current interrupt activity associated with this source. 1 The interrupt field for this source is set in the IPR or ISR.
2–11	—	Reserved
12–15	PRIORITY	Priority. Specifies the interrupt priority. The lowest priority is 0 and the highest priority is 15. A priority level of 0 inhibits signaling of this interrupt to the core. Affects only interrupts routed to *int*.
16–31	VECTOR	Vector (Affects only interrupts routed to *int*). Contains the value returned when IACK is read and this interrupt resides in the corresponding interrupt request register (IRR) for that core, as shown in Figure 9-50.

9.3.1.8 Spurious Vector Register (SVR)

SVR, shown in Figure 9-10, contains the 16-bit vector returned to the e500 processor core when the corresponding IACK register is read for a spurious interrupt.

Offset 0x10E0 Access: Read/Write

	0–15	16–31
R/W	—	VECTOR
Reset	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1

Figure 9-10. Spurious Vector Register (SVR)

Table 9-12 describes the SVR fields.

Table 9-12. SVR Field Descriptions

Bits	Name	Description
0–15	—	Reserved
16–31	VECTOR	Spurious interrupt vector. Value returned when IACK is read during a spurious vector fetch. Section 9.4.1.2.3, "Spurious Vector Generation," gives information about the conditions that may cause a spurious vector fetch.

9.3.2 Global Timer Registers

The two independent groups of global timer registers, group A and group B, are identical in their functionality, except that they appear at different locations within the PIC register map. Note that each of the four timers within an *x* group have four individual configuration registers (GTCCR*xn*, GTBCR*xn*, GTVPR*xn*, and GTDR*xn*), but they are only shown once in this section. These two groups of timers cannot be cascaded together.

9.3.2.1 Timer Frequency Reporting Registers (TFRRA–TFRRB)

The TFRRs, shown in Figure 9-11, are written by software to report the clocking frequency of the PIC timers. Note that although TFRRs are read/write, the PIC ignores the register values.

Offset TFRRA: 0x10F0; TFRRB: 0x20F0 Access: Read/Write

	0–31
R/W	FREQ
Reset	All zeros

Figure 9-11. Timer Frequency Reporting Registers (TFRR*x*)

Table 9-13 describes the TFRR*x* registers.

Table 9-13. TFRR*x* Field Descriptions

Bits	Name	Description
0–31	FREQ	Timer frequency (in ticks/second (Hz)). Used to communicate the frequency of the global timers' clock source, (either the CCB clock or the frequency of the RTC signal), to user software. TFRR*x* is set only by software for later use by other applications and its value in no way affects the operating frequency of the global timers. The timers operate at a ratio of this clock frequency, as set by TCR*x*[CLKR]. See Section 9.3.2.6, "Timer Control Registers (TCRA–TCRB)."

9.3.2.2 Global Timer Current Count Registers (GTCCRA0–GTCCRA3, GTCCRB0–GTCCRB3)

The GTCCRs, shown in Figure 9-12, contain the current count for each of the four PIC timers in each of the two groups.

Offset Group A: GTCCRA0: 0x1100; GTCCRA1: 0x1140; GTCCRA2: 0x1180; GTCCRA3: 0x11C0 Access:
Group B: GTCCRB0: 0x2100; GTCCRB1: 0x2140; GTCCRB2: 0x2180; GTCCRB3: 0x21C0 Read only

	0	1–31
R	TOG	COUNT
W		
Reset		All zeros

Figure 9-12. Global Timer Current Count Registers (GTCCR*xn*)

Table 9-14 describes the GTCCR*xn* fields.

Table 9-14. GTCCR*xn* Field Descriptions

Bits	Name	Description
0	TOG	Toggle. Toggles when the current count decrements to zero. Cleared when GTBCR*xn*[CI] goes from 1 to 0.
1–31	COUNT	Current count. Decremented while GTBCR*xn*[CI] is zero. When the timer count reaches zero, an interrupt is generated (provided it is not masked), the toggle bit is inverted, and the count is reloaded. For non-cascaded timers, the reload value is the contents of the corresponding GTBCR*xn*. Cascaded timers are reloaded with either all ones, or the GTBCR*xn* contents, depending on the value of TCR*n*[ROVR]. See Section 9.3.2.6, "Timer Control Registers (TCRA–TCRB)," for more details.

9.3.2.3 Global Timer Base Count Registers (GTBCRA0–GTBCRA3, GTBCRB0–GTBCRB3)

The GTBCRs contain the base counts for each of the four PIC timers in each of the two groups, as shown in Figure 9-13. This value is reloaded into the corresponding GTCCR*xn* when the current count reaches zero. Note that when zero is written to the base count field, (and GTCCR*xn*[CI] = 0), the timer generates an interrupt on every timer cycle.

Offset Group A: GTBCRA0: 0x1110; GTBCRA1: 0x1150; GTBCRA2: 0x1190; GTBCRA3: 0x11D0 — Access:
Group B: GTBCRB0: 0x2110; GTBCRB1: 0x2150; GTBCRB2: 0x2190; GTBCRB3: 0x21D0 — Read/Write

	0	1																														31
R W	CI	BASE CNT																														
Reset	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 9-13. Global Timer Base Count Register (GTBCR*xn*)

Table 9-15 describes the GTBCR*xn* fields.

Table 9-15. GTBCR*xn* Field Descriptions

Bits	Name	Description
0	CI	Count inhibit. Always set following reset 0 Counting enabled 1 Counting inhibited
1–31	BASE CNT	Base count. When CI transitions from 1 to 0, this value is copied into the corresponding GTCCR*xn* and the toggle bit is cleared. If CI is already cleared (counting is in progress), the base count is copied to the GTCCR*xn* at the next zero crossing of the current count.

9.3.2.4 Global Timer Vector/Priority Registers (GTVPRA0–GTVPRA3, GTVPRB0–GTVPRB3)

The GTVPRs contain the interrupt vector and the interrupt priority values for the timers as shown in Figure 9-14. They also contain the mask and activity fields for all the timers. See Section 9.4.1, "Flow of Interrupt Control," for information on IPR and ISR.

Offset Group A: GTVPRA0: 0x1120; GTVPRA1: 0x1160; GTVPRA2: 0x11A0; GTVPRA3: 0x11E0; Access:
Group B: GTVPRB0: 0x2120; GTVPRB1: 0x2160; GTVPRB2: 0x21A0; GTVPRB3: 0x21E0 Mixed

	0	1	2–11	12–15	16–31
R	MSK	A	—	PRIORITY	VECTOR
W					
Reset	1	0	0 0 0 0 0 0 0 0	0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

Figure 9-14. Global Timer Vector/Priority Register (GTVPR*xn*)

Table 9-16 describes the GTVPR*xn* fields.

Table 9-16. GTVPR*xn* Field Descriptions

Bits	Name	Description
0	MSK	Mask. Mask interrupts to *int* from this source. 0 An interrupt request is generated if the corresponding IPR bit is set. 1 Further interrupts from this source are disabled.
1	A	Activity. Indicates an interrupt has been requested or is in service. The VECTOR and PRIORITY values should not be changed while this bit is set. 0 No current interrupt activity associated with this source. 1 The interrupt field for this source is set in the IPR or ISR.
2–11	—	Reserved
12–15	PRIORITY	Priority. Specifies the interrupt priority. The lowest priority is 0 and the highest priority is 15. A priority level of 0 inhibits signaling of this interrupt to the core. Affects only interrupts routed to *int*.
16–31	VECTOR	Vector (Affects only interrupts routed to *int*). Contains the value returned when IACK is read and this interrupt resides in the corresponding interrupt request register (IRR) for that core, as shown in Figure 9-50.

9.3.2.5 Global Timer Destination Registers (GTDRA0–GTDRA3, GTDRB0–GTDRB3)

The GTDR*xn* registers, shown in Figure 9-15, control the destination (core) to which each timer's interrupt is directed. Note that GTDR*xn* bits can be set independently of each other and that either P1 or P0 or both can be set for this type of interrupt.

Offset Group A: GDTRA0: 0x1130; GDTRA1: 0x1170; GDTRA2: 0x11B0; GDTRA3: 0x11F0; Access:
Group B: GDTRB0: 0x2130; GDTRB1: 0x2170; GDTRB2: 0x21B0; GDTRB3: 0x21F0 Read/Write

	0–29	30	31
R	—	P1	P0
W			
Reset	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0	1

Figure 9-15. Global Timer Destination Registers (GTDR*xn*)

Table 9-17 describes the GTDR*xn* fields.

Table 9-17. GTDR*xn* Field Descriptions

Bits	Name	Description
0–29	—	Reserved
30	P1	Processor core 1. This interrupt is multicasting, so both P0 and P1 can be set. 0 Processor core 1 does not receive this interrupt 1 Directs the timer interrupt to processor core 1 **Note:** Reserved in single-processor implementations.
31	P0	Processor core 0. Default destination after PIC is reset. Both P0 and P1 can be set. 0 Processor core 0 does not receive this interrupt. 1 Directs the timer interrupt to processor core 0.

9.3.2.6 Timer Control Registers (TCRA–TCRB)

The TCR registers, shown in Figure 9-17, provide various configuration options such as count frequency and roll-over behavior for the timers.

There are two choices for the clock source for the timers: a selectable frequency ratio from the CCB bus clock, or the RTC signal. TCRs can be cascaded to create timers larger than the default 31-bit global timers. Timer cascade fields allow configuration of up to two 63-bit timers, one 95-bit timer, or one 127-bit timer (within each group).

With one exception mentioned below, the value reloaded into a timer is determined by its roll-over control field, TCR*x*[ROVR]. Setting TCR*x*[ROVR] causes its GTCCR*xn* to roll over to all ones when the count reaches zero. This is equivalent to reloading the count register with 0xFFFF_FFFF instead of its base count value. Clearing a timer's associated ROVR bit ensures the timer always reloads with its base count value.

When timers are cascaded, the last (most significant) counter in the cascade also affects their roll-over behavior. Cascaded timers always reload their base count when the most significant counter has decremented to zero, regardless of the TCR*x*[ROVR] settings.

For example, timers 0–2 can be cascaded to generate one interrupt per hour. As shown in Table 9-18, given an CCB clock frequency of 333 MHz, letting the timer clock frequency default to 1/8th the system clock, (TCR*x*[CLKR] = 0 sets a clock ratio of 8), provides a basic input of 41.625 MHz to timer 0. Setting timer 0 to count 41,625,000 (0x27B_25A8) timer clock cycles generates one output per second. Setting both timers 1 and 2 to 59, and cascading all three timers, generates one interrupt every hour from timer 2.

Table 9-18. Parameters for Hourly Interrupt Timer Cascade Example

System Clock	Clock Ratio	Timer Clock	Timer 0 Count	Timer 1 Count	Timer 2 Count
333 MHz	1 / 8	41.625 MHz	41.625 x 10^6 (0x027B_25A8)	59[1] (0x0000_0036)	59 (0x0000_0036)

[1] Counting down from 59 through 0 requires 60 ticks.

$$(41.625 \text{ x } 106 \text{ ticks/sec}) \times (60 \text{ sec/min}) \times (60 \text{ min/hr}) = \text{total ticks/hr generating 1 interrupt/hr}$$

Figure 9-16. Example Calculation for Cascaded Timers

Offset TCRA: 0x1300; TCRB: 0x2300 Access: Read/Write

	0–4	5–7	8–14	15	16–21	22–23	24–28	29–31
R W	—	ROVR	—	RTM	—	CLKR	—	CASC
Reset	All zeros							

Figure 9-17. Timer Control Registers (TCR*x*)

Table 9-19 describes the TCR*x* fields.

Table 9-19. TCR*x* Field Descriptions

Bits	Name	Description
0–4	—	Reserved
5–7	ROVR	Roll-over control for cascaded timers only. Specifies behavior when count reaches zero by identifying the source of the reload value. Cascaded timers are always reloaded with their base count value when the more significant timer in the cascade (the upstream timer) is zero. Bits 5–7 correspond to timers 2–0. Note that global timer 3 always reloads with its GTBCR*xn*. 0 The timer does not roll over. When the count reaches zero, GTCCR*xn* is reloaded with the GTBCR*xn* value. 1 Timer rolls over at zero to all ones. (When the count reaches zero, GTCCR*xn* is reloaded with 0xFFFF_FFFF.) 000 All timers reload with base count. 001 Timers 1 and 2 reload with base count, timer 0 rolls over (reloads with 0xFFFF_FFFF). 010 Timers 0 and 2 reload with base count, timer 1 rolls over (reloads with 0xFFFF_FFFF). 011 Timer 2 reloads with base count, timers 0 and 1 roll over (reload with 0xFFFF_FFFF). 100 Timers 0 and 1 reload with base count, timer 2 rolls over (reloads with 0xFFFF_FFFF). 101 Timer 1 reloads with base count, timers 0 and 2 roll over (reload with 0xFFFF_FFFF). 110 Timer 0 reloads with base count, timers 1 and 2 roll over (reload with 0xFFFF_FFFF). 111 Timers 0, 1, and 2 roll over (reload with 0xFFFF_FFFF).
8–14	—	Reserved
15	RTM	Real time mode. Specifies the clock source for the PIC timers. 0 Timer clock frequency is a ratio of the frequency of the CCB clock as determined by the CLKR field. This is the default value. 1 The RTC signal is used to clock the PIC timers. If this bit is set, the CLKR field has no meaning.
16–21	—	Reserved
22–23	CLKR	Clock ratio. Specifies the ratio of the timer frequency to the CCB clock. The following are supported: 00 Default. Divide by 8 01 Divide by 16 10 Divide by 32 11 Divide by 64
24–28	—	Reserved
29–31	CASC	Cascade timers. Specifies the output of particular global timers as input to others. 000 Default. Timers not cascaded 001 Cascade timers 0 and 1 010 Cascade timers 1 and 2 011 Cascade timers 0, 1, and 2 100 Cascade timers 2 and 3 101 Cascade timers 0 and 1; timers 2 and 3 110 Cascade timers 1, 2, and 3 111 Cascade timers 0, 1, 2, and 3

9.3.3 IRQ_OUT and Critical Interrupt Summary Registers

The summary registers indicate the specific interrupt sources routed to the $\overline{\text{IRQ_OUT}}$ or *cint0/cint1*. PIC outputs. Summary register bits are cleared when the corresponding interrupt that caused a bit to be set is negated. Note that only level-sensitive interrupts can be routed to $\overline{\text{IRQ_OUT}}$ or *cint0* and *cint1*.

The IRQ_OUT summary registers, shown in Figure 9-19 through Figure 9-21 contain one bit for each interrupt source that can be routed to $\overline{\text{IRQ_OUT}}$. The corresponding bit is set if the interrupt is active and is routed to $\overline{\text{IRQ_OUT}}$ (that is, if the corresponding *x*IDR*n*[EP] is set).

The critical interrupt summary registers, shown in Figure 9-22 through Figure 9-24, contain one bit for each interrupt source that can be designated as a critical interrupt. The corresponding bit is set if the interrupt is active and is routed to either the *cint0* or *cint1* outputs of the PIC (if *x*IDR*n*[CI*n*] = 1 in its corresponding destination register).

9.3.3.1 External Interrupt Summary Register (ERQSR)

NOTE

ERQSR fields report only the current logic level of IRQ0–IRQ5 pins. These fields were designed to work with level-sensitive interrupts; values returned for edge-sensitive interrupts may be unreliable.

Figure 9-18 shows the ERQSR fields.

Offset 0x1308 Access: Read only

	0–5	7–31
R	EINT0–EINT5	—
W		
Reset	All zeros	

Figure 9-18. External Interrupt Summary Register (ERQSR)

Table 9-20 describes the ERQSR fields.

Table 9-20. ERQSR Field Descriptions

Bits	Name	Description
0–5	EINT*n*	External interrupts signal 0–5 status. Bit 0 represents EINT0. Bit 5 represents EINT 5. 0 The corresponding external interrupt signal is at a low logic level. 1 The corresponding external interrupt signal is at a high logic level.
7–31	—	Reserved

9.3.3.2 IRQ_OUT Summary Register 0 (IRQSR0)

Figure 9-19 shows the IRQSR0 fields.

Offset 0x1310 Access: Read only

	0–19	20–25	26–31
R	—	EXT*n*	—
W			
Reset	All zeros		

Figure 9-19. IRQ_OUT Summary Register 0 (IRQSR0)

Table 9-21 describes the IRQSR0 fields.

Table 9-21. IRQSR0 Field Descriptions

Bits	Name	Description
8–110 –19	—	Reserved
20–25	EXT*n*	External interrupts 0–5. Each bit corresponds to a unique interrupt according to the following: Bit Interrupt 20 IRQ0 21 IRQ1 ... 25 IRQ5 0 The corresponding interrupt is not active or not routed to $\overline{\text{IRQ_OUT}}$. 1 The corresponding interrupt is active and routed to $\overline{\text{IRQ_OUT}}$ (if the corresponding *x*IDR*n*[EP] is set).
26–31	—	Reserved

9.3.3.3 IRQ_OUT Summary Register 1 (IRQSR1)

Figure 9-20 shows the IRQSR1 fields.

Offset 0x1320 Access: Read only

	0–31
R	INT*n*
W	
Reset	All zeros

Figure 9-20. IRQ_OUT Summary Register 1 (IRQSR1)

Table 9-22 describes the IRQSR1 fields.

Table 9-22. IRQSR1 Field Descriptions

Bits	Name	Description
0–31	INT*n*	Internal interrupts 0–31 status. Bit 0 represents INT0. Bit 31 represents INT31. 0 The corresponding interrupt is not active or not routed to $\overline{\text{IRQ_OUT}}$. 1 The corresponding interrupt is active and is routed to $\overline{\text{IRQ_OUT}}$ (that is, if the corresponding *x*IDR*n*[EP] is set).

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

9.3.3.4 IRQ_OUT Summary Register 2 (IRQSR2)

Figure 9-21 shows the IRQSR2 fields.

Offset 0x1324 Access: Read only

	0–31
R	INT*n*
W	
Reset	All zeros

Figure 9-21. IRQ_OUT Summary Register 2 (IRQSR2)

Table 9-23 describes the IRQSR2 fields.

Table 9-23. IRQSR2 Field Descriptions

Bits	Name	Description
0–31	INT*n*	Internal interrupts 32–63 status. Bit 0 represents INT32. Bit 31 represents INT63. 0 The corresponding interrupt is not active or not routed to $\overline{\text{IRQ_OUT}}$. 1 The corresponding interrupt is active and is routed to $\overline{\text{IRQ_OUT}}$, if the corresponding *x*IDR*n*[EP] is set.

9.3.3.5 Critical Interrupt Summary Register 0 (CISR0)

Figure 9-22 shows CISR0.

Offset 0x1330 Access: Read only

	0–19	20–25	26–31
R	—	EXT*n*	—
W			
Reset	All zeros		

Figure 9-22. Critical Interrupt Summary Register 0 (CISR0)

Table 9-24 describes CISR0 fields.

Table 9-24. CISR0 Field Descriptions

Bits	Name	Description
0–19	—	Reserved
20–25	EXT*n*	External interrupts 0–5. Bit 20 represents IRQ0. Bit 25 represents IRQ5. 0 The corresponding interrupt is not active or not routed to *cint0* or *cint1*. 1 The corresponding interrupt is active and is routed to *cint0* or *cint1* (if the corresponding *x*IDR*n*[CI] is set).
26–31	—	Reserved

9.3.3.6 Critical Interrupt Summary Register 1 (CISR1)

Figure 9-23 shows the CISR1.

Offset 0x1340 Access: Read only

	0 … 31
R	INT*n*
W	
Reset	All zeros

Figure 9-23. Critical Interrupt Summary Register 1 (CISR1)

Table 9-25 describes CISR1.

Table 9-25. CISR1 Field Descriptions

Bits	Name	Description
0–31	INT*n*	Internal interrupts 0–31. Bit 0 represents INT0. Bit 31 represents INT31. 0 Corresponding interrupt is not active or not routed to *cint0* or *cint1*. 1 The corresponding interrupt is active and is routed to the *cint0* or *cint1* (if the corresponding *x*IDR*n*[CI] is set).

9.3.3.7 Critical Interrupt Summary Register 2 (CISR2)

Figure 9-24 shows the CISR2.

Offset 0x1344 Access: Read only

	0 … 31
R	INT*n*
W	
Reset	All zeros

Figure 9-24. Critical Interrupt Summary Register 2 (CISR2)

Table 9-26 describes CISR2.

Table 9-26. CISR2 Field Descriptions

Bits	Name	Description
0–31	INT*n*	Internal interrupts 32–63. Bit 0 represents INT32. Bit 31 represents INT63. 0 Corresponding interrupt is not active or not routed to *cint0* or *cint1*. 1 The corresponding interrupt is active and is routed to the *cint0* or *cint1*, if the corresponding *x*IDR*n*[CI] is set.

9.3.4 Performance Monitor Mask Registers (PMMRs)

The twelve performance monitor mask registers consist of four sets of three 32-bit registers, PM*n*MR0, PM*n*MR1, and PM*n*MR2. Each set can be configured to select one interrupt source (interprocessor, timer, message, shared message signaled, external, or internal) to generate a performance monitor event. The performance monitor can be configured to track this event in the performance monitor local control registers. See Section 21.3.2.2, “Performance Monitor Local Control Registers (PMLCAn, PMLCBn).”

9.3.4.1 Performance Monitor Mask Registers 0 (PM0MR0–PM3MR0)

Each PM*n*MR0 register, shown in Figure 9-25, is matched with a PM*n*MR1 and a PM*n*MR2 register. Because each unreserved bit in the 96-bit vector (PM*n*MR0/1/2) specifies a different interrupt, only one bit in the 96-bit vector can be unmasked at a time. Unmasking more than 1 bit per set is considered a programming error and results in unpredictable behavior.

Offset PM0MR0: 0x1350; PM1MR0: 0x1370; PM2MR0: 0x1390; PM3MR0: 0x13B0 Access: Read/Write

	0–7	8–11	12–15	16–19	20–25	26–31
R/W	MShI	IPI	TIMER	MSG	EXT	—
Reset	1 1 1 1 1 1 1 1	1 1 1 1	1 1 1 1	1 1 1 1	1 1 1 1 1 1	1 1 1 1 1 1 1 1

Figure 9-25. Performance Monitor Mask Registers 0 (PM*n*MR0)

Table 9-27 describes the PM*n*MR0 fields.

Table 9-27. PM*n*MR0 Field Descriptions

Bits	Name	Description
0–7	MShI	Shared message signaled interrupts 0–7 0 The corresponding interrupt source generates a performance monitor event when the interrupt occurs. 1 The corresponding interrupt does not generate a performance monitor event.
8–11	IPI	Interprocessor interrupts 0–3 0 The corresponding interrupt source generates a performance monitor event when the interrupt occurs. 1 The corresponding interrupt does not generate a performance monitor event.
12–15	TIMER	Timer interrupts 0–3 (Group A and Group B: Each bit represents an OR of the event for the correspondingly numbered timer in Group A and that in Group B). 0 The corresponding interrupt source generates a performance monitor event when the interrupt occurs. 1 The corresponding interrupt does not generate a performance monitor event.
16–19	MSG	Message interrupts 0–7 Bit 0 is used for MSG0 and MSG4 Bit 1 is used for MSG1 and MSG5 Bit 2 is used for MSG2 and MSG6 Bit 3 is used for MSG3 and MSG7 0 The corresponding interrupt source generates a performance monitor event when the interrupt occurs. 1 The corresponding interrupt does not generate a performance monitor event.
20–25	EXT	External interrupts IRQ[0:5] 0 The corresponding interrupt source generates a performance monitor event when the interrupt occurs. 1 The corresponding interrupt does not generate a performance monitor event.
26–31	—	Reserved

9.3.4.2 Performance Monitor Mask Registers 1 (PM0MR1–PM3MR1)

Figure 9-26 shows the PM*n*MR1 registers.

Offset PM0MR1: 0x1360; PM1MR1: 0x1380; PM2MR1: 0x13A0; PM3MR1: 0x13C0 Access: Read/Write

	0																															31
R W	INT																															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Figure 9-26. Performance Monitor Mask Registers 1 (PM*n*MR1)

Table 9-28 describes the PM*n*MR1 registers.

Table 9-28. PM*n*MR1 Field Descriptions

Bits	Name	Description
0–31	INT	Internal interrupts 0–31 0 The corresponding interrupt source generates a performance monitor event when the interrupt occurs. 1 The corresponding interrupt does not generate a performance monitor event.

9.3.4.3 Performance Monitor Mask Registers 2 (PM0MR2–PM3MR2)

Figure 9-27 shows the PM*n*MR2 registers.

Offset PM0MR2: 0x1364; PM1MR2: 0x1384; PM2MR2: 0x13A4; PM3MR2: 0x13C4 Access: Read/Write

	0																															31
R W	INT																															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Figure 9-27. Performance Monitor Mask Registers 2 (PM*n*MR2)

Table 9-29 describes the PM*n*MR2 registers.

Table 9-29. PM*n*MR2 Field Descriptions

Bits	Name	Description
0–31	INT	Internal interrupts 32–63 0 The corresponding interrupt source generates a performance monitor event when the interrupt occurs. 1 The corresponding interrupt does not generate a performance monitor event.

9.3.5 Message Registers

The following registers support the message register interrupts:

- Section 9.3.5.1, “Message Registers (MSGR0–MSGR7)”
- Section 9.3.5.2, “Message Enable Register (MER)”
- Section 9.3.5.3, “Message Status Register (MSR)”
- Section 9.3.7.5, “Messaging Interrupt Vector/Priority Registers (MIVPRn)”

- Section 9.3.7.6, “Messaging Interrupt Destination Registers (MIDR0–MIDR7)”

Writing to one of the eight message registers (MSGR0–MSGR7) causes a messaging interrupt as directed by the other message registers listed above. Reading a message register clears the messaging interrupt. Note that a messaging interrupt can also be cleared by writing a one to the corresponding status field of the PIC message status register (MSR), shown in Figure 9-30.

9.3.5.1 Message Registers (MSGR0–MSGR7)

The message registers (MSGR0–MSGR7), shown in Figure 9-28, can contain a 32-bit message.

Offset MSGR0: 0x1400; MSGR1: 0x1410; MSGR2: 0x1420; MSGR3: 0x1430 Access: Read/Write
MSGR4: 0x2400; MSGR5: 0x2410; MSGR6: 0x2420; MSGR7: 0x2430

Figure 9-28. Message Registers (MSGRs)

Table 9-30 describes the MSGR registers.

Table 9-30. MSGR*n* Field Descriptions

Bits	Name	Description
0–31	MSG	Message. Contains the 32-bit message data.

9.3.5.2 Message Enable Register (MER)

The MER, shown in Figure 9-29, contains the enable bits for each message register. The enable bit must be set to enable interrupt generation when the corresponding message register is written.

When bits in MER are set to mask message interrupts, an interrupt is not generated if the message register is written while it is masked in MER and the MER bit is then cleared. To mask the interrupt without loss, set MIVPR*n*[MSK]. (See Section 9.3.7.5, “Messaging Interrupt Vector/Priority Registers (MIVPRn).”) MER should be set to 0x0000_000F at reset and then left unchanged during normal operation.

Offset 0x1500 Access: Read/Write

Offset 0x2500 Access: Read/Write

Figure 9-29. Message Enable Register (MER)

Table 9-31 describes the MER fields.

Table 9-31. MER Field Descriptions

Bits	Name	Description
0–27	—	Reserved
28–31	E*n*	Enable 3–enable 0 or enable 7–enable 4. Used to enable interrupt generation for MSGR*n* (where *n* = 0–7). 0 Interrupt generation for MSGR*n* disabled. 1 Interrupt generation for MSGR*n* enabled.

9.3.5.3 Message Status Register (MSR)

The message status register (MSR) shown in Figure 9-30 contains status bits for each message register. A status bit is set when the corresponding messaging interrupt is active. Writing a 1 to a status bit clears the corresponding message interrupt and the status bit.

Offset 0x1510 Access: Read/Write

	0	27	28	29	30	31
R W	—		S3	S2	S1	S0
Reset	All zeros					

Figure 9-30. Message Status Register (MSR)

Table 9-32 describes the MSR fields.

Table 9-32. MSR Field Descriptions

Bits	Name	Description
0–27	—	Reserved
28–31	S*n*	Status 3–status 0. Reports status of messaging interrupt *n*. Writing a 1 clears this field. 0 Messaging interrupt *n* is not active. 1 Messaging interrupt *n* is active.

9.3.6 Shared Message Signaled Registers

This section contains description the shared message signaled interrupt registers (MSIRs). The shared message signaled interrupt structure allows programs to interrupt each other by simply writing to these shared memory-mapped registers in the PIC. Each of the eight MSIRs can be thought of as collecting interrupts from 32 different memory-mapped writes that can cause interrupts.

9.3.6.1 Shared Message Signaled Interrupt Registers (MSIR0–MSIR7)

The eight MSIRs indicate which of the up to 32 interrupt sources sharing the message register have pending interrupts. These registers are cleared when read. A write to these registers has no effect.

Offset MSIR0: 0x1600; MSIR1: 0x1610; MSIR2: 0x1620; MSIR3: 0x1630; MSIR4: 0x1640; MSIR5: 0x1650; MSIR6: 0x1660; MSIR7: 0x1670 — Access: Read only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	SH31	SH30	SH29	SH28	SH27	SH26	SH25	SH24	SH23	SH22	SH21	SH20	SH19	SH18	SH17	SH16
W																
Reset	All zeros															

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	SH15	SH14	SH13	SH12	SH11	SH10	SH9	SH8	SH7	SH6	SH5	SH4	SH3	SH2	SH1	SH0
W																
Reset	All zeros (Note: After soft reset, read the MSIRs to ensure that any interrupts previously pending are cleared).															

Figure 9-31. Message Signaled Interrupt Registers (MSIR*n*)

Table 9-33 describes the bits of the MSIRs.

Table 9-33. MSIR*n* Field Descriptions

Bits	Name	Description
0–31	SH*n*	Message sharer *n* has a pending interrupt.

9.3.6.2 Shared Message Signaled Interrupt Status Register (MSISR)

MSISR, shown in Figure 9-32, contains the status bits for the shared message signaled interrupts. A status bit is set when the corresponding MSIR has an active interrupt. The status bit is 0 if all the corresponding shared interrupt sources are cleared for that MSIR.

Offset 0x1720 — Access: Read only

	0	23	24	25	26	27	28	29	30	31
R	—		S7	S6	S5	S4	S3	S2	S1	S0
W										
Reset	All zeros									

Figure 9-32. Shared Message Signaled Interrupt Status Register (MSISR)

Table 9-34 describes the bits of the MSISR.

Table 9-34. MSISR Field Descriptions

Bits	Name	Description
0–23	—	Reserved
24–31	S*n*	Status *n*. 0 MSIR*n* is not active. 1 MSIR*n* has an active interrupt.

9.3.6.3 Shared Message Signaled Interrupt Index Register (MSIIR)

MSIIR, shown in Figure 9-33, provides the mechanism for setting an interrupt in the MSIRs. When MSIIR is written, MSIIR[SRS] selects the register in which an interrupt bit is to be set; MSIIR[IBS] selects the shared interrupt field in the selected MSIR register to be set. MSIIR is primarily intended to support PCI Express MSIs.

Offset 0x1740 Access: Write only

	0–2	3–7	8–31
R			—
W	SRS	IBS	
Reset	All zeros		

Figure 9-33. Shared Message Signaled Interrupt Index Register (MSIIR)

Table 9-35 describes the bits of the MSIIR.

Table 9-35. MSIIR Field Descriptions

Bits	Name	Description
0–2	SRS	Shared interrupt register select. Selects the MSIR to be written 000 MSIR 0 001 MSIR 1 010 MSIR 2 ... 111 MSIR 7
3–7	IBS	Interrupt bit select—Selects the bit to set in the MSIR 00000Set field SH0 (bit 31) 00001Set field SH1 (bit 30) 00010Set field SH2 (bit 29) ... 11111 Set field SH31 (bit 0)
8–31	—	Reserved

9.3.6.4 Shared Message Signaled Interrupt Vector/Priority Register (MSIVPRs)

The MSIVPRs, shown in Figure 9-34, have the same fields and format as the GTVPRs. See Section 9.4.1, “Flow of Interrupt Control,” for information on IPR and ISR.

Offset MSIVPR0: 0x1C00; MSIVPR1: 0x1C20; MSIVPR2: 0x1C40; MSIVPR3: 0x1C60; MSIVPR4: 0x1C80; MSIVPR5: 0x1CA0; MSIVPR6: 0x1CC0; MSIVPR7: 0x1CE0 Access: Mixed

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	MSK	A	—										PRIORITY				VECTOR															
W																																
Reset	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 9-34. Shared Message Signaled Interrupt Vector/Priority Register (MSIVPRs)

Table 9-36 describes the bits of the MSIVPRs.

Table 9-36. MSIVPRn Field Descriptions

Bits	Name	Description
0	MSK	Mask. Mask interrupts from this source. MSK affects only interrupts routed to *int*. 0 An interrupt request is generated if the corresponding IPR bit is set. 1 Further interrupts from this source are disabled.
1	A	Activity. Indicates an interrupt has been requested or is in service. The VECTOR and PRIORITY values should not be changed while this bit is set. Affects only interrupts routed to *int*. 0 No current interrupt activity associated with this source. 1 The interrupt field for this source is set in the IPR or ISR.
2–11	—	Reserved
12–15	PRIORITY	Priority. Specifies the interrupt priority. The lowest priority is 0 and the highest priority is 15. A priority level of 0 inhibits signaling of this interrupt to the core. Affects only interrupts routed to *int*.
16–31	VECTOR	Vector (Affects only interrupts routed to *int*). Contains the value returned when IACK is read and this interrupt resides in the corresponding interrupt request register (IRR) for that core, as shown in Figure 9-49.

9.3.6.5 Shared Message Signaled Interrupt Destination Registers 0–7 (MSIDR*n*)

The MSIDRs, shown in Figure 9-35, contain the destination bits for the shared message signaled interrupt. A shared message signaled interrupt can be directed to one of the processors by setting the appropriate bit in the shared message signaled interrupt destination register. Only one of the bits corresponding to destination processors may be set. The behavior if more than one bit is set is not defined. This register also contains the external pin and critical interrupt fields that can be programmed to direct the interrupt to the external pin or critical interrupt pin of the processor, respectively.

Offset MSIDR0: 0x1C10; MSIDR1: 0x1C30; MSIDR2: 0x1C50; MSIDR3: 0x1C70; MSIDR4: 0x1C90; MSIDR5: 0x1CB0; MSIDR6: 0x1CD0; MSIDR7: 0x1CF0 — Access: Read/Write

	0	1																													29	30	31
R W	EP	—																														P1[1]	P0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

[1] Reserved in single-processor implementations.

Figure 9-35. Shared Message Signaled Interrupt Destination Registers (MSIDR*n*)

Table 9-37 describes MSIDR*n* fields.

Table 9-37. MSIDR*n* Field Descriptions

Bits	Name	Description
0	EP	External signal. Allows interrupt to be serviced externally. 0 Interrupt is not routed to $\overline{\text{IRQ_OUT}}$. 1 Interrupt is routed to $\overline{\text{IRQ_OUT}}$ for external servicing.
1–29	—	Reserved

Table 9-37. MSIDR*n* Field Descriptions (continued)

Bits	Name	Description
30	P1	Processor core 1. Indicates whether processor core 1 receives the interrupt through *int.* 0 Processor core 1 does not receive this interrupt. 1 Directs the interrupt to processor core 1 through the assertion of *int1*. **Note:** Reserved in single-processor implementations.
31	P0	Processor core 0. Indicates whether processor core 0 receives the interrupt. 0 Processor core 0 does not receive this interrupt. 1 Directs the interrupt to processor core 0 through the assertion of *int0*. The default destination is for processor core 0 to receive this shared message signaled interrupt after the PIC is reset.

9.3.7 Interrupt Source Configuration Registers

The interrupt source configuration registers control the source and destinations of interrupts, specifying parameters such as the interrupting event, signal polarity, and relative priority.

Figure 9-36 shows the destination registers.

Interrupt Source		0	1	2	3 … 29	30	31
External (Section 9.3.7.2) Internal (Section 9.3.7.4) Message signaled (Section 9.3.6.5) Messaging (Section 9.3.7.6)	R W	EP	CI0	CI1	—	P1	P0
Global timer (Section 9.3.2.5) interprocessor (Section 9.3.8.1)	R W				—	P1	P0

Figure 9-36. Destination Register Summary

Note the following:

- The global timer and interprocessor destination register support only the P0 and P1 options. That is, they cannot be routed to *cint* or to $\overline{\text{IRQ_OUT}}$.
- Only the global timer and interprocessor interrupts are multicasting, so only these interrupts allow more than one destination bit to be specified.

Figure 9-37 shows the vector/priority registers.

Interrupt Source			0	1 … 6	7	8	9	10	11 … 14	15 … 31
Global timer (Section 9.3.2.4) Message signaled (Section 9.3.6.4) Messaging (Section 9.3.7.5)	R W	MSK	A	—					PRIORITY	VECTOR
Internal (Section 9.3.7.3)	R W	MSK	A	—	P	—			PRIORITY	VECTOR
External (Section 9.3.7.1)	R W	MSK	A	—	P	S	—		PRIORITY	VECTOR

Figure 9-37. Vector/Priority Register Summary

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Note the following:

- The MSK, A, PRIORITY, and VECTOR fields have meaning only for interrupts routed to the *int* signal.
- The polarity field, P, is provided to indicate whether the signals from the corresponding source are active high or low.
- The sense field, S, is provided to allow external interrupt sources to be configured as level-sensitive so they can be routed to either *cint* or $\overline{\text{IRQ_OUT}}$.

9.3.7.1 External Interrupt Vector/Priority Registers (EIVPR0–EIVPR5)

The EIVPRs, shown in Figure 9-38, contain polarity and sense fields for the external interrupts, that is, those caused by the assertion of any of IRQ[0:5]. See Section 9.4.1, "Flow of Interrupt Control," for information on IPR and ISR.

Offset EIVPR0: 0x0000; EIVPR1: 0x0020; EIVPR2: 0x0040; EIVPR3: 0x0060; EIVPR4: 0x5_0080; EIVPR5: 0x5_00A0 — Access: Mixed

	0	1	2–7	8	9	10–11	12–15	16–31
R	MSK	A	—	P	S	—	PRIORITY	VECTOR
W								
Reset	1	0	0 0 0 0 0 0	0	0	0 0	0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

Figure 9-38. External Interrupt Vector/Priority Registers (EIVPR0–EIVPR5)

Table 9-38 describes the EIVPR fields.

Table 9-38. EIVPR*n* Field Descriptions

Bits	Name	Description
0	MSK	Mask. Mask interrupts from this source. MSK affects only interrupts routed to *int*. 0 An interrupt request is generated if the corresponding IPR bit is set. 1 Further interrupts from this source are disabled.
1	A	Activity. Indicates an interrupt has been requested or is in service. The VECTOR and PRIORITY values should not be changed while this bit is set. Affects only interrupts routed to *int*. 0 No current interrupt activity associated with this source. 1 The interrupt field for this source is set in the IPR or ISR.
2–7	—	Reserved
8	P	Polarity. Specifies the polarity for the external interrupt. 0 Polarity is active-low or negative edge-triggered. 1 Polarity is active-high or positive edge-triggered. **Note:** If any of IRQ[0:5] are used to receive INT*x* signals from one of the PCI Express ports as a root complex, the polarity must be set to be active-high.
9	S	Sense. Specifies the sense for external interrupts. 0 The external interrupt is edge sensitive. 1 The external interrupt is level sensitive. This setting must be used to direct the interrupt to $\overline{\text{IRQ_OUT}}$ or *cint*. Note: If an IRQ*n* signal is used to receive INT*x* signals from one of the PCI Express ports as a root complex, S must be set to be level-sensitive.
10–11	—	Reserved

Table 9-38. EIVPR*n* Field Descriptions (continued)

Bits	Name	Description
12–15	PRIORITY	Priority. Specifies the interrupt priority. The lowest priority is 0 and the highest priority is 15. A priority level of 0 inhibits signaling of this interrupt to the core. Affects only interrupts routed to *int*.
16–31	VECTOR	Vector (Affects only interrupts routed to *int*). Contains the value returned when IACK is read and this interrupt resides in the corresponding interrupt request register (IRR) for that core, as shown in Figure 9-50.

9.3.7.2 External Interrupt Destination Registers (EIDR0–EIDR5)

The EIDRs, shown in Figure 9-39, control the destination of external interrupts caused by the assertion of any of IRQ[0:5]. Only one destination bit may be set; otherwise, behavior is undefined.

Offset EIDR0: 0x0010; IDR1: 0x0030; EIDR2: 0x0050; EIDR3: 0x0070; EIDR4: 0x0090; EIDR5: 0x5_00B0 Access: Read/Write

	0	1	2	3																											29	30	31
R W	EP	CI0	CI1	—																											P1	P0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

Figure 9-39. External Interrupt Destination Registers (EIDRs)

Table 9-39 describes the EIDR*n* fields.

Table 9-39. EIDR*n* Field Descriptions

Bits	Name	Description
0	EP	External signal. Allows interrupt to be serviced externally. EP should be set only for level-sensitive external interrupts (EIVPR*n*[S]= 1). Setting for edge-sensitive does not provide reliable interrupt response. 0 Interrupt is not routed to $\overline{\text{IRQ_OUT}}$. 1 Interrupt is routed to $\overline{\text{IRQ_OUT}}$ for external service.
1	CI0	Critical interrupt 0. Ci*n* fields should be set only for level-sensitive external interrupts (EIVPR*n*[S]= 1). Setting them for edge-sensitive does not provide reliable interrupt response. 0 Processor core 0 does not receive this interrupt. 1 Directs the external interrupt to processor core 0 by causing the *cint0* output signal from the PIC to assert. See Section 9.1.3, “Interrupts to the e500 Processor Core.”
2	CI1	Critical interrupt 1. Ci*n* fields should be set only for level-sensitive external interrupts (EIVPR*n*[S]= 1). Setting them for edge-sensitive does not provide reliable interrupt response. Reserved in single-processor implementations. 0 Processor core 1 does not receive this interrupt. 1 Directs the external interrupt to processor core 1 by causing the *cint1* output signal from the PIC to assert. See Section 9.1.3, “Interrupts to the e500 Processor Core.”
3–29	—	Reserved

Table 9-39. EIDR*n* Field Descriptions (continued)

Bits	Name	Description
30	P1	Processor core 1. Indicates whether processor core 1 receives the interrupt through *int.* 0 Processor core 1 does not receive this interrupt. 1 Directs the interrupt to processor core 1 through the assertion of *int1*. **Note:** Reserved in single-processor implementations.
31	P0	Processor core 0. Indicates whether processor core 0 receives the interrupt. 0 Processor core 0 does not receive this interrupt. 1 Directs the interrupt to processor core 0 through the assertion of *int0*. The default destination is for processor core 0 to receive this external interrupt after the PIC is reset.

9.3.7.3 Internal Interrupt Vector/Priority Registers (IIVPR*n*)

The IIVPRs, shown in Figure 9-40, have the same fields and format as the GTVPRs, except that they apply to the internal interrupt sources listed in Table 9-3. These interrupts are all level-sensitive. See Section 9.4.1, "Flow of Interrupt Control," for information on IPR and ISR.

NOTE

Because all internal interrupts are active-high, clearing the polarity field, IIVPR*n*[P], disables that interrupt. Care should be taken to ensure this field is set during initialization and that it is not inadvertently corrupted when loading or reloading IIVPRs with priority, mask, or vector data.

Offset IIVPR0–7 0x0200, 0x0220, 0x0240, 0x0260, 0x0280, 0x02A0, 0x02C0, 0x02E0 — Access: Mixed
IIVPR8–15 0x0300, 0x0320, 0x0340, 0x0360, 0x0380, 0x03A0, 0x03C0, 0x03E0
IIVPR16–23 0x0400, 0x0420, 0x0440, 0x0460, 0x0480, 0x04A0, 0x04C0, 0x04E0
IIVPR24–31 0x0500, 0x0520, 0x0540, 0x0560, 0x0580, 0x05A0, 0x05C0, 0x05E0
IIVPR32–39 0x0600, 0x0620, 0x0640, 0x0660, 0x0680, 0x06A0, 0x06C0, 0x06E0
IIVPR40–47 0x0700, 0x0720, 0x0740, 0x0760, 0x0780, 0x07A0, 0x07C0, 0x07E0
IIVPR48–55 0x0800, 0x0820, 0x0840, 0x0860, 0x0880, 0x08A0, 0x08C0, 0x08E0,
IIVPR56–63 0x0900, 0x0920, 0x0940, 0x0960, 0x0980, 0x09A0, 0x09C0, 0x09E0

	0	1	2–7	8	9–11	12–15	16–31
R	MSK	A	—	P	—	PRIORITY	VECTOR
W							
Reset	1	0	0 0 0 0 0 0	1	0 0 0	0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

Figure 9-40. Internal Interrupt Vector/Priority Registers (IIVPRs)

Table 9-40 describes the IIVPR fields.

Table 9-40. IIVPR*n* Field Descriptions

Bits	Name	Description
0	MSK	Mask. Mask interrupts from this source. MSK affects only interrupts routed to *int*. 0 An interrupt request is generated if the corresponding IPR bit is set. 1 Further interrupts from this source are disabled.
1	A	Activity. Indicates an interrupt has been requested or is in service. The VECTOR and PRIORITY values should not be changed while this bit is set. Affects only interrupts routed to *int*. 0 No current interrupt activity associated with this source. 1 The interrupt field for this source is set in the IPR or ISR.
2–7	—	Reserved
8	P	Polarity. Specifies the polarity for the internal interrupt. Note: Because all internal interrupts are active-high, clearing this bit disables the interrupt. 0 Interrupt polarity is active-low. This value disables the interrupt. 1 Interrupt polarity is active-high.
9–11	—	Reserved
12–15	PRIORITY	Priority. Specifies the interrupt priority. The lowest priority is 0 and the highest priority is 15. A priority level of 0 inhibits signaling of this interrupt to the core. Affects only interrupts routed to *int*.
16–31	VECTOR	Vector (Affects only interrupts routed to *int*). Contains the value returned when IACK is read and this interrupt resides in the corresponding interrupt request register (IRR) for that core, as shown in Figure 9-50.

9.3.7.4 Internal Interrupt Destination Registers (IIDR*n*)

The IIDRs, shown in Figure 9-41, have the same fields and format as EIVDRs, except that they apply to the internal interrupt sources listed in Table 9-3. Only one destination bit may be set; otherwise, behavior is undefined.

Offset IIDR0–70x0210, 0x0230, 0x0250, 0x0270, 0x0290, 0x02B0, 0x02D0, 0x02F0 — Access: Read/Write
IIDR8–15 0x0310, 0x0330, 0x0350, 0x0370, 0x0390, 0x03B0, 0x03D0, 0x03F0
IIDR16–23 0x0410, 0x0430, 0x0450, 0x0470, 0x0490, 0x04B0, 0x04D0, 0x04F0
IIDR24–31 0x0510, 0x0530, 0x0550, 0x0570, 0x0590, 0x05B0, 0x05D0, 0x05F0
IIDR32–39 0x0610, 0x0630, 0x0650, 0x0670, 0x0690, 0x06B0, 0x06D0, 0x06F0
IIDR40–47 0x0710, 0x0730, 0x0750, 0x0770, 0x0590, 0x07B0, 0x07D0, 0x07F0
IIDR48–53 0x0810, 0x0830, 0x0850, 0x0870, 0x0890, 0x08B0, 0x08D0, 0x08F0
IIDR54–63 0x0910, 0x0930, 0x0950, 0x0970, 0x0990, 0x09B0, 0x09D0, 0x09F0

	0	1	2	3																									29	30	31
R W	EP	CI0	CI1	—																									P1	P0	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

Figure 9-41. Internal Interrupt Destination Registers (IIDRs)

Table 9-41 describes the IIDR fields.

Table 9-41. IIDR*n* Field Descriptions

Bits	Name	Description
0	EP	External signal. Allows internal interrupt to be serviced externally. 0 Interrupt is not routed to $\overline{\text{IRQ_OUT}}$. 1 Interrupt is routed to $\overline{\text{IRQ_OUT}}$ for external service.
1	CI0	Critical interrupt 0. See Section 9.1.3, "Interrupts to the e500 Processor Core," for more information. 0 Processor core 0 does not receive this interrupt. 1 Directs the internal interrupt to processor core 0 by causing the *cint0* output signal from the PIC to assert.
2	CI1	Critical interrupt 1. See Section 9.1.3, "Interrupts to the e500 Processor Core," for more information. Reserved in single-processor implementations. 0 Processor core 1 does not receive this interrupt. 1 Directs the internal interrupt to processor core 1 by causing the *cint1* output signal from the PIC to assert.
3–29	—	Reserved
30	P1	Processor core 1. Indicates whether processor core 1 receives the interrupt through *int.* 0 Processor core 1 does not receive this interrupt. 1 Directs the interrupt to processor core 1 through the assertion of *int1*. **Note:** Reserved in single-processor implementations.
31	P0	Processor core 0. Indicates whether processor core 0 receives the interrupt. 0 Processor core 0 does not receive this interrupt. 1 Directs the interrupt to processor core 0 through the assertion of *int0*. The default destination is for processor core 0 to receive this external interrupt after the PIC is reset.

9.3.7.5 Messaging Interrupt Vector/Priority Registers (MIVPR*n*)

The MIVPRs have the same fields and format as the GTVPRs, except they apply to messaging interrupts. See Section 9.4.1, "Flow of Interrupt Control," for information on IPR and ISR.

Offset MIVPR0: 0x1600; MIVPR1: 0x1620; MIVPR2: 0x1640; MIVPR3: 0x1660 Access: Mixed
MIVPR4: 0x1680; MIVPR5: 0x16A0; MIVPR6: 0x16C0; MIVPR7: 0x16E0

	0	1	2										11	12			15	16											31
R W	MSK	A	—											PRIORITY				VECTOR											
Reset	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 9-42. Messaging Interrupt Vector/Priority Registers (MIVPR*n*)

Table 9-42 describes the MIVPR*n* fields.

Table 9-42. MIVPR*n* Field Descriptions

Bits	Name	Description
0	MSK	Mask. Mask interrupts from this source. MSK affects only interrupts routed to *int*. 0 An interrupt request is generated if the corresponding IPR bit is set. 1 Further interrupts from this source are disabled.
1	A	Activity. Indicates an interrupt has been requested or is in service. The VECTOR and PRIORITY values should not be changed while this bit is set. Affects only interrupts routed to *int*. 0 No current interrupt activity associated with this source. 1 The interrupt field for this source is set in the IPR or ISR.
2–11	—	Reserved
12–15	PRIORITY	Priority. Specifies the interrupt priority. The lowest priority is 0 and the highest priority is 15. A priority level of 0 inhibits signaling of this interrupt to the core. Affects only interrupts routed to *int*.
16–31	VECTOR	Vector (Affects only interrupts routed to *int*). Contains value returned when IACK is read and this interrupt resides in the corresponding interrupt request register (IRR) for that core, as shown in Figure 9-50.

9.3.7.6 Messaging Interrupt Destination Registers (MIDR0–MIDR7)

The messaging interrupt destination registers (MIDRs), shown in Figure 9-43, control the destination for the messaging interrupts. Only one destination bit may be set; otherwise, behavior is undefined.

Offset MIDR0: 0x1610; MIDR1: 0x1630; MIDR2: 0x1650; MIDR3: 0x1670 Access: Read/Write
MIDR0: 0x1690; MIDR1: 0x16B0; MIDR2: 0x16D0; MIDR3: 0x16F0

	0																														29	30	31
R W	—																															P1	P0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

Figure 9-43. Messaging Interrupt Destination Registers (MIDR*n*)

Table 9-43 describes the MIDR*n* fields.

Table 9-43. MIDR*n* Field Descriptions

Bits	Name	Description
0–29	—	Reserved
30	P1	Processor core 1. Indicates whether processor core 1 receives the interrupt through *int*. 0 Processor core 1 does not receive this interrupt. 1 Directs the interrupt to processor core 1 through the assertion of *int1*. **Note:** Reserved in single-processor implementations.
31	P0	Processor core 0. Indicates whether processor core 0 receives the interrupt. 0 Processor core 0 does not receive this interrupt. 1 Directs the interrupt to processor core 0 through the assertion of *int0*. The default destination is for processor core 0 to receive this external interrupt after the PIC is reset.

9.3.8 Per-CPU (Private Access) Registers

The OpenPIC programming model supports multiprocessor systems of up to 32 separate processors. As such, the OpenPIC interface specification provides for coordinating both the requesting and servicing of interrupts among several processor cores within a single integrated device. To comply with the OpenPIC specification, the PIC incorporates several of these multiprocessor capabilities.

NOTE

Note that these registers are meaningful only for interrupts routed to *int*.

The registers in Table 9-44 are called per-CPU registers because they are duplicated for each core in a multi-core device. The OpenPIC interface specifies that a copy of these registers be available to each core at the same physical address by using the ID of the processor core that initiates the transaction to determine the set of per-CPU registers to access.

Table 9-44. Per-CPU Registers—Private Access Address Offsets

Register Name	Offset
Interprocessor 0 dispatch register (IPIDR0)	0x0040
Interprocessor 1 dispatch register (IPIDR1)	0x0050
Interprocessor 2 dispatch register (IPIDR2)	0x0060
Interprocessor 3 dispatch register (IPIDR3)	0x0070
Current task priority register (CTPR)	0x0080
Who am I register (WHOAMI0)	0x0090
Interrupt acknowledge register (IACK)	0x00A0
End of interrupt register (EOI)	0x00B0

These addresses, shown in Table 9-44, appear in the memory map at the same offset for every processor in what is called the private access space. This duplication allows user code to execute correctly in an multiprocessor environment without needing to know which core it is running on. On a single-core device, each register has two addresses, one in the normal address space and one in the private access space. It is included on even single-core devices to simplify the porting of such code.

Figure 9-44 shows how the duplicated registers are addressed in a four-core device Note that when accessing a register normally, each core sources a different address. However, when accessing the same register using the per-CPU address space, each core sources the same address.

Figure 9-44. Per-CPU Register Address Decoding in a Four-Core Device

9.3.8.1 Interprocessor Interrupt Dispatch Registers (IPIDR0–IPIDR3)

Figure 9-45 shows the four IPIDRs, one for each interprocessor interrupt channel. Writing to an IPIDR with a bit set causes a self interrupt for a single-core device. Because external bus masters can write to these registers, this feature can serve as a doorbell type interrupt.

Offset Processor core 0: IPIDR0: 0x0040; IPIDR1: 0x0050; IPIDR2: 0x0060; IPIDR3: 0x0070 Access: Write Only
Processor core 1:IPIDR0: 0x6_1040; IPIDR1: 0x6_1050; IPIDR2: 0x6_1060; IPIDR3: 0x6_1070
Pre-CPU offsets: IPIDR0: 0x4_0040; IPIDR1: 0x4_0050; IPIDR2: 0x4_0060; IPIDR3: 0x4_0070

	0	30	31
R	—		
W		P1	P0
Reset	All zeros		

Figure 9-45. Interprocessor Interrupt Dispatch Registers (IPIDR0–IPIDR3)

Table 9-45 describes the IPIDR*n* fields.

Table 9-45. IPIDR*n* Field Descriptions

Bits	Name	Description
0–29	—	Reserved
30	P1	Processor core 1. Specifies if processor core 1 receives the interrupt. This interrupt is multicasting, so both P0 and P1 can be set. 0 Processor core 1 does not receive the interrupt 1 Directs the interrupt to processor core 1 **Note:** Reserved in single-processor implementations.
31	P0	Processor core 0. Determines if processor core 0 receives the interrupt. 0 Processor core 0 does not receive the interrupt. 1 Directs the interrupt to processor core 0.

9.3.8.2 Processor Core Current Task Priority Registers 0–1 (CTPR0–CTPR1)

There is one CTPR per processor core on this device as shown in Figure 9-46.

Offset CTPR0: 0x0080; CTPR1 0x1080; Pre-CPU offset: 0x0080 — Access: Read/Write

	0																												27	28			31
R W	—																													TASKP			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1

Figure 9-46. Processor Core Current Task Priority Registers (CTPR*n*)

NOTE

CTPR has meaning only for interrupts routed to *int*.

Software must write the priority of the current processor core task in the CTPR for each core. The PIC uses this value for comparison with the priority of incoming interrupts. Given several concurrent incoming interrupts, the highest priority interrupt is asserted to that core if the following apply:

- The interrupt is not masked.
- The priority of the interrupt is higher than the values in the corresponding CTPR[TASKP] and ISR.

Table 9-46 describes the CTPR*n* fields.

Table 9-46. CTPR*n* Field Descriptions

Bits	Name	Description
0–27	—	Reserved
28–31	TASKP	Task priority. Indicates the threshold that individual interrupt priorities must exceed for the interrupt request to be serviced. 0000–1111 *x*VPR*n*[PRIORITY] must exceed this value for the interrupt request to be serviced. Note the following special cases: 0000 Lowest priority. All interrupts except those whose priority are 0 can be serviced. 1111 Highest priority. No interrupts are signaled to that processor core. Hardware selects this value on a device hard reset or when the corresponding PIR[P*n*] is set.

9.3.8.3 Who Am I Registers 0–1 (WHOAMI0–WHOAMI1)

The processor core WHOAMI*n* register, shown in Figure 9-47, can be read by a processor core to determine its physical connection to the PIC. The value returned when reading this register may be used to determine the value for the destination masks used for dispatching interrupts.

Offset WHOAMI0: 0x0090; WHOAMI1: 0x1090; Per-CPU offset: 0x0090 Access: Read only

	0–26	27–31
R	—	ID
W		
Reset	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	*n n n n n*

Figure 9-47. Processor Core Who Am I Registers (WHOAMI*n*)

Table 9-47 describes the WHOAMI*n* fields.

Table 9-47. WHOAMI*n* Field Descriptions

Bits	Name	Description
0–26	—	Reserved
27–31	ID	Returns the ID of the processor core reading this register. Does not always return zero. 0_0000 Processor core 0 0_0001 Processor core 1. (Value not supported in single-processor implementations.) 1_1111 All other devices

9.3.8.4 Processor Core Interrupt Acknowledge Registers 0–1 (IACK0–IACK1)

NOTE

IACK has meaning only for interrupts routed to *int* and should not be accessed for interrupts routed to *cint* or $\overline{\text{IRQ_OUT}}$.

In systems based on processors built on Power Architecture technology, the interrupt acknowledge function occurs as an explicit read operation to a memory-mapped interrupt acknowledge register (IACK), shown in Figure 9-48. Each processor core has an IACK register assigned to it. Reading IACK returns the interrupt vector corresponding to the highest priority pending interrupt. Reading IACK also has the following side effects:

- The associated field in the corresponding interrupt pending register (IPR) is cleared for edge-sensitive interrupts. See Section 9.4.1.2, “Interrupts Routed to int.”
- The corresponding in-service register (ISR) is updated.
- The corresponding *int* output signal from the PIC is negated.

Reading IACK when no interrupt is pending returns the spurious vector value, as described in Section 9.3.1.8, “Spurious Vector Register (SVR).”

Offset IACK0: 0x00A0; IACK1: 0x10A0; Per-CPU offset: 0x00A0 Access: Read only

	0–15	16–31
R	—	VECTOR
W		
Reset	All zeros	

Figure 9-48. Processor Core Interrupt Acknowledge Registers (IACK*n*)

Table 9-48 describes the IACK*n* fields.

Table 9-48. IACK*n* Field Descriptions

Bits	Name	Description
0–15	—	Reserved
16–31	VECTOR	Interrupt vector. Vector of the highest pending interrupt

9.3.8.5 Processor Core End of Interrupt Registers 0–1 (EOI0–EOI1)

NOTE

EOI has meaning only for interrupts routed to *int* and should not be accessed for interrupts routed to *cint* or $\overline{\text{IRQ_OUT}}$.

Each core is assigned an EOI register, shown in Figure 9-49. Writing to EOI signals the end of processing for the highest-priority interrupt (routed to *int*) currently in service. It also updates the corresponding ISR*n* by retiring the highest priority interrupt. Data values written to EOI are ignored, and zero is assumed.

Offset EOI0: 0x00B0; EOI1: 0x6_10B0; Per-CPU offset: 0x4_00B0 Access: Write Only

	0–27	28–31
R	—	
W		EOI CODE
Reset	All zeros	

Figure 9-49. End of Interrupt Registers (EOI*n*)

Table 9-49 describes the EOI*n* fields.

Table 9-49. EOI*n* Field Descriptions

Bits	Name	Description
0–27	—	Reserved
28–31	EOI CODE	0000 (write only)

9.4 Functional Description

This section is a functional description of the PIC.

9.4.1 Flow of Interrupt Control

Figure 9-50 shows the flow of interrupts directed by the PIC to the *int*, *cint*, and $\overline{\text{IRQ_OUT}}$ outputs. Note that this diagram describes a conceptual model of an PIC on a single processor. This logic is replicated for each implemented processor. This conceptual diagram does not fully represent all internal circuitry of the implementation.

This figure focusses especially on the OpenPIC-defined logic and shows how the PIC controls interrupt requests that target the *int* signal. The flow in Figure 9-50 is from the bottom to the top, and shows at the bottom how the destination register associated with each source determines the path.

9.4.1.1 Interrupts Routed to *cint* or $\overline{\text{IRQ_OUT}}$

Interrupt requests routed to *cint* or $\overline{\text{IRQ_OUT}}$ bypass the logic that is dedicated to interrupt sources that compete for *int*. That is, if *x*IDR*n*[CI*n*] or *x*IDR*n*[EP] = 1, corresponding *x*IVPR field settings have no hardware effects; however, an interrupt handler may be able to make use of some of those fields.

cint signals are connected to the respective core's critical interrupt input.

NOTES

Because interrupt sources routed to *cint* or $\overline{\text{IRQ_OUT}}$ must be level sensitive, EIVPR[S] should be set. See Section 9.3.7.1, "External Interrupt Vector/Priority Registers (EIVPR0–EIVPR5)."

Because these interrupts bypass the OpenPIC logic, it is especially important that handlers do not read IACK. Doing so causes a spurious interrupt. Likewise, they should not write EOI.

9.4.1.2 Interrupts Routed to *int*

As shown in Figure 9-50, the PIC receives interrupt requests from external and internal sources and from within the PIC itself. As Figure 9-50 shows, all of these interrupt sources can be routed to *int*; the global timer and timer processor interrupts can be directed only to *int*.

The sources' mask bits (*x*VPR*n*[MSK]) are tracked in the internal mask register. If a source's MSK bit is set, the mask register prevents the PIC from asserting *int* on its behalf.

Unmasked interrupt requests are qualified and latched in the interrupt pending register (IPR), an internal interrupt summary register with a bit for each source. If an interrupt request is multi-cast, a bit is set in the IPR for each targeted processor. Although the IPR cannot be read by software, when an IPR bit is set, the corresponding source's activity bit (*x*VPR*n*[A]) is automatically set.

The interrupt selector monitors the IPR and the in-service register (ISR), which tracks previously taken interrupts that were superseded by a higher-priority interrupt before the interrupt handler finished. The interrupt selector recognizes the highest priority unmasked interrupt request and latches it into the interrupt

request register (IRR). The source's vector (*x*VPR*n*[VECTOR]) is copied to IACK[VECTOR], which the interrupt handler retrieves by reading IACK.

If the priority (*x*VPR*n*[PRIORITY]) of an interrupt latched in the IRR is higher than the value in the target processor's CTPR[TASKP], the interrupt router asserts the external interrupt signal (*int*), causing that processor core to vector to its external interrupt handler.

1 If *cint* or $\overline{\text{IRQ_OUT}}$ is the destination, EIVPR*n*[S] must be set to configure the source as level sensitive.

2 If multiple destination register bits are set, PIC behavior is undefined.

3 Although setting CI*n* directs the interrupt request to the critical interrupt output (*cint0*/*cint1*), integrated logic may connect this signal to a different interrupt input to the core.

Figure 9-50. PIC Interrupt Processing Flow Diagram for Each Core (*n*)

The interrupt handler must acknowledge the interrupt by explicitly reading the corresponding IACK register, described in Section 9.3.8.4, "Processor Core Interrupt Acknowledge Registers 0–1 (IACK0–IACK1)." The PIC interprets this read as an interrupt acknowledge (IACK) cycle. The IACK cycle not only returns the source's vector, it also negates the *int* signal to the processor (making it possible for a higher priority interrupt to assert *int*) and sets the source's bit in the ISR, indicating that this interrupt

has been put in service. An interrupt remains in service from the time until the corresponding end-of-interrupt register (EOI) is written, generating what the PIC considers an EOI signal.

9.4.1.2.1 Interrupt Source Priority

Each interrupt source routed to *int* is assigned a value through its *x*VPR*n*[PRIORITY] field. Priority values range from 0 to 15, where 15 is the highest. Interrupts are delivered only when the priority of the source is greater than the destination processor's CTPR[TASKP]. Therefore, setting *x*VPR*n*[PRIORITY] to zero inhibits that interrupt. Likewise, setting TASKP to 15 prevents the PIC from delivering interrupts to that core through the *int* signal. Note that this is the reset value, preventing the PIC from asserting *int* before the PIC is configured.

The PIC services simultaneous interrupts occurring with the same priority according to the following order:

1. MSG0–MSG7
2. MSI0–MSI7
3. IPI0–IPI3
4. Group A timer0–timer3
5. Group B timer0–timer3
6. IRQ[0:5]/PCI INT*x*
7. Internal0–internal63

For example, if MSG0, MSG2, and IPI0 are all assigned the same priority and receive simultaneous interrupts, they are serviced in the following order:

1. MSG0
2. MSG2
3. IPI0

9.4.1.2.2 Interrupt Acknowledge

When the PIC causes *int* to be asserted, the external interrupt service routine acknowledges the request by reading that core's IACK register, which at this point holds the 16-bit vector value for the interrupt source that generated the request. This is the value programmed in that source's *x*VPR*n*[VECTOR]. Reading IACK has the following effects:

- The *int* signal for that core is negated, making it possible for another interrupt source to signal an external interrupt to the core, and more particularly, allowing the PIC to signal a higher-priority interrupt, as described in Section 9.4.1.2.4, "Nesting of Interrupts."
- The source that caused that resource is represented in the internal in-service register (ISR).

The interrupt is then considered to be in service. It remains so until the processor core performs a write to the corresponding EOI. Writing to EOI is referred to as an EOI cycle.

9.4.1.2.3 Spurious Vector Generation

Under certain circumstances, the PIC has no valid vector to return to a processor core during an interrupt acknowledge cycle. In these cases, the spurious vector from the spurious vector register is returned. The following cases cause a spurious vector fetch:

- *int* is asserted in response to an externally or internally-sourced interrupt which is activated with level-sensitive logic, and the asserted level is negated before the interrupt is acknowledged.
- *int* is asserted for an interrupt source that is later masked (using the mask bit in the vector/priority register corresponding to that source) before the interrupt is acknowledged.
- *int* is asserted for an interrupt source that is later masked by an increase in the task priority level before the interrupt is acknowledged.
- An interrupt acknowledge cycle is performed by the processor core in spite of the fact that the int signal has not been asserted by the PIC.

In all cases, a spurious vector is returned only if no pending interrupt has sufficient priority to signal an interrupt, otherwise, the vector for that interrupt source is returned.

NOTE

EOI should not be written in response to a spurious vector. Otherwise, a previously accepted interrupt might be cleared unintentionally.

9.4.1.2.4 Nesting of Interrupts

While an interrupt is being handled, if an interrupt request arrives with a higher *x*VPR*n*[PRIORITY] value, the interrupt being serviced is superseded. As described in Section 9.4.1.2, "Interrupts Routed to *int*," the PIC asserts *int*, and the newer, higher priority interrupt is handled. This happens even if software, as part of its interrupt service routine, updates the corresponding CTPR with a lower value.

Thus, although several interrupts can be in service simultaneously (and tracked by the ISR), the highest priority interrupt by that processor is always the one actively handled. When the interrupt routine completes, it performs a write EOI cycle, a side effect of which is to take the current highest priority interrupt out of service (removes it from the ISR). At this point, the interrupt selector chooses the new highest priority interrupt request, and, assuming CTPR[TASKP] has not been updated to a value higher than the new interrupt, the PIC asserts *int* on its behalf.

The next write EOI cycle takes the current highest priority interrupt out of service. An interrupt with lower priority than those in service is not started until all higher priority interrupts complete even if its priority is greater than the CTPR value.

9.4.2 Interprocessor Interrupts

Processors 0 and 1 can generate interprocessor interrupts that target either or both processors. A self interrupt occurs when a core dispatches an interprocessor interrupt event to itself. Interrupts are initiated by writing either or both of the PO*n* bits in an interprocessor interrupt dispatch register (IPIDR0–IPIDR3) of one of the four IPI channels. If subsequent interprocessor interrupts from a given channel to a given target processor are initiated before the first is acknowledged, only one interrupt is generated.

9.4.3 Message Interrupts

The eight MSGRs, described in Section 9.3.5.1, "Message Registers (MSGR0–MSGR7)," can be used to send 32-bit messages to one or more processors. A messaging interrupt is generated by writing an MSGR if the corresponding MER bit is set and the interrupt is not masked. Reading a MSGR or writing a 1 to the status bit clears the interrupt.

9.4.4 Shared Message Signaled Interrupts

There are eight shared MSIRs, described in Section 9.3.6.1, "Shared Message Signaled Interrupt Registers (MSIR0–MSIR7)," that indicate which of the interrupt sources sharing the MSI register have pending interrupts. Up to 32 sources can share any individual MSI register. A shared message signaled interrupt is generated by writing to Shared Message Signaled Interrupt Index Register (MSIIR) fields SRS and IBS. This register is primarily intended to support inbound PCI Express message signaled interrupts (MSIs) when the PCI Express controller is configured as a root complex (RC).

MSIIR[SRS] selects the associated MSIR and MSIIR[IBS] selects the interrupt flag/bit in that register that is to be set. The corresponding interrupt needs to be unmasked for the interrupt to occur. A read to an MSIR clears the all of its flags.

9.4.5 PCI Express INTx/IRQ*n* Sharing

Whenever the PCI Express controller is in root complex mode and it receives an inbound INTx asserted or negated message transaction, it asserts or negates an equivalent internal INTx signal to the PIC. This INTx virtual-wire interrupt signaling mechanism replaces the PCI standard sideband interrupts (INTA, INTB, INTC, and INTD) that historically were connected to the IRQ*n* external interrupt inputs. The internal INTx signals from the PCI Express controller are logically combined with the interrupt request (IRQ*n*) signals so that they share the same OpenPIC external interrupt controlled by the associated EIVPR*n* and EIDR*n* registers.

Table 9-50 details the association of INTx signals to IRQ*n* signals.

Table 9-50. PCI Express INTx/IRQ*n* Sharing

PCI Express Number	INTx	IRQ*n*
PCI Express 1	INTA	IRQ0
	INTB	IRQ1
	INTC	IRQ2
	INTD	IRQ3
PCI Express 2	INTA	IRQ4
	INTB	IRQ5
	INTC	—
	INTD	—

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

In general, these signals should be considered mutually exclusive. If a PCI Express INTx signal is being used, the PIC must be configured so that external interrupts are level sensitive (EIVPRn[S] = 1). If an IRQ*n* signal is being used as edge-triggered (EIVPRn[S] = 0), the system must not allow inbound PCI Express INTx transactions.

Note that it is possible to share IRQ*n* and INTx if the external interrupt is level sensitive; however, if an interrupt occurs, the interrupt service routine must poll both the external sources connected to the IRQ*n* input and the PCI Express INTx sources to determine from which path the external interrupt came. In any case, IRQ*n* should be pulled to the negated state as determined by the associated polarity setting in EIVPR*n*[P].

9.4.6 Global Timers

There are appropriate clock prescalers and synchronizers to provide a time base for the internal PIC timers. These 8 timers are organized as 2 groups of 4 timers each. The timers can be individually programmed to generate a processor core interrupt when they count down to zero and can be used to generate regular periodic interrupts. Each timer has the following four configuration and control registers:

- Global timer current count register (GTCCR*xn*)
- Global timer base count register (GTBCR*xn*)
- Global timer vector-priority register (GTVPR*xn*)
- Global timer destination register (GTDR*xn*)

The timer frequency should be written to the TFRR*xn*, described in Section 9.3.2.1, “Timer Frequency Reporting Registers (TFRRA–TFRRB).”

Timer interrupts are all edge-triggered interrupts. If a timer period expires while a previous interrupt from the same source is pending or in service, the subsequent interrupt is lost.

The timer control register (TCR) provides users with the ability to create timers larger than the 31-bit global timers. The timer frequency can also be changed by setting the appropriate TCR fields, as described in Section 9.3.2.6, “Timer Control Registers (TCRA–TCRB).”

9.4.7 Resets

This section describes the behavior of the PIC at reset and the PIC’s ability to initiate processor resets.

9.4.8 Resetting the PIC

The PIC is reset by a device power-on reset (POR) or by software that sets GCR[RST], either of which causes the following:

- All pending and in-service interrupts are cleared.
- All interrupt mask bits are set.
- Polarity, sense, external signal, critical interrupt, and activity fields are reset to default values.
- PIR, TFRR, TCR, MER, MSR, and MSGR0–MSGR7 are cleared.
- MSG and timer destination fields are set.

- The interprocessor dispatch registers are cleared.
- All timer base count values are reset to zero with count inhibited.
- CTPR[TASKP] is reset to 0x000F, disabling delivery of interrupts that target *int*.
- The spurious interrupt vector resets to 0xFFFF.
- The PMMRs are reset to 0xFFFF.
- The PIC defaults to the pass-through mode (GCR[M] = 0).
- All other registers remain at their pre-reset programmed values.

GCR[RST] is automatically cleared when the reset sequence is complete.

9.4.8.1 Processor Core Initialization

A software reset can be routed to either of the cores by writing to the processor core initialization register (PIR). This causes the assertion of the corresponding *core_hreset* output signal from the PIC. When this occurs, the corresponding CTPR also gets written to 0x000F to prevent delivery of any interrupts to *int*.

9.5 Initialization/Application Information

This section contains initialization and application information for the PIC.

9.5.1 Programming Guidelines

The following subsections contain information about programming PIC registers.

9.5.1.1 PIC Registers

Most PIC control and status registers are readable and return the last value written. The exceptions to this rule are as follows:

- Interprocessor dispatch and EOI registers, which return zeros on reads.
- Activity bits (A) of the vector/priority registers reflect the status of the corresponding interrupt source.
- IACK, which returns the vector of the highest priority pending interrupt or the spurious vector (SVR[VECTOR]) if none is pending.
- Reserved fields always return 0.

When the PIC is in mixed mode (GCR[M] = 1), the following guidelines are recommended:

- All PIC registers must be located in a cache-inhibited, guarded area (configured through the core's MMU).
- The PIC portion of the address map must be set up appropriately.

In addition, the following initialization sequence is recommended:

1. Write the vector, priority, and polarity values in each interrupt's vector/priority register, leaving their MSK (mask) bit set. This is required only if interrupts are used.
2. Clear CTPR (CTPR = all zeros).

3. Program the PIC to mixed mode by setting GCR[M].
4. Clear the MSK bit in the vector/priority registers to be used.
5. Perform a software loop to clear all pending interrupts:
   — Load counter with FRR[NIRQ].
   — While counter > 0, read IACK and write EOI to guarantee all the IPR and ISR bits are cleared.
6. Set the processor core CTPR values to the desired values.
7. Set MER to 0x0000_000F. See Section 9.3.5.2, "Message Enable Register (MER)," for more information.

Depending on the interrupt system configuration, the PIC may generate spurious interrupts to clear interrupts latched during power-up. A spurious or non-spurious vector is returned for an interrupt acknowledge cycle in this case. See the programming note below for the non-spurious case.

NOTE

Because the default polarity/sense for external interrupts is edge-sensitive, and edge-sensitive interrupts are not cleared until they are acknowledged, it is possible for the PIC to store spurious edges detected during power-up as pending external interrupts. If software permanently configures an external interrupt source to be edge-sensitive, it may receive the vector for the interrupt source and not a spurious interrupt vector when software clears the mask bit. This can occur once for any edge-sensitive interrupt when its mask bit is first cleared and the PIC is in mixed mode.

To avoid a false interrupt for this case, software can clear the IPR of these spurious edge detections by first configuring the polarity/sense of external interrupt sources to be level-sensitive: high-level if the input is a positive-edge source and low-level if it is a negative-edge source (while the mask bit remains set). After this is complete, configuring the external interrupt source as edge-sensitive does not cause a false interrupt.

9.5.1.2 Changing Interrupt Source Configuration

To change the vector, priority, polarity, sense, or destination of an active (unmasked) interrupt source, the following steps should be taken:

1. Mask the source using the mask (MSK) bit in the vector/priority register.
2. Wait for the activity (A) bit for that source to be cleared.
3. Make the desired changes.
4. Unmask the source.

Note that changing the destination from *int* to *cint* or $\overline{\text{IRQ_OUT}}$ makes the A, MSK, and PRIORITY fields meaningless.

Chapter 10
I^{2}C Interfaces

This chapter describes the two inter-IC (IIC or I^{2}C) bus interfaces implemented on this device.

10.1 Introduction

The I^{2}C bus is a two-wire—serial data (SDA) and serial clock (SCL)—bidirectional serial bus that provides a simple, efficient method of data exchange between this device and other devices, such as microcontrollers, EEPROMs, real-time clock devices, A/D converters, and LCDs. Figure 10-1 shows a block diagram of the two I^{2}C interfaces.

Figure 10-1. I^{2}C Block Diagram

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

10.1.1 Overview

The two-wire I²C bus minimizes interconnections between devices. The synchronous, multiple-master I²C bus allows the connection of additional devices to the bus for expansion and system development. The bus includes collision detection and arbitration that prevent data corruption if two or more masters attempt to control the bus simultaneously.

10.1.2 Features

The I²C interface includes the following features:

- Two-wire interface
- Multiple-master operation
- Arbitration lost interrupt with automatic mode switching from master to slave
- Calling address identification interrupt
- START and STOP signal generation/detection
- Acknowledge bit generation/detection
- Bus busy detection
- Software-programmable clock frequency
- Software-selectable acknowledge bit
- On-chip filtering for spikes on the bus

10.1.3 Modes of Operation

The I²C units on this device can operate in one of the following modes:

- Master mode—The I²C is the driver of the SDA line. It cannot use its own slave address as a calling address. The I²C cannot be a master and a slave simultaneously.
- Slave mode—The I²C is not the driver of the SDA line. The module must be enabled before a START condition from a non-I²C master is detected.
- Interrupt-driven byte-to-byte data transfer—When successful slave addressing is achieved (and SCL returns to zero), the data transfer can proceed on a byte-to-byte basis in the direction specified by the R/$\overline{W}$ bit sent by the calling master. Each byte of data must be followed by an acknowledge bit, which is signaled from the receiving device. Several bytes can be transferred during a data transfer session.
- Boot sequencer mode—This mode can be used to initialize the configuration registers in the device after the I²C1 module is initialized. Note that the device powers up with boot sequencer mode disabled as a default, but this mode can be selected with the cfg_boot_seq[0:1] power-on reset (POR) configuration signals that are located on the LGPL3 and LGPL5 signals.

Additionally, the following three I²C-specific states are defined for the I²C interface:

- START condition—This condition denotes the beginning of a new data transfer (each data transfer contains several bytes of data) and awakens all slaves.
- Repeated START condition—A START condition that is generated without a STOP condition to terminate the previous transfer.
- STOP condition—The master can terminate the transfer by generating a STOP condition to free the bus.

10.2 External Signal Descriptions

The following sections give an overview of signals and provide detailed signal descriptions.

10.2.1 Signal Overview

The I²C interface uses the SDA and SCL signals, described in Table 10-1, for data transfer. Note that the signal patterns driven on SDA represent address, data, or read/write information at different stages of the protocol.

Table 10-1. I²C Interface Signal Descriptions

Signal Name	Idle State	I/O	State Meaning
Serial Clock (IIC*n*_SCL)	HIGH	I	When the I²C module is idle or acts as a slave, SCL defaults as an input. The unit uses SCL to synchronize incoming data on SDA. The bus is assumed to be busy when SCL is detected low.
		O	As a master, the I²C module drives SCL along with SDA when transmitting. As a slave, the I²C module drives SCL low for data pacing.
Serial Data (IIC*n*_SDA)	HIGH	I	When the I²C module is idle or in a receiving mode, SDA defaults as an input. The unit receives data from other I²C devices on SDA. The bus is assumed to be busy when SDA is detected low.
		O	When writing as a master or slave, the I²C module drives data on SDA synchronous to SCL.

10.2.2 Detailed Signal Descriptions

SDA and SCL, described in Table 10-2, serve as a communication interconnect with other devices. All devices connected to these two signals must have open-drain or open-collector outputs. The logic AND

function is performed on both of these signals with external pull-up resistors. Refer to the device hardware specifications for the electrical characteristics of these signals.

Table 10-2. I²C Interface Signal—Detailed Signal Descriptions

Signal	I/O	Description
IIC*n*_SCL	I/O	Serial clock. Performs as an input when the device is programmed as an I²C slave. SCL also performs as an output when the device is programmed as an I²C master.
	O	As outputs for the bidirectional serial clock, these signals operate as described below.
		State Meaning Asserted/Negated—Driven along with SDA as the clock for the data.
	I	As inputs for the bidirectional serial clock, these signals operate as described below.
		State Meaning Asserted/Negated—The I²C unit uses this signal to synchronize incoming data on SDA. The bus is assumed to be busy when this signal is detected low.
IIC*n*_SDA	I/O	Serial data. Performs as an input when the device is in a receiving mode. SDA also performs as an output signal when the device is transmitting (as an I²C master or a slave).
	O	As outputs for the bidirectional serial data, these signals operate as described below.
		State Meaning Asserted/Negated— Data is driven.
	I	As inputs for the bidirectional serial data, these signals operate as described below.
		State Meaning Asserted/Negated—Used to receive data from other devices. The bus is assumed to be busy when SDA is detected low.

10.3 Memory Map/Register Definition

Table 10-3 lists the I²C-specific registers and their offsets. It lists the offset, name, and a cross-reference to the complete description of each register. Note that the full register address is comprised of CCSRBAR together with the block base address and offset listed in Table 10-3. The offsets to the memory map table are defined for both I²C interfaces. That is, I²C1 starts at address offset 0x000, and I²C2 starts at address offset 0x100. The registers for I²C1 are listed in Table 10-3, but the registers for I²C2 are not. Note that the registers are the same for I²C2 except that the offsets change from 0x0*nn* to 0x1*nn*.

In this table and in the register figures and field descriptions, the following access definitions apply:

- Reserved fields are always ignored for the purposes of determining access type.
- R/W, R, and W (read/write, read only, and write only) indicate that all the non-reserved fields in a register have the same access type.
- w1c indicates that all of the non-reserved fields in a register are cleared by writing ones to them.
- Mixed indicates a combination of access types.
- Special is used when no other category applies. In this case the register figure and field description table should be read carefully.

All I²C registers are one byte wide. Reads and writes to these registers must be byte-wide operations.

Table 10-3. I²C Memory Map

Offset	I²C Register	Access	Reset	Section/Page
I²C1 Registers				
Block Base Address: 0x0_3000				
0x000	I2CADR—I²C address register	R/W	0x00	10.3.1.1/10-6
0x004	I2CFDR—I²C frequency divider register	R/W	0x00	10.3.1.2/10-6
0x008	I2CCR—I²C control register	Mixed	0x00	10.3.1.3/10-7
0x00C	I2CSR—I²C status register	Mixed	0x81	10.3.1.4/10-9
0x010	I2CDR—I²C data register	R/W	0x00	10.3.1.5/10-10
0x014	I2CDFSRR—I²C digital filter sampling rate register	R/W	0x10	10.3.1.6/10-11
I²C2 Registers				
Block Base Address: 0x0_3100				
0x100–0x114	I²C2 Registers[1]			

[1] I²C2 has the same memory-mapped registers that are described for I²C1 from 0x000 to 0x014, except the offsets range from 0x100 to 0x114.

10.3.1 Register Descriptions

This section describes the I²C registers in detail.

NOTE

Reserved bits should always be written with the value they returned when read. That is, the register should be programmed by reading the value, modifying appropriate fields, and writing back the value. The return value of the reserved fields should not be assumed, even though the reserved fields return zero.

This note does not apply to the I²C data register (I2CDR).

10.3.1.1 I²C Address Register (I2CADR)

The figure below shows the I2CADR register, which contains the address to which the I²C interface responds when addressed as a slave. Note that this is not the address that is sent on the bus during the address-calling cycle when the I²C module is in master mode.

Offset I²C1: 0x000
I²C2: 0x100

Access: Read/Write

	0	6	7
R W	ADDR		—
Reset	All zeros		

Figure 10-2. I²C Address Register (I2CADR)

Table 10-4. I2CADR Field Descriptions

Bits	Name	Description
0–6	ADDR	Slave address. Contains the specific slave address that is used by the I²C interface. Note that the default mode of the I²C interface is slave mode for an address match. Note that an address match is one of the conditions that can cause I2CSR[MIF] to be set, signaling an interrupt pending condition.
7	—	Reserved

10.3.1.2 I²C Frequency Divider Register (I2CFDR)

Refer to application note AN2919, “Determining the I2C Frequency Divider Ratio for SCL,” for additional guidance regarding the proper use of I2CFDR and I2CDFSRR.

Offset I²C1: 0x004
I²C2: 0x104

Access: Read/Write

	0	1	2	7
R W	—		FDR	
Reset	All zeros			

Figure 10-3. I²C Frequency Divider Register (I2CFDR)

Table 10-5. I2CFDR Field Descriptions

Bits	Name	Description
0–1	—	Reserved
2–7	FDR	Frequency divider ratio. Used to prescale the clock for bit rate selection. The serial bit clock frequency of SCL is equal to one half the platform (CCB) clock divided by the designated divider. Note that the frequency divider value can be changed at any point in a program. The serial bit clock frequency divider selections are described as follows: **FDR Divider (Decimal)** / **FDR Divider (Decimal)** / **FDR Divider (Decimal)** 0x00 384 / 0x16 12288 / 0x2B 1024 0x01 416 / 0x17 15360 / 0x2C 1280 0x02 480 / 0x18 18432 / 0x2D 1536 0x03 576 / 0x19 20480 / 0x2E 1792 0x04 640 / 0x1A 24576 / 0x2F 2048 0x05 704 / 0x1B 30720 / 0x30 2560 0x06 832 / 0x1C 36864 / 0x31 3072 0x07 1024 / 0x1D 40960 / 0x32 3584 0x08 1152 / 0x1E 49152 / 0x33 4096 0x09 1280 / 0x1F 61440 / 0x34 5120 0x0A 1536 / 0x20 256 / 0x35 6144 0x0B 1920 / 0x21 288 / 0x36 7168 0x0C 2304 / 0x22 320 / 0x37 8192 0x0D 2560 / 0x23 352 / 0x38 10240 0x0E 3072 / 0x24 384 / 0x39 12288 0x0F 3840 / 0x25 448 / 0x3A 14336 0x10 4608 / 0x26 512 / 0x3B 16384 0x11 5120 / 0x27 576 / 0x3C 20480 0x12 6144 / 0x28 640 / 0x3D 24576 0x13 7680 / 0x29 768 / 0x3E 28672 0x14 9216 / 0x2A 896 / 0x3F 32768 0x15 10240

10.3.1.3 I²C Control Register (I2CCR)

Offset I²C1: 0x008 Access: Mixed
I²C2: 0x108

	0	1	2	3	4	5	6	7
R	MEN	MIEN	MSTA	MTX	TXAK		—	BCST
W						RSTA		
Reset	All zeros							

Figure 10-4. I²C Control Register (I2CCR)

Table 10-6. I2CCR Field Descriptions

Bits	Name	Description
0	MEN	Module enable. This bit controls the software reset of the I²C module. 0 The module is reset and disabled. When low, the interface is held in reset but the registers can still be accessed. 1 The I²C module is enabled. This bit must be set before any other control register bits have any effect. All I²C registers for slave receive or master START can be initialized before setting this bit.
1	MIEN	Module interrupt enable 0 Interrupts from the I²C module are disabled. This does not clear any pending interrupt conditions. 1 Interrupts from the I²C module are enabled. An interrupt occurs provided I2CSR[MIF] is also set.
2	MSTA	Master/slave mode START 0 When this bit is changed from one to zero, a STOP condition is generated and the mode changes from master to slave. 1 Cleared without generating a STOP condition when the master loses arbitration. When this bit is changed from zero to one, a START condition is generated on the bus, and master mode is selected.
3	MTX	Transmit/receive mode select. This bit selects the direction of the master and slave transfers. When configured as a slave, this bit should be set by software according to I2CSR[SRW]. In master mode, the bit should be set according to the type of transfer required. Therefore, for address cycles, this bit is always high. The MTX bit is cleared when the master loses arbitration. 0 Receive mode 1 Transmit mode
4	TXAK	Transfer acknowledge. This bit specifies the value driven onto the SDA line during acknowledge cycles for both master and slave receivers. The value of this bit only applies when the I²C module is configured as a receiver, not a transmitter. It also does not apply to address cycles; when the device is addressed as a slave, an acknowledge is always sent. 0 An acknowledge signal (low value on SDA) is sent out to the bus at the 9th clock after receiving one byte of data. 1 No acknowledge signal response (high value on SDA) is sent.
5	RSTA	Repeated START. Setting this bit always generates a repeated START condition on the bus, provides the device with the current bus master. Attempting a repeated START at the wrong time (or if the bus is owned by another master), results in loss of arbitration. Note that this bit is not readable, which means if a read is performed to I2CCR[RSTA], a zero value is returned. 0 No START condition is generated 1 Generates repeated START condition
6	—	Reserved
7	BCST	Broadcast 0 Disables the broadcast accept capability 1 Enables the I²C to accept broadcast messages at address zero

10.3.1.4 I²C Status Register (I2CSR)

The I²C status register is read only with the exception of the MIF and MAL bits, which can be cleared by software. The MCF and RXAK bits are set at reset; all other I2CSR bits are cleared on reset.

Offset I²C1: 0x00C
I²C2: 0x10C

Access: Mixed

	0	1	2	3	4	5	6	7
R	MCF	MAAS	MBB	MAL	BCSTM	SRW	MIF	RXAK
W								
Reset	1	0	0	0	0	0	0	1

Figure 10-5. I²C Status Register (I2CSR)

Table 10-7. I2CSR Field Descriptions

Bits	Name	Description
0	MCF	Data transfer. When one byte of data is transferred, the bit is cleared. It is set by the falling edge of the 9th clock of a byte transfer. 0 Byte transfer in progress. MCF is cleared under either of the following conditions: • When I2CDR is read in receive mode • When I2CDR is written in transmit mode 1 Byte transfer is completed
1	MAAS	Addressed as a slave. When the value in I2CDR matches with the calling address, this bit is set. The processor is interrupted, if I2CCR[MIEN] is set. Next, the processor must check the SRW bit and set I2CCR[MTX] accordingly. Writing to the I2CCR automatically clears this bit. 0 Not addressed as a slave 1 Addressed as a slave
2	MBB	Bus busy. Indicates the status of the bus. When a START condition is detected, MBB is set. If a STOP condition is detected, it is cleared. 0 I²C bus is idle 1 I²C bus is busy
3	MAL	Arbitration lost. Automatically set when the arbitration procedure is lost. Note that the device does not automatically retry a failed transfer attempt. 0 Arbitration is not lost. Can only be cleared by software 1 Arbitration is lost
4	BCSTM	Broadcast match 0 There has not been a broadcast match. 1 The calling address matches with the broadcast address instead of the programmed slave address. This also sets if this I²C drives an address of all 0s and broadcast mode is enabled.
5	SRW	Slave read/write. When MAAS is set, SRW indicates the value of the R/W command bit of the calling address, which is sent from the master. 0 Slave receive, master writing to slave 1 Slave transmit, master reading from slave. This bit is valid only when both of the following conditions are true: • A complete transfer occurred and no other transfers have been initiated. • The I²C interface is configured as a slave and has an address match. By checking this bit, the processor can select slave transmit/receive mode according to the command of the master.

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Table 10-7. I2CSR Field Descriptions (continued)

Bits	Name	Description
6	MIF	Module interrupt. The MIF bit is set when an interrupt is pending, causing a processor interrupt request (provided I2CCR[MIEN] is set). The interrupts for I^2C1 and I^2C2 are combined into one interrupt, which is sourced by the dual I^2C controller. 0 No interrupt is pending. Can be cleared only by software. 1 Interrupt is pending. MIF is set when one of the following events occurs: • One byte of data is transferred (set at the falling edge of the 9th clock). • The value in I2CADR matches with the calling address in slave-receive mode. • Arbitration is lost.
7	RXAK	Received acknowledge. The value of SDA during the reception of acknowledge bit of a bus cycle. If the received acknowledge bit (RXAK) is low, it indicates that an acknowledge signal has been received after the completion of eight bits of data transmission on the bus. If RXAK is high, it means no acknowledge signal has been detected at the 9th clock. 0 Acknowledge received 1 No acknowledge received

10.3.1.5 I²C Data Register (I2CDR)

Offset I^2C1: 0x010 Access: Read/Write
I^2C2: 0x110

	0	7
R W	DATA	
Reset	All zeros	

Figure 10-6. I²C Data Register (I2CDR)

Table 10-8. I2CDR Field Descriptions

Bits	Name	Description
0–7	DATA	Transmission starts when an address and the R/W bit are written to the data register and the I^2C interface performs as the master. A data transfer is initiated when data is written to the I2CDR. The most significant bit is sent first in both cases. In master receive mode, reading the data register allows the read to occur, but also allows the I^2C module to receive the next byte of data on the I2C interface. In slave mode, the same function is available after it is addressed. Note that in both master receive and slave receive modes, the very first read is always a dummy read.

10.3.1.6 Digital Filter Sampling Rate Register (I2CDFSRR)

The digital filter sampling rate register (I2CDFSRR) is shown in the figure below. Refer to application note AN2919, “Determining the I2C Frequency Divider Ratio for SCL,” for additional guidance regarding the proper use of I2CFDR and I2CDFSRR.

Offset I^2C1: 0x014
I^2C2: 0x114

Access: Read/Write

	0	1	2					7
R W	—		DFSR					
Reset	0	0	0	1	0	0	0	0

Figure 10-7. I^2C Digital Filter Sampling Rate Register (I2CDFSRR)

Table 10-9. I2CDFSRR Field Descriptions

Bits	Name	Description
0–1	—	Reserved
2–7	DFSR	Digital filter sampling rate. To assist in filtering out signal noise, the sample rate is programmed. This field is used to prescale the frequency at which the digital filter takes samples from the I^2C bus. The resulting sampling rate is calculated by dividing one half the platform (CCB clock) frequency by the non-zero value of DFSR.

10.4 Functional Description

The I^2C unit always performs as a slave receiver as a default, unless explicitly programmed to be a master or slave transmitter. After the boot sequencer has completed (when powered up in boot sequencer mode), the I^2C interface performs as a slave receiver.

Note that the boot sequencer only functions from the I^2C1 interface; the I^2C2 interface cannot be used for this purpose.

10.4.1 Transaction Protocol

A standard I^2C transfer consists of the following:

- START condition
- Slave target address transmission
- Data transfer
- STOP condition

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Figure 10-8 shows the interaction of these four parts with the calling address, data byte, and new calling address components of the I²C protocol. The details of the protocol are described in the following sections.

Figure 10-8. I²C Interface Transaction Protocol

10.4.1.1 START Condition

When the I²C bus is not engaged (both SDA and SCL lines are at logic high), a master can initiate a transfer by sending a START condition. As shown in Figure 10-8, a START condition is defined as a high-to-low transition of SDA while SCL is high. This condition denotes the beginning of a new data transfer. Each data transfer can contain several bytes and awakens all slaves. The START condition is initiated by a software write that sets I2CCR[MSTA].

10.4.1.2 Slave Address Transmission

The first byte of data is transferred by the master immediately after the START condition is the slave address. This is a seven-bit calling address followed by a R/$\overline{W}$ bit, which indicates the direction of the data being transferred to the slave. Each slave in the system has a unique address. In addition, when the I²C module is operating as a master, it must not transmit an address that is the same as its slave address. An I²C device cannot be master and slave at the same time; if this is attempted, the results are boundedly undefined.

Only the slave with a calling address that matches the one transmitted by the master responds by returning an acknowledge bit (pulling the SDA signal low at the 9th clock) as shown in Figure 10-8. If no slave acknowledges the address, the master should generate a STOP condition or a repeated START condition.

When slave addressing is successful (and SCL returns to zero), the data transfer can proceed on a byte-to-byte basis in the direction specified by the R/$\overline{W}$ bit sent by the calling master.

The I²C module responds to a general call (broadcast) command when I2CCR[BCST] is set. A broadcast address is always zero; however the I²C module does not check the R/$\overline{W}$ bit. The second byte of the broadcast message is the master address. Because the second byte is automatically acknowledged by hardware, the receiver device software must verify that the broadcast message is intended for itself by reading the second byte of the message. If the master address is for another receiver device and the third byte is a write command, software can ignore the third byte during the broadcast. If the master address is for another receiver device and the third byte is a read command, software must write 0xFF to I2CDR with I2CCR[TXAK] = 1, so that it does not interfere with the data written from the addressed device.

Each data byte is 8 bits long. Data bits can be changed only while SCL is low and must be held stable while SCL is high, as shown in Figure 10-8. There is one clock pulse on SCL for each data bit, and the most significant bit (msb) is transmitted first. Each byte of data must be followed by an acknowledge bit, which is signaled from the receiving device by pulling the SDA line low at the 9th clock. Therefore, one complete data byte transfer takes 9 clock pulses. Several bytes can be transferred during a data transfer session.

If the slave receiver does not acknowledge the master, the SDA line must be left high by the slave. The master can then generate a stop condition to abort the data transfer or a START condition (repeated START) to begin a new calling.

If the master receiver does not acknowledge the slave transmitter after a byte of transmission, the slave interprets that the end-of-data has been reached. Then the slave releases the SDA line for the master to generate a STOP or a START condition.

10.4.1.3 Repeated START Condition

Figure 10-8 shows a repeated START condition, which is generated without a STOP condition that can terminate the previous transfer. The master uses this method to communicate with another slave or with the same slave in a different mode (transmit/receive mode) without releasing the bus.

10.4.1.4 STOP Condition

The master can terminate the transfer by generating a STOP condition to free the bus. A STOP condition is defined as a low-to-high transition of the SDA signal while SCL is high. For more information, see Figure 10-8. Note that a master can generate a STOP even if the slave has transmitted an acknowledge bit, at which point the slave must release the bus. The STOP condition is initiated by a software write that clears I2CCR[MSTA].

As described in Section 10.4.1.3, “Repeated START Condition,” the master can generate a START condition followed by a calling address without generating a STOP condition for the previous transfer. This is called a repeated START condition.

10.4.1.5 Protocol Implementation Details

The following sections provide details about how aspects of the protocol are implemented in this I²C module.

10.4.1.5.1 Transaction Monitoring—Implementation Details

The different conditions of the I²C data transfers are monitored as follows:

- START conditions are detected when an SDA fall occurs while SCL is high.
- STOP conditions are detected when an SDA rise occurs while SCL is high.
- Data transfers in progress are canceled when a STOP condition is detected or if there is a slave address mismatch. Cancellation of data transactions resets the clock module.
- The bus is detected to be busy upon the detection of a START condition, and idle upon the detection of a STOP condition.

10.4.1.5.2 Control Transfer—Implementation Details

The I²C module contains logic that controls the output to the serial data (SDA) and serial clock (SCL) lines of the I²C. The SCL output is pulled low as determined by the internal clock generated in the clock module. The SDA output can only change at the midpoint of a low cycle of the SCL, unless it is performing a START, STOP, or restart condition. Otherwise, the SDA output is held constant.

The SDA signal is pulled low when one or more of the following conditions are true in either master or slave mode:

- Master mode
  - Data bit (transmit)
  - Ack bit (receive)
  - START condition
  - STOP condition
  - Restart condition
- Slave mode
  - Acknowledging address match
  - Data bit (transmit)
  - Ack bit (receive)

The SCL signal corresponds to the internal SCL signal when one or more of the following conditions are true in either master or slave mode:

- Master mode
  - Bus owner
  - Lost arbitration
  - START condition
  - STOP condition
  - Restart condition begin
  - Restart condition end
- Slave mode
  - Address cycle
  - Transmit cycle

— Ack cycle

10.4.1.6 Address Compare—Implementation Details

Address compare block determines if a slave has been properly addressed, either by its slave address or by the general broadcast address (which addresses all slaves). The three performed address comparisons are described as follows:

- Whether a broadcast message has been received, to update the I2CSR
- Whether the module has been addressed as a slave, to update the I2CSR and to generate an interrupt
- If the address transmitted by the current master matches the general broadcast address

10.4.2 Arbitration Procedure

The I^2C interface is a true multiple-master bus that allows more than one master device to be connected on it. If two or more masters simultaneously try to control the bus, each master's clock synchronization procedure (including the I^2C module) determines the bus clock—the low period is equal to the longest clock low period and the high is equal to the shortest one among the masters. A bus master loses arbitration if it transmits a logic 1 on SDA while another master transmits a logic 0. The losing masters immediately switch to slave-receive mode and stop driving the SDA line. In this case, the transition from master to slave mode does not generate a STOP condition. Meanwhile, the I^2C unit sets the I2CSR[MAL] status bit to indicate the loss of arbitration and, as a slave, services the transaction if it is directed to itself.

If the I^2C module is enabled in the middle of an ongoing byte transfer, the interface behaves as follows:

- Slave mode—The I^2C module ignores the current transfer on the bus and starts operating whenever a subsequent START condition is detected.
- Master mode—The I^2C module cannot tell whether the bus is busy; therefore, if a START condition is initiated, the current bus cycle can be corrupted. This ultimately results in the current bus master of the I^2C interface losing arbitration, after which bus operations return to normal.

10.4.2.1 Arbitration Control

The arbitration control block controls the arbitration procedure of the master mode. A loss of arbitration occurs whenever the master detects a 0 on the external SDA line while attempting to drive a 1, tries to generate a START or restart at an inappropriate time, or detects an unexpected STOP request on the line.

In master mode, arbitration by the master is lost (and I2CSR[MAL] is set) under the following conditions:

- SDA samples low when the master drives high during an address or data-transmit cycle (transmit).
- SDA samples low when the master drives high during a data-receive cycle of the acknowledge (Ack) bit (receive).
- A START condition is attempted when the bus is busy.
- A repeated START condition is requested in slave mode.
- A start condition is attempted when the requesting device is not the bus owner
- Unexpected STOP condition detected

Note that the I^2C module does not automatically retry a failed transfer attempt.

10.4.3 Handshaking

The clock synchronization mechanism can be used as a handshake in data transfer. Slave devices can hold SCL low after completion of a 1-byte transfer (9 bits). In such cases, it halts the bus clock and forces the master clock into wait states until the slave releases the SCL line.

10.4.4 Clock Control

The clock control block handles requests from the clock signal for transferring and controlling data for multiple tasks.

A 9-cycle data transfer clock is requested for the following conditions:

- Master mode
  - Transmit slave address after START condition
  - Transmit slave address after restart condition
  - Transmit data
  - Receive data
- Slave mode
  - Transmit data
  - Receive data
  - Receive slave address after START or restart condition

10.4.4.1 Clock Synchronization

Due to the wire AND logic on the SCL line, a high-to-low transition on the SCL line affects all devices connected on the bus. The devices begin counting their low period when the master drives the SCL line low. After a device has driven SCL low, it holds the SCL line low until the clock high state is reached. However, the change of low-to-high in a device clock may not change the state of the SCL line if another device is still within its low period. Therefore, the synchronized clock signal, SCL, is held low by the device with the longest low period. Devices with shorter low periods enter a high wait state during this time. When all devices concerned have counted off their low period, the synchronized SCL line is released and pulled high. Then there is no difference between the devices' clocks and the state of the SCL line, and all the devices begin counting their high periods. The first device to complete its high period pulls the SCL line low again.

10.4.4.2 Input Synchronization and Digital Filter

The following sections describes the synchronizing of the input signals and the filtering of the SCL and SDA lines in detail.

10.4.4.2.1 Input Signal Synchronization

The input synchronization block synchronizes the input SCL and SDA signals to the system clock and detects transitions of these signals.

10.4.4.2.2 Filtering of SCL and SDA Lines

The SCL and SDA inputs are filtered to eliminate noise. Three consecutive samples of the SCL and SDA lines are compared to a pre-determined sampling rate. If they are all high, the output of the filter is high. If they are all low, the output is low. If they are any combination of highs and lows, the output is whatever the value of the line was in the previous clock cycle.

The sampling rate is equal to a binary value stored in the frequency register I2CDFSRR. The duration of the sampling cycle is controlled by a down counter. This allows a software write to the frequency register to control the filtered sampling rate.

10.4.4.3 Clock Stretching

Slaves can use the clock synchronization mechanism to slow down the transfer bit rate. After the master has driven the SCL line low, the slave can drive SCL low for the required period and then release it. If the slave SCL low period is greater than the master SCL low period, then the resulting SCL bus signal low period is stretched.

10.4.5 Boot Sequencer Mode

If boot sequencer mode is selected on POR (by the settings on the cfg_boot_seq[0:1] reset configuration signals, as described in Section 4.4.3.8, “Boot Sequencer Configuration”), the I²C1 module communicates with one or more EEPROMs through the I²C interface on IIC1_SCL and IIC1_SDA. The boot sequencer accesses the I²C1 serial ROM device at a serial bit clock frequency equal to the platform (CCB) clock frequency divided by 2560. The EEPROM(s) can be programmed to initialize one or more configuration registers of this integrated device.

If the boot sequencer is enabled for normal I²C addressing mode, the I²C interface initiates the following sequence during reset:

1. Generate RESET sequence (START then 9 SCL cycles) to the EEPROM twice. This clears any transactions that may have been in progress prior to the reset.
2. Generate START
3. Transmit 0xA0 which is the 7-bit calling address (0b101_0000) with a write command appended (0 as the least significant bit).
4. Transmit 0x00 which is the 8-bit starting address
5. Generate a repeated START
6. Transmit 0xA1 which is the 7-bit calling address (0b101_0000) with a read command appended (1 as the least significant bit).
7. Receive 256 bytes of data from the EEPROM (unless the CONT bit is cleared in the data structure).
8. Generate a repeated START
9. Transmit 0xA2 which is the 7-bit calling address of the second target (0b101_0001) with a write command appended (0 as the least significant bit).
10. Transmit 0x00 which is the 8-bit starting address for the second target.
11. Generate a repeated START

12. Transmit 0xA3 which is the 7-bit calling address (0b101_0001) with a read command appended (1 as the least significant bit).
13. Receive another 256 bytes of data from the second EEPROM (unless the CONT bit is cleared in the data structure).

The sequence repeats with successive targets until the CONT bit in the data structure is cleared and the CRC check is executed. If the last register is not detected (that is, the CONT bit is never cleared) before wrapping back to the first address, an error condition is detected, causing the device to hang and the $\overline{\text{HRESET_REQ}}$ signal to assert externally. The I^2C module continues to read from the EEPROM(s) as long as the continue (CONT) bit is set in the EEPROM(s). The CONT bit resides in the address/attributes field that is transferred from the EEPROM, as described in Section 10.4.5.1, "EEPROM Calling Address." There should be no other I^2C traffic when the boot sequencer is active.

The boot sequencer mode also supports an extension of the standard I^2C interface that uses more address bits to allow for EEPROM devices that have more than 256 bytes, and this extended addressing mode is selectable during POR with a different encoding on the cfg_boot_seq[0:1] reset configuration signals. In this mode, only one EEPROM device may be used, and the maximum number of registers is limited by the size of the EEPROM. If the boot sequencer is enabled for extended I^2C addressing mode, the I^2C interface initiates the following sequence during reset:

1. Generate RESET sequence (START then 9 SCL cycles) to the EEPROM twice. This clears any transactions that may have been in progress prior to the reset.
2. Generate START
3. Transmit 0xA0 which is the 7-bit calling address (0b101_0000) with a write command appended (0 as the least significant bit).
4. Transmit 0x00 which is the high-order starting address
5. Transmit 0x00 which is the low-order starting address
6. Generate a repeated START
7. Transmit 0xA1 which is the 7-bit calling address (0b101_0000) with a read command appended (1 as the least significant bit).
8. Receive data continuously from the EEPROM until the CONT bit is cleared and the CRC check is executed. See Section 10.4.5.2, "EEPROM Data Format," for more information.

Note that as described in Section 4.4.3.8, "Boot Sequencer Configuration," the default value for the cfg_boot_seq[0:1] reset configuration pins is 0b11, which corresponds to the I^2C boot sequencer being disabled at power-up.

10.4.5.1 EEPROM Calling Address

The device uses 0b101_0000 for the EEPROM calling address. The first EEPROM to be addressed must be programmed to respond to this address, or an error is generated. If more EEPROMs are used, they are addressed in sequential order.

10.4.5.2 EEPROM Data Format

The I²C module expects that a particular data format be used for data in the EEPROM. A preamble should be the first 3 bytes programmed into the EEPROM. It should have a value of 0xAA_55AA. The I²C module checks to ensure that this preamble is correctly detected before proceeding further. Following the preamble, there should be a series of configuration registers (known as register preloads) programmed into the EEPROM. Each configuration register should be programmed according to a particular format, as shown in Figure 10-9. The first 3 bytes hold the attributes and address offset, as follows. The attributes contained are alternate configuration space (ACS), byte enables, and continue (CONT). The boot sequencer expects the address offset to be a 32-bit (word) offset, that is, the 2 low-order bits are not included in the boot sequencer command. For example, to access LAWBAR0 (byte offset of 0x00C08), the boot sequencer ADDR[0:17] should be set to 0x00302.

After the first 3 bytes, 4 bytes of data should hold the desired value of the configuration register, regardless of the size of the transaction. Byte enables should be asserted for any byte that is written to the configuration register, and they should be asserted contiguously, creating a 1-, 2-, or 4-byte write to a register. The boot sequencer assumes that a big-endian address is stored in the EEPROM. In addition, byte enable bit 0 (bit 1 of the byte) corresponds to the most-significant byte of data (data[0:7]), and byte enable bit 3 (bit 4 of the byte) corresponds to the LSB of data (data[24:31]).

By setting ACS, an alternate configuration space address is prepended to the write request from the boot sequencer. Otherwise, CCSRBAR is prepended to the EEPROM address.

If CONT is cleared, the first 3 bytes, including ACS, the byte enables, and the address, must also be cleared. Also, the data contains the final cyclic redundancy check (CRC). A CRC-32 algorithm is used to check the integrity of the data. The polynomial used is:

$$1 + x^1 + x^2 + x^4 + x^5 + x^7 + x^8 + x^{10} + x^{11} + x^{12} + x^{16} + x^{22} + x^{23} + x^{26} + x^{32}$$

CRC values are calculated using the above polynomial with a start value of 0xFFFF_FFFF and an XOR with 0x0000_0000. The CRC should cover all bytes stored in the EEPROM prior to the CRC. This includes the preamble, all register preloads, and the first 3 bytes of the last 7-byte preload (which should be all zeros). If a preamble or CRC fail is detected, the device hangs and the external $\overline{\text{HRESET_REQ}}$ signal asserts. If there is a preamble fail, the boot sequencer may continue to pull I²C pins low until a hard reset occurs.

0	1 – 4	5	6 – 7
ACS	BYTE_EN	CONT	ADDR[0–1]
ADDR[2–9]			
ADDR[10–17]			
DATA[0–7]			
DATA[8–15]			
DATA[16–23]			
DATA[24–31]			

Figure 10-9. EEPROM Data Format for One Register Preload Command

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Figure 10-10 shows an example of the EEPROM contents, including the preamble, data format, and CRC.

0	1	2	3	4	5	6	7	
1	0	1	0	1	0	1	0	Preamble
0	1	0	1	0	1	0	1	
1	0	1	0	1	0	1	0	
ACS	BYTE_EN				1	ADDR[0–1]		First Configuration Preload Command
ADDR[2–9]								
ADDR[10–17]								
DATA[0–7]								
DATA[8–15]								
DATA[16–23]								
DATA[24–31]								
ACS	BYTE_EN				1	ADDR[0–1]		Second Configuration Preload Command
ADDR[2–9]								
ADDR[10–17]								
DATA[0–7]								
DATA[8–15]								
DATA[16–23]								
DATA[24–31]								
. . .								
ACS	BYTE_EN				1	ADDR[0–1]		Last Configuration Preload Command
ADDR[2–9]								
ADDR[10–17]								
DATA[0–7]								
DATA[8–15]								
DATA[16–23]								
DATA[24–31]								
0	0	0	0	0	0	0	0	End Command
0	0	0	0	0	0	0	0	
0	0	0	0	0	0	0	0	

Figure 10-10. EEPROM Contents

0	1	2	3	4	5	6	7	
CRC[0–7]								Cyclic Redundancy Check
CRC[8–15]								
CRC[16–23]								
CRC[24–31]								

Figure 10-10. EEPROM Contents (continued)

10.5 Initialization/Application Information

This section describes some programming guidelines recommended for the I^{2}C interface. See Figure 10-11 for a recommended flowchart for I^{2}C interrupt service routines.

The I^{2}C registers in this chapter are shown in big-endian format. If the system is in little-endian mode, software must swap the bytes appropriately. This appropriate byte swapping is needed as I^{2}C registers are byte registers. Also, an **msync** assembly instruction must be executed after each I^{2}C register read/write access to guarantee in-order execution.

The I^{2}C controller does not guarantee its recovery from all illegal I^{2}C bus activity. In addition, a malfunctioning device may hold the bus captive. A good programming practice is for software to rely on a watchdog timer to help recover from I^{2}C bus hangs. The recovery routine should also handle the case when the status bits returned after an interrupt are not consistent with what was expected due to illegal I^{2}C bus protocol behavior.

10.5.1 Initialization Sequence

A hard reset initializes all the I^{2}C registers to their default states. The following initialization sequence initializes the I^{2}C unit:

1. All I^{2}C registers must be located in a cache-inhibited page.
2. Update I2CFDR[FDR] and select the required division ratio to obtain the SCL frequency from the CCB (platform) clock. Note that the platform frequency must first be divided by two; see Section 10.3.1.2, “I2C Frequency Divider Register (I2CFDR),” for more details.
3. Update I2CADR to define the slave address for this device.
4. Modify I2CCR to select master/slave mode, transmit/receive mode, and interrupt-enable or disable.
5. Set the I2CCR[MEN] to enable the I^{2}C interface.

10.5.2 Generation of START

After initialization, the following sequence can be used to generate START:

1. If the device is connected to a multimaster I^{2}C system, test the state of I2CSR[MBB] to check whether the serial bus is free (I2CSR[MBB] = 0) before switching to master mode.
2. Select master mode (set I2CCR[MSTA]) to transmit serial data and select transmit mode (set I2CCR[MTX]) for the address cycle.

3. Write the slave address being called into I2CDR. The data written to I2CDR[0–6] comprises the slave calling address. I2CCR[MTX] indicates the direction of transfer (transmit/receive) required from the slave.

The scenario above assumes that the I²C interrupt bit (I2CSR[MIF]) is cleared. If MIF is set at any time, an I²C interrupt is generated (provided interrupt reporting is enabled with I2CCR[MIEN] =1) so that the I²C interrupt handler can handle the interrupt. Note that the interrupts for I²C1 and I²C2 are combined into one interrupt, which is sourced by the dual I²C controller.

10.5.3 Post-Transfer Software Response

Transmission or reception of a byte automatically sets the data transferring bit (I2CSR[MCF]), which indicates that one byte has been transferred. The I²C interrupt bit (I2CSR[MIF]) is also set and an interrupt is generated to the processor if the interrupt function is enabled during the initialization sequence (I2CCR[MIEN] is set). In the interrupt handler, software must take the following steps:

1. Clear I2CSR[MIF].
2. Read the contents of the I²C data register (I2CDR) in receive mode or write to I2CDR in transmit mode. Note that this causes I2CSR[MCF] to be cleared. See Section 10.5.8, “Interrupt Service Routine Flowchart.”

When an interrupt occurs at the end of the address cycle, the master remains in transmit mode. If master receive mode is required, I2CCR[MTX] must be toggled at this stage. See Section 10.5.8, “Interrupt Service Routine Flowchart.”

If the interrupt function is disabled, software can service the I2CDR in the main program by monitoring I2CSR[MIF]. In this case, I2CSR[MIF] must be polled rather than I2CSR[MCF] because MCF behaves differently when arbitration is lost. Note that interrupt or other bus conditions may be detected before the I²C signals have time to settle. Thus, when polling I2CSR[MIF] (or any other I2CSR bits), software delays may be needed in order to give the I²C signals sufficient time to settle.

During slave-mode address cycles (I2CSR[MAAS] is set), I2CSR[SRW] should be read to determine the direction of the subsequent transfer and I2CCR[MTX] should be programmed accordingly. For slave-mode data cycles (MAAS is cleared), I2CSR[SRW] is not valid and I2CCR[MTX] must be read to determine the direction of the current transfer. See Section 10.5.8, “Interrupt Service Routine Flowchart,” for more details.

10.5.4 Generation of STOP

A data transfer ends with a STOP condition generated by the master device. A master transmitter can generate a STOP condition after all the data has been transmitted.

If a master receiver wants to terminate a data transfer, it must inform the slave transmitter by not acknowledging the last byte of data (by setting the transmit acknowledge bit (I2CCR[TXAK])) before reading the next-to-last byte of data. At this time, the next-to-last byte of data has already been transferred on the I²C interface, so the last byte does not receive the data acknowledge (because I2CCR[TXAK] is set). Before the interrupt service routine reads the last byte of data, a STOP condition must first be generated.

I2CCR[TXAK] must be set before allowing the I^{2}C module to receive the last data byte on the I^{2}C bus. Eventually, I2CCR[TXAK] must be cleared again for subsequent I^{2}C transactions. This can be accomplished when setting up the I2CCR for the next transfer.

10.5.5 Generation of Repeated START

At the end of a data transfer, if the master still wants to communicate on the bus, it can generate another START condition followed by another slave address without first generating a STOP condition. This is accomplished by setting I2CCR[RSTA].

10.5.6 Generation of SCL When SDA Low

It is sometimes necessary to force the I^{2}C module to become the I^{2}C bus master out of reset and drive SCL (even though SDA may already be driven, which indicates that the bus is busy). This can occur when a system reset does not cause all I^{2}C devices to be reset. Thus, SDA can be driven low by another I^{2}C device while this I^{2}C module is coming out of reset and stays low indefinitely. The following procedure can be used to force this I^{2}C module to generate SCL so that the device driving SDA can finish its transaction:

1. Disable the I^{2}C module and set the master bit by setting I2CCR to 0x20
2. Enable the I^{2}C module by setting I2CCR to 0xA0
3. Read the I2CDR
4. Return the I^{2}C module to slave mode by setting I2CCR to 0x80

10.5.7 Slave Mode Interrupt Service Routine

In the slave interrupt service routine, the module addressed as a slave should be tested to check if a calling of its own address has been received. If I2CSR[MAAS] is set, software should set the transmit/receive mode select bit (I2CCR[MTX]) according to the R/$\overline{W}$ command bit (I2CSR[SRW]). Writing to I2CCR clears MAAS automatically. MAAS is read as set only in the interrupt handler at the end of that address cycle where an address match occurred; interrupts resulting from subsequent data transfers clear MAAS. A data transfer can then be initiated by writing to I2CDR for slave transmits or dummy reading from I2CDR in slave-receive mode. The slave drives SCL low between byte transfers. SCL is released when the I2CDR is accessed in the required mode.

10.5.7.1 Slave Transmitter and Received Acknowledge

In the slave transmitter routine, the received acknowledge bit (I2CSR[RXAK]) must be tested before sending the next byte of data. The master signals an end-of-data by not acknowledging the data transfer from the slave. When no acknowledge is received (I2CSR[RXAK] is set), the slave transmitter interrupt routine must clear I2CCR[MTX] to switch the slave from transmitter to receiver mode. A dummy read of I2CDR then releases SCL so that the master can generate a STOP condition. See Section 10.5.8, “Interrupt Service Routine Flowchart.”

10.5.7.2 Loss of Arbitration and Forcing of Slave Mode

When a master loses arbitration the following conditions all occur:

- I2CSR[MAL] is set
- I2CCR[MSTA] is cleared (changing the master to slave mode)
- An interrupt occurs (if enabled) at the falling edge of the 9th clock of this transfer

Thus, the slave interrupt service routine should first test I2CSR[MAL] and software should clear it if it is set. See Section 10.4.2.1, “Arbitration Control,” for more information.

10.5.8 Interrupt Service Routine Flowchart

Figure 10-11 shows an example algorithm for an I²C interrupt service routine. Deviation from the flowchart may result in unpredictable I²C bus behavior. However, in the slave receive mode the interrupt service routine may need to set I2CCR[TXAK] when the next-to-last byte is to be accepted. It is recommended that an **msync** instruction follow each I²C register read or write to guarantee in-order instruction execution.

Figure 10-11. Example I²C Interrupt Service Routine Flowchart

Chapter 11
DUART

This chapter describes the dual universal asynchronous receiver/transmitters (DUART). It describes the functional operation, the initialization sequence, and the programming details for the DUART registers and features.

11.1 Overview

The DUART consists of two universal asynchronous receiver/transmitters (UARTs). The UARTs act independently; all references to UART refer to one of these receiver/transmitters. Each UART is clocked by the platform (CCB) clock. The DUART programming model is compatible with the PC16552D.

The UART interface is point to point, meaning that only two UART devices are attached to the connecting signals. As shown in Figure 11-1, each UART module consists of the following:

- Receive and transmit buffers
- Clear to send ($\overline{CTS}$) input port and request to send ($\overline{RTS}$) output port for data flow control
- 16-bit counter for baud rate generation
- Interrupt control logic

Figure 11-1. UART Block Diagram

11.1.1 Features

The DUART includes these distinctive features:

- Full-duplex operation
- Programming model compatible with original PC16450 UART and PC16550D (improved version of PC16450 that also operates in FIFO mode)
- PC16450 register reset values
- FIFO mode for both transmitter and receiver, providing 16-byte FIFOs
- Serial data encapsulation and decapsulation with standard asynchronous communication bits (START, STOP, and parity)
- Maskable transmit, receive, line status, and modem status interrupts
- Software-programmable baud generators that divide the platform clock by 1 to ($2^{16} – 1$) and generate a 16× clock for the transmitter and receiver engines
- Clear to send ($\overline{CTS}$) and ready to send ($\overline{RTS}$) modem control functions
- Software-selectable serial interface data format (data length, parity, 1/1.5/2 STOP bit, baud rate)
- Line and modem status registers
- Line-break detection and generation
- Internal diagnostic support, local loopback, and break functions
- Prioritized interrupt reporting

- Overrun, parity, and framing error detection

11.1.2 Modes of Operation

The communication channel provides a full-duplex asynchronous receiver and transmitter using an operating frequency derived from the platform clock.

The transmitter accepts parallel data from a write to the transmitter holding register (UTHR). In FIFO mode, the data is placed directly into an internal transmitter shift register of the transmitter FIFO. The transmitter converts the data to a serial bit stream inserting the appropriate start, stop, and optional parity bits. Finally, it outputs a composite serial data stream on the channel transmitter serial data output signal (SOUT). The transmitter status may be polled or interrupt driven.

The receiver accepts serial data bits on the channel receiver serial data input signal (SIN), converts it to parallel format, checks for a start bit, parity (if any), stop bits, and transfers the assembled character (with start, stop, parity bits removed) from the receiver buffer (or FIFO) in response to a read of the UART's receiver buffer register (URBR). The receiver status may be polled or interrupt driven.

11.2 External Signal Descriptions

The DUART signals are described in Table 11-1. Note that although the actual device signal names are prepended with the UART_ prefix as shown in the table, the functional (abbreviated) signal names are often used throughout this chapter.

Table 11-1. DUART Signals—Detailed Signal Descriptions

Signal	I/O	Description	
UART_SIN[0:1]	I	Serial data in. Data is received on the receivers of UART0 and UART1 through the respective serial data input signal, with the least-significant bit received first.	
		State Meaning	Asserted/Negated—Represents the data being received on the UART interface.
		Timing	Assertion/Negation—An internal logic sample signal, *rxcnt*, uses the frequency of the baud-rate generator to sample the data on SIN.
UART_SOUT[0:1]	O	Serial data out. The serial data output signals for the UART0 and UART1 are set ('mark' condition) when the transmitter is disabled, idle, or operating in the local loopback mode. Data is shifted out on these signals, with the least significant bit transmitted first.	
		State Meaning	Asserted/Negated—Represents the data being transmitted on the respective UART interface.
		Timing	Assertion/Negation— An internal logic sample signal, *rxcnt*, uses the frequency of the baud-rate generator to update and drive the data on SOUT.
$\overline{\text{UART_CTS}}$[0:1]	I	Clear to send. These active-low inputs are the clear-to-send inputs. They are connected to the respective $\overline{\text{RTS}}$ outputs of the other UART devices on the bus. They can be programmed to generate an interrupt on change-of-state of the signal.	
		State Meaning	Asserted/Negated—Represent the clear to send condition for their respective UART.
		Timing	Assertion/Negation—Sampled at the rising edge of every platform clock.

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Table 11-1. DUART Signals—Detailed Signal Descriptions (continued)

Signal	I/O	Description	
$\overline{\text{UART_RTS}}$[0:1]	O	Request to send. $\overline{\text{UART_RTS}}$x are active-low output signals that can be programmed to be automatically negated and asserted by either the receiver or transmitter. When connected to the clear-to-send ($\overline{\text{CTS}}$) input of a transmitter, this signal can be used to control serial data flow.	
		State Meaning	Asserted/Negated—Represents the data being transmitted on the respective UART interface.
		Timing	Assertion/Negation—Updated and driven at the rising edge of every platform clock.

11.3 Memory Map/Register Definition

Table 11-2 lists the DUART registers and their offsets. It lists the address, name, and a cross-reference to the complete description of each register. Note that the full register address is comprised of CCSRBAR together with the block base address and offset listed in Table 11-2.

There are two complete sets of DUART registers (one for each UART). The two UARTs on the device are identical, except that the registers for each UART are located at different offsets. Throughout this chapter, the registers are described by a singular acronym: for example, LCR represents the line control register for either UART0 or UART1.

The registers in each UART interface are used for configuration, control, and status. The divisor latch access bit, ULCR[DLAB], is used to access the divisor latch least- and most-significant bit registers and the alternate function register. Refer to Section 11.3.1.8, “Line Control Registers (ULCRn),” for more information on ULCR[DLAB].

All the DUART registers are one-byte wide. Reads and writes to these registers must be byte-wide operations. Table 11-2 provides a register summary with references to the section and page that contains detailed information about each register. Undefined byte address spaces within offset 0x000–0xFFF are reserved.

In this table and in the register figures and field descriptions, the following access definitions apply:

- Reserved fields are always ignored for the purposes of determining access type.
- R/W, R, and W (read/write, read only, and write only) indicate that all the non-reserved fields in a register have the same access type.
- w1c indicates that all of the non-reserved fields in a register are cleared by writing ones to them.
- Mixed indicates a combination of access types.
- Special is used when no other category applies. In this case the register figure and field description table should be read carefully.

Table 11-2. DUART Register Summary

DUART—Block Base Address 0x0_4000				
Offset	**Register**	**Access**	**Reset**	**Section/Page**
UART0 Registers				
0x500	URBR—ULCR[DLAB] = 0 UART0 receiver buffer register	R	0x00	11.3.1.1/11-5

Table 11-2. DUART Register Summary (continued)

DUART—Block Base Address 0x0_4000				
Offset	**Register**	**Access**	**Reset**	**Section/Page**
0x500	UTHR—ULCR[DLAB] = 0 UART0 transmitter holding register	W	0x00	11.3.1.2/11-6
0x500	UDLB—ULCR[DLAB] = 1 UART0 divisor least significant byte register	R/W	0x00	11.3.1.3/11-6
0x501	UIER—ULCR[DLAB] = 0 UART0 interrupt enable register	R/W	0x00	11.3.1.4/11-8
0x501	UDMB—ULCR[DLAB] = 1 UART0 divisor most significant byte register	R/W	0x00	11.3.1.3/11-6
0x502	UIIR—ULCR[DLAB] = 0 UART0 interrupt ID register	R	0x01	11.3.1.5/11-9
0x502	UFCR—ULCR[DLAB] = 0 UART0 FIFO control register	W	0x00	11.3.1.6/11-10
0x502	UAFR—ULCR[DLAB] = 1 UART0 alternate function register	R/W	0x00	11.3.1.7/11-11
0x503	ULCR—ULCR[DLAB] = x UART0 line control register	R/W	0x00	11.3.1.8/11-12
0x504	UMCR—ULCR[DLAB] = x UART0 modem control register	R/W	0x00	11.3.1.9/11-14
0x505	ULSR—ULCR[DLAB] = x UART0 line status register	R	0x60	11.3.1.10/11-14
0x506	UMSR—ULCR[DLAB] = x UART0 modem status register	R	0x00	11.3.1.11/11-15
0x507	USCR—ULCR[DLAB] = x UART0 scratch register	R/W	0x00	11.3.1.12/11-16
0x510	UDSR—ULCR[DLAB] = x UART0 DMA status register	R	0x01	11.3.1.13/11-16
UART1 Registers				
0x600–0x610	UART1 Registers[1]			

[1] UART1 has the same memory-mapped registers that are described for UART0 from 0x500 to 0x510, except the offsets range from 0x600 to 0x610.

11.3.1 Register Descriptions

The following sections describe the UART*n* registers.

11.3.1.1 Receiver Buffer Registers (URBR*n*) (ULCR[DLAB] = 0)

These registers contain the data received from the transmitter on the UART buses. In FIFO mode, when read, they return the first byte received. For FIFO status information, refer to the UDSR[RXRDY] description.

Except for the case when there is an overrun, URBR returns the data in the order it was received from the transmitter. Refer to the ULSR[OE] description, Section 11.3.1.10, “Line Status Registers (ULSRn).” Note that these registers have same offset as the UTHRs.

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Offset UART0: 0x500, UART1: 0x600 Access: Read only

	0	7
R	DATA	
W		

Reset All zeros

Figure 11-2. Receiver Buffer Registers (URBR*n*)

Table 11-3. URBR Field Descriptions

Bits	Name	Description
0–7	DATA	Data received from the transmitter on the UART bus (read only)

11.3.1.2 Transmitter Holding Registers (UTHR*n*) (ULCR[DLAB] = 0)

A write to these 8-bit registers causes the UART devices to transfer 5–8 data bits on the UART bus in the format set up in the ULCR (line control register). In FIFO mode, data written to UTHR is placed into the FIFO. The data written to UTHR is the data sent onto the UART bus, and the first byte written to UTHR is the first byte onto the bus. UDSR[$\overline{\text{TXRDY}}$] indicates when the FIFO is full. Refer to Table 11-20 and Table 11-21 for more details.

Offset UART0: 0x500, UART1: 0x600 Access: Write only

	0	7
R		
W	DATA	

Reset All zeros

Figure 11-3. Transmitter Holding Registers (UTHR*n*)

Table 11-4. UTHR Field Descriptions

Bits	Name	Description
0–7	DATA	Data that is written to UTHR (write only)

11.3.1.3 Divisor Most and Least Significant Byte Registers (UDMB and UDLB) (ULCR[DLAB] = 1)

The divisor least significant byte register (UDLB) is concatenated with the divisor most significant byte register (UDMB) to create the divisor used to divide the input clock into the DUART. The output frequency of the baud generator is 16 times the baud rate; therefore the desired baud rate = platform clock frequency ÷ (16 × [UDMB||UDLB]). Equivalently, [UDMB||UDLB:0b0000] = platform clock frequency ÷ desired baud rate. Baud rates that can be generated by specific input clock frequencies are shown in Table 11-7.

Offset UART0: 0x501, UART1: 0x601 Access: Read/Write

	0	7
R W	UDMB	

Reset All zeros

Figure 11-4. Divisor Most Significant Byte Registers (UDMB0, UDMB1)

Table 11-5. UDMB Field Descriptions

Bits	Name	Description
0–7	UDMB	Divisor most significant byte

Offset UART0: 0x500, UART1: 0x600 Access: Read/Write

	0	7
R W	UDLB	

Reset All zeros

Figure 11-5. Divisor Least Significant Byte Registers (UDLB*n*)

Table 11-6. UDLB Field Descriptions

Bits	Name	Description
0–7	UDLB	Divisor least significant byte. This is concatenated with UDMB.

Table 11-7 shows examples of baud rate generation based on common input clock frequencies. Many other target baud rates are also possible. Note that because only integer values can be used as divisors, the actual baud rate differs slightly from the desired (target) baud rate; for this reason, both target and actual baud rates are given, along with the percentage of error.

Table 11-7. Baud Rate Examples

Target Baud Rate (Decimal)	Divisor		Platform Clock (CCB) Frequency (MHz)	Actual Baud Rate (Decimal)	Percent Error (Decimal)
	Decimal	Hex			
9,600	1736	6C8	266	9600.61444	0.0064
19,200	868	364	266	19,201.22888	0.0064
38,400	434	1B2	266	38,402.45776	0.0064
57,600	289	121	266	57,670.12673	0.1217
115,200	145	91	266	114,942.52844	0.2235
230,400	72	48	266	231,481.48090	0.4694
9,600	2170	87A	333	9600.61444	0.0064

Table 11-7. Baud Rate Examples (continued)

Target Baud Rate (Decimal)	Divisor		Platform Clock (CCB) Frequency (MHz)	Actual Baud Rate (Decimal)	Percent Error (Decimal)
	Decimal	Hex			
19,200	1085	43D	333	19,201.22888	0.0064
38,400	543	21F	333	38,367.09638	0.0858
57,600	362	16A	333	57,550.64457	0.0857
115,200	181	B5	333	115,101.28913	0.0857
230,400	90	5A	333	231,481.48148	0.4694
9,600	3472	D90	533	9600.61444	0.0064
19,200	1736	6C8	533	19,201.22888	0.0064
38,400	868	364	533	38,402.45776	0.0064
57,600	579	243	533	57,570.52389	0.0512
115,200	289	121	533	115,340.25375	0.1217
230,400	145	91	533	229,885.05747	0.2235
9,600	3906	F42	600	9600.6144	0.0064
19,200	1953	7A1	600	19,201.2288	0.0064
38,400	977	3D1	600	38382.8045	0.0448
57,600	651	28B	600	57603.6866	0.0064
115,200	326	146	600	115030.6748	0.1470
230,400	163	A3	600	230061.3497	0.1470

11.3.1.4 Interrupt Enable Register (UIER) (ULCR[DLAB] = 0)

The UIER gives the user the ability to mask specific UART interrupts to the programmable interrupt controller (PIC).

Offset UART0: 0x501, UART1: 0x601 Access: Read/Write

	0–3	4	5	6	7
R/W	—	EMSI	ERLSI	ETHREI	ERDAI

Reset All zeros

Figure 11-6. Interrupt Enable Register (UIER)

Table 11-8. UIER Field Descriptions

Bits	Name	Description
0–3	—	Reserved.
4	EMSI	Enable modem status interrupt. 0 Mask interrupts caused by UMSR[DCTS] being set 1 Enable and assert interrupts when the clear-to-send bit in the UART modem status register (UMSR) changes state
5	ERLSI	Enable receiver line status interrupt. 0 Mask interrupts when ULSR's overrun, parity error, framing error or break interrupt bits are set 1 Enable and assert interrupts when ULSR's overrun, parity error, framing error or break interrupt bits are set
6	ETHREI	Enable transmitter holding register empty interrupt. 0 Mask interrupt when ULSR[THRE] is set 1 Enable and assert interrupts when ULSR[THRE] is set
7	ERDAI	Enable received data available interrupt. 0 Mask interrupt when new receive data is available or receive data time out has occurred 1 Enable and assert interrupts when a new data character is received from the external device and/or a time-out interrupt occurs in the FIFO mode

11.3.1.5 Interrupt ID Registers (UIIR*n*) (ULCR[DLAB] = 0)

The UIIRs indicate when an interrupt is pending from the corresponding UART and what type of interrupt is active. They also indicate if the FIFOs are enabled.

The DUART prioritizes interrupts into four levels and records these in the corresponding UIIR. The four levels of interrupt conditions in order of priority are:

1. Receiver line status
2. Received data ready/character time-out
3. Transmitter holding register empty
4. Modem status

When the UIIR is read, the associated DUART serial channel freezes all interrupts and indicates the highest priority pending interrupt. While this read transaction is occurring, the associated DUART serial channel records new interrupts, but does not change the contents of UIIR until the read access is complete.

Offset UART0: 0x502, UART1: 0x602 Access: Read only

	0	1	2	3	4	5	6	7
R	FE		—		IID3	IID2	IID1	IID0
W								
Reset	0	0	0	0	0	0	0	1

Figure 11-7. Interrupt ID Registers (UIIR)

Table 11-9. UIIR Field Descriptions

Bits	Name	Description
0–1	FE	FIFOs enabled. Reflects the setting of UFCR[FEN]
2–3	—	Reserved
4	IID3	Interrupt ID bits identify the highest priority interrupt that is pending as indicated in Table 11-10. IID3 is set along with IID2 only when a timeout interrupt is pending for FIFO mode.
5–6	IID2–1	Interrupt ID bits identify the highest priority interrupt that is pending as indicated in Table 11-10.
7	IID0	IID0 indicates when an interrupt is pending. 0 The UART has an active interrupt ready to be serviced. 1 No interrupt is pending.

Table 11-10. UIIR IID Bits Summary

IID Bits IID[3–0]	Priority Level	Interrupt Type	Interrupt Description	How To Reset Interrupt
0b0001	—	—	—	—
0b0110	Highest	Receiver line status	Overrun error, parity error, framing error, or break interrupt	Read the line status register.
0b0100	Second	Received data available	Receiver data available or trigger level reached in FIFO mode	Read the receiver buffer register or interrupt is automatically reset if the number of bytes in the receiver FIFO drops below the trigger level.
0b1100	Second	Character time-out	No characters have been removed from or input to the receiver FIFO during the last 4 character times and there is at least one character in the receiver FIFO during this time.	Read the receiver buffer register.
0b0010	Third	UTHR empty	Transmitter holding register is empty	Read the UIIR or write to the UTHR.
0b0000	Fourth	Modem status	$\overline{\text{CTS}}$ input value changed since last read of UMSR	Read the UMSR.

11.3.1.6 FIFO Control Registers (UFCR*n*) (ULCR[DLAB] = 0)

The UFCR, a write-only register, is used to enable and clear the receiver and transmitter FIFOs, set a receiver FIFO trigger level to control the received data available interrupt, and select the type of DMA signaling.

When the UFCR bits are written, the FIFO enable bit must also be set or else the UFCR bits are not programmed. When changing from FIFO mode to 16450 mode (non-FIFO mode) and vice versa, data is automatically cleared from the FIFOs.

After all the bytes in the receiver FIFO are cleared, the receiver internal shift register is not cleared. Similarly, the bytes are cleared in the transmitter FIFO, but the transmitter internal shift register is not cleared. Both TFR and RFR are self-clearing bits.

Offset UART0: 0x502, UART1: 0x602 Access: Write only

	0	1	2	3	4	5	6	7
R			—					
W	RTL				DMS	TFR	RFR	FEN

Reset All zeros

Figure 11-8. FIFO Control Registers (UFCR*n*)

Table 11-11. UFCR Field Descriptions

Bits	Name	Description
0–1	RTL	Receiver trigger level. A received data available interrupt occurs when UIER[ERDAI] is set and the number of bytes in the receiver FIFO equals the designated interrupt trigger level as follows: 00 1 byte 01 4 bytes 10 8 bytes 11 14 bytes
2–3	—	Reserved
4	DMS	DMA mode select. See Section 11.4.5.2, "DMA Mode Select," for more information. 0 UDSR[RXRDY] and UDSR[TXRDY] bits are in mode 0. 1 UDSR[RXRDY] and UDSR[TXRDY] bits are in mode 1 if UFCR[FEN] = 1.
5	TFR	Transmitter FIFO reset 0 No action 1 Clears all bytes in the transmitter FIFO and resets the FIFO counter/pointer to 0
6	RFR	Receiver FIFO reset 0 No action 1 Clears all bytes in the receiver FIFO and resets the FIFO counter/pointer to 0
7	FEN	FIFO enable 0 FIFOs are disabled and cleared 1 Enables the transmitter and receiver FIFOs

11.3.1.7 Alternate Function Registers (UAFR*n*) (ULCR[DLAB] = 1)

The UAFRs give software the ability to gate off the baud clock and write to both UART0/UART1 registers simultaneously with the same write operation.

Offset UART0: 0x502, UART1: 0x602 Access: Read/Write

	0	5	6	7
R W	—		BO	CW

Reset All zeros

Figure 11-9. Alternate Function Register (UAFR)

Table 11-12. UAFR Field Descriptions

Bits	Name	Description
0–5	—	Reserved.
6	BO	Baud clock select. 0 The baud clock is not gated off. 1 The baud clock is gated off.
7	CW	Concurrent write enable. 0 Disables writing to both UART0 and UART1 1 Enables concurrent writes to corresponding UART registers. A write to a register in UART0 is also a write to the corresponding register in UART1 and vice versa. The user needs to ensure that the LCR[DLAB] of both UARTs are in the same state before executing a concurrent write to register addresses 0x*n*00, 0x*n*01 and 0x*n*02, where *n* is the offset of the corresponding UART.

11.3.1.8 Line Control Registers (ULCR*n*)

The ULCRs specify the data format for the UART bus and set the divisor latch access bit ULCR[DLAB], which controls the ability to access the divisor latch least and most significant bit registers and the alternate function register.

After initializing the ULCR, the software should not re-write the ULCR when valid transfers on the UART bus are active. The software should not re-write the ULCR until the last STOP bit has been received and there are no new characters being transferred on the bus.

The stick parity bit, ULCR[SP], assigns a set parity value for the parity bit time slot sent on the UART bus. The set value is defined as mark parity (logic 1) or space parity (logic 0). ULCR[PEN] and ULCR[EPS] help determine the set parity value. See Table 11-14 for more information. ULCR[NSTB], defines the number of STOP bits to be sent at the end of the data transfer. The receiver only checks the first STOP bit, regardless of the number of STOP bits selected. The word length select bits (1 and 0) define the number of data bits that are transmitted or received as a serial character. The word length does not include START, parity, and STOP bits.

Offset UART0: 0x503, UART1 0x603 Access: Read/Write

	0	1	2	3	4	5	6	7
R W	DLAB	SB	SP	EPS	PEN	NSTB	WLS	

Reset All zeros

Figure 11-10. Line Control Register (ULCR)

Table 11-13. ULCR Field Descriptions

Bits	Name	Description
0	DLAB	Divisor latch access bit. 0 Access to all registers except UDLB, UAFR, and UDMB 1 Ability to access divisor latch least and most significant byte registers and alternate function register (UAFR)
1	SB	Set break. 0 Send normal UTHR data onto the serial output (SOUT) signal 1 Force logic 0 to be on the SOUT signal. Data in the UTHR is not affected
2	SP	Stick parity. 0 Stick parity is disabled. 1 If PEN = 1 and EPS = 1, space parity is selected. And if PEN = 1 and EPS = 0, mark parity is selected.
3	EPS	Even parity select. See Table 11-14 for more information. 0 If PEN = 1 and SP = 0, odd parity is selected. 1 If PEN = 1 and SP = 0, even parity is selected.
4	PEN	Parity enable. 0 No parity generation and checking 1 Generate parity bit as a transmitter, and check parity as a receiver
5	NSTB	Number of STOP bits. 0 One STOP bit is generated in the transmitted data. 1 When a 5-bit data length is selected, 1½ STOP bits are generated. When either a 6-, 7-, or 8-bit word length is selected, two STOP bits are generated.
6–7	WLS	Word length select. Number of bits that comprise the character length. The word length select values are as follows: 00 5 bits 01 6 bits 10 7 bits 11 8 bits

Table 11-14. Parity Selection Using ULCR[PEN], ULCR[SP], and ULCR[EPS]

PEN	SP	EPS	Parity Selected
0	0	0	No parity
0	0	1	No parity
0	1	0	No parity
0	1	1	No parity
1	0	0	Odd parity
1	0	1	Even parity
1	1	0	Mark parity
1	1	1	Space parity

11.3.1.9 Modem Control Registers (UMCR*n*)

The UMCRs control the interface with the external peripheral device on the UART bus.

Offset UART0: 0x504, UART1: 0x604 Access: Read/Write

	0–2	3	4–5	6	7
R/W	—	LOOP	—	RTS	—
Reset	All zeros				

Figure 11-11. Modem Control Register (UMCR)

Table 11-15. UMCR Field Descriptions

Bits	Name	Description
0–2	—	Reserved.
3	LOOP	Local loopback mode. 0 Normal operation 1 Functionally, the data written to UTHR can be read from URBR of the same UART, and UMCR[RTS] is tied to UMSR[CTS].
4–5	—	Reserved.
6	RTS	Ready to send. 0 Negates corresponding $\overline{\text{UART_RTS}}$ output 1 Assert corresponding $\overline{\text{UART_RTS}}$ output. Informs external modem or peripheral that the UART is ready for sending/receiving data
7	—	Reserved.

11.3.1.10 Line Status Registers (ULSR*n*)

The ULSRs are read-only registers that monitor the status of the data transfer on the UART buses. To isolate the status bits from the proper character received through the UART bus, software should read the ULSR and then the URBR.

Offset UART0: 0x505, UART1: 0x605 Access: Read only

	0	1	2	3	4	5	6	7
R	RFE	TEMT	THRE	BI	FE	PE	OE	DR
W								
Reset	0	1	1	0	0	0	0	0

Figure 11-12. Line Status Register (ULSR)

Table 11-16. ULSR Field Descriptions

Bits	Name	Description
0	RFE	Receiver FIFO error. 0 This bit is cleared when there are no errors in the receiver FIFO or on a read of the ULSR with no remaining receiver FIFO errors. 1 Set to one when one of the characters in the receiver FIFO encounters an error (framing, parity, or break interrupt)
1	TEMT	Transmitter empty. 0 Either or both the UTHR or the internal transmitter shift register has a data character. In FIFO mode, a data character is in the transmitter FIFO or the internal transmitter shift register. 1 Both the UTHR and the internal transmitter shift register are empty. In FIFO mode, both the transmitter FIFO and the internal transmitter shift register are empty.
2	THRE	Transmitter holding register empty. 0 The UTHR is not empty. 1 A data character has transferred from the UTHR into the internal transmitter shift register. In FIFO mode, the transmitter FIFO contains no data character.
3	BI	Break interrupt. 0 This bit is cleared when the ULSR is read or when a valid data transfer is detected (that is, STOP bit is received). 1 Received data of logic 0 for more than START bit + Data bits + Parity bit + one STOP bits length of time. A new character is not loaded until SIN returns to the mark state (logic 1) and a valid START is detected. In FIFO mode, a zero character is encountered in the FIFO (the zero character is at the top of the FIFO). In FIFO mode, only one zero character is stored.
4	FE	Framing error. 0 This bit is cleared when ULSR is read or when a new character is loaded into the URBR from the receiver shift register. 1 Invalid STOP bit for receive data (only the first STOP bit is checked). In FIFO mode, this bit is set when the character that detected a framing error is encountered in the FIFO (that is the character at the top of the FIFO). An attempt to resynchronize occurs after a framing error. The UART assumes that the framing error (due to a logic 0 being read when a logic 1 (STOP) was expected) was due to a STOP bit overlapping with the next START bit, so it assumes this logic 0 sample is a true START bit and then receives the following new data.
5	PE	Parity error. 0 This bit is cleared when ULSR is read or when a new character is loaded into the URBR. 1 Unexpected parity value encountered when receiving data. In FIFO mode, the character with the error is at the top of the FIFO.
6	OE	Overrun error. 0 This bit is cleared when ULSR is read. 1 Before the URBR is read, the URBR was overwritten with a new character. The old character is loss. In FIFO mode, the receiver FIFO is full (regardless of the receiver FIFO trigger level setting) and a new character has been received into the internal receiver shift register. The old character was overwritten by the new character. Data in the receiver FIFO was not overwritten.
7	DR	Data ready. 0 This bit is cleared when URBR is read or when all of the data in the receiver FIFO is read. 1 A character has been received in the URBR or the receiver FIFO.

11.3.1.11 Modem Status Registers (UMSR*n*)

The UMSRs track the status of the modem (or external peripheral device) clear to send ($\overline{\text{CTS}}$) signal for the corresponding UART.

Offset UART0: 0x506, UART1: 0x606 Access: Read only

	0–2	3	4–6	7
R	—	CTS	—	DCTS
W				
Reset	All zeros			

Figure 11-13. Modem Status Register (UMSR)

Table 11-17. UMSR Field Descriptions

Bits	Name	Description
0–2	—	Reserved.
3	CTS	Clear to send. Represents the inverted value of the $\overline{\text{CTS}}$ input pin from the external peripheral device 0 Corresponding $\overline{\text{CTS}}n$ is negated 1 Corresponding $\overline{\text{CTS}}n$ is asserted. The modem or peripheral device is ready for data transfers.
4–6	—	Reserved.
7	DCTS	Clear to send. 0 No change on the corresponding $\overline{\text{CTS}}n$ signal since the last read of UMSR[CTS] 1 The $\overline{\text{CTS}}n$ value has changed, since the last read of UMSR[CTS]. Causes an interrupt if UIER[EMSI] is set to detect this condition

11.3.1.12 Scratch Registers (USCR*n*)

The USCR registers are for debugging software or the DUART hardware. The USCRs do not affect the operation of the DUART.

Offset UART0: 0x507, UART1: 0x607 Access: Read/Write

	0–7
R	DATA
W	
Reset	All zeros

Figure 11-14. Scratch Register (USCR)

Table 11-18. USCR Field Descriptions

Bits	Name	Description
0–7	DATA	Data

11.3.1.13 DMA Status Registers (UDSR*n*)

The DMA status registers (UDSRs) are read-only registers that return transmitter and receiver FIFO status. UDSRs also provide the ability to assist DMA data operations to and from the FIFOs.

Offset UART0: 0x510, UART1: 0x610 Access: Read only

	0				5	6	7
R	—					TXRDY	RXRDY
W							
Reset	0	0	0	0	0	0	0	1

Figure 11-15. DMA Status Register (UDSR)

Table 11-19. UDSR Field Descriptions

Bits	Name	Description
0–5	—	Reserved
6	TXRDY	Transmitter ready. This read-only bit reflects the status of the transmitter FIFO or the UTHR. The status depends on the DMA mode selected, which is determined by the DMS and FEN bits in the UFCR. 0 The bit is cleared, as shown in Table 11-21. 1 This bit is set, as shown in Table 11-20.
7	RXRDY	Receiver ready. This read-only bit reflects the status of the receiver FIFO or URBR. The status depends on the DMA mode selected, which is determined by the DMS and FEN bits in the UFCR. 0 The bit is cleared, as shown in Table 11-23. 1 This bit is set, as shown in Table 11-22.

Table 11-20. UDSR[TXRDY] Set Conditions

DMS	FEN	DMA Mode	Meaning
0	0	0	TXRDY is set after the first character is loaded into the transmitter FIFO or UTHR.
0	1	0	
1	0	0	
1	1	1	TXRDY is set when the transmitter FIFO is full.

Table 11-21. UDSR[TXRDY] Cleared Conditions

DMS	FEN	DMA Mode	Meaning
0	0	0	TXRDY is cleared when there are no characters in the transmitter FIFO or UTHR.
0	1	0	
1	0	0	
1	1	1	TXRDY is cleared when there are no characters in the transmitter FIFO or UTHR. TXRDY remains clear when the transmitter FIFO is not yet full.

Table 11-22. UDSR[RXRDY] Set Conditions

DMS	FEN	DMA Mode	Meaning
0	0	0	RXRDY is set when there are no characters in the receiver FIFO or URBR.
0	1	0	
1	0	0	
1	1	1	RXRDY is set when the trigger level has not been reached and there has been no time out.

Table 11-23. UDSR[RXRDY] Cleared Conditions

DMS	FEN	DMA Mode	Meaning
0	0	0	RXRDY is cleared when there is at least one character in the receiver FIFO or URBR.
0	1	0	
1	0	0	
1	1	1	RXRDY is cleared when the trigger level or a time-out has been reached. RXRDY remains cleared until the receiver FIFO is empty.

11.4 Functional Description

The communication channel provides a full-duplex asynchronous receiver and transmitter using an operating frequency derived from the platform clock signal.

The transmitter accepts parallel data with a write access to the transmitter holding register (UTHR). In FIFO mode, the data is placed directly into an internal transmitter shift register, or into the transmitter FIFO—see Section 11.4.5, “FIFO Mode.” The transmitting registers convert the data to a serial bit stream, by inserting the appropriate START, STOP, and optional parity bits. Finally, the registers output a composite serial data stream on the channel transmitter serial data output (SOUT). The transmitter status may be polled or interrupt-driven.

The receiver accepts serial data on the channel receiver serial data input (SIN), converts the data into parallel format, and checks for START, STOP, and parity bits. In FIFO mode, the receiver removes the START, STOP, and parity bits and then transfers the assembled character from the receiver buffer, or receiver FIFO. This transfer occurs in response to a read of the UART receiver buffer register (URBR). The receiver status may be polled or interrupt driven.

11.4.1 Serial Interface

The UART bus is a serial, full-duplex, point-to-point bus as shown in Figure 11-16. Therefore, only two devices are attached to the same signals and there is no need for address or arbitration bus cycles.

Figure 11-16. UART Bus Interface Transaction Protocol Example

A standard UART bus transfer is composed of either three or four parts:

- START bit
- Data transfer bits (least-significant bit is first data bit on the bus)
- Parity bit (optional)
- STOP bits

An internal logic sample signal, *rxcnt*, uses the frequency of the baud-rate generator to drive the bits on SOUT.

The following sections describe the four components of the serial interface, the baud-rate generator, local loopback mode, different errors, and FIFO mode.

11.4.1.1 START Bit

A write to the transmitter holding register (UTHR) generates a START bit on the SOUT signal. Figure 11-16 shows that the START bit is defined as a logic 0. The START bit denotes the beginning of a new data transfer which is limited to the bit length programmed in the UART line control register (ULCR). When the bus is idle, SOUT is high.

11.4.1.2 Data Transfer

Each data transfer contains 5–8 bits of data. The ULCR data bit length for the transmitter and receiver UART devices must agree before a transfer begins; otherwise, a parity or framing error may occur. A transfer begins when UTHR is written. At that time a START bit is generated followed by 5–8 of the data bits previously written to the UTHR. The data bits are driven from the least significant to the most significant bits. After the parity and STOP bits, a new data transfer can begin if new data is written to the UTHR.

11.4.1.3 Parity Bit

The user has the option of using even, odd, no parity, or stick parity (see Section 11.3.1.8, "Line Control Registers (ULCRn)." Both the receiver and transmitter parity definition must agree before attempting to transfer data. When receiving data a parity error can occur if an unexpected parity value is detected. (See Section 11.3.1.10, "Line Status Registers (ULSRn).")

11.4.1.4 STOP Bit

The transmitter device ends the write transfer by generating a STOP bit. The STOP bit is always high. The user can program the length of the STOP bit(s) in the ULCR. Both the receiver and transmitter STOP bit length must agree before attempting to transfer data. A framing error can occur if an invalid STOP bit is detected.

11.4.2 Baud-Rate Generator Logic

Each UART contains an independent programmable baud-rate generator, that is capable of taking the platform clock input and dividing the input by any divisor from 1 to $2^{16} - 1$.

The baud rate is defined as the number of bits per second that can be sent over the UART bus. The formula for calculating baud rate is as follows:

$$\text{Baud rate} = (1/16) \times (\text{platform clock frequency} \div \text{divisor value})$$

Therefore, the output frequency of the baud-rate generator is 16 times the baud rate.

The divisor value is determined by the following two 8-bit registers to form a 16-bit binary number:

- UART divisor most significant byte register (UDMB)
- UART divisor least significant byte register (UDLB)

Upon loading either of the divisor latches, a 16-bit baud-rate counter is loaded.

The divisor latches must be loaded during initialization to ensure proper operation of the baud-rate generator. Both UART devices on the same bus must be programmed for the same baud-rate before starting a transfer.

The baud clock can be passed to the performance monitor by enabling the UAFR[BO] bit. This can be used to determine baud rate errors.

11.4.3 Local Loopback Mode

Local loopback mode is provided for diagnostic testing. The data written to UTHR can be read from the receiver buffer register (URBR) of the same UART. In this mode, the modem control register UMCR[RTS] is internally tied to the modem status register UMSR[CTS]. The transmitter SOUT is set to a logic 1 and the receiver SIN is disconnected. The output of the transmitter shift register is looped back into the receiver shift register input. The $\overline{\text{CTS}}$ (input signal) is disconnected, $\overline{\text{RTS}}$ is internally connected to $\overline{\text{CTS}}$, and the $\overline{\text{RTS}}$ (output signal) becomes inactive. In this diagnostic mode, data that is transmitted is immediately received. In local loopback mode the transmit and receive data paths of the DUART can be verified. Note

that in local loopback mode, the transmit/receive interrupts are fully operational and can be controlled by the interrupt enable register (UIER).

11.4.4 Errors

The following sections describe framing, parity, and overrun errors which may occur while data is transferred on the UART bus. Each of the error bits are usually cleared, as described below, when the line status register (ULSR) is read.

11.4.4.1 Framing Error

When an invalid STOP bit is detected, a framing error occurs and ULSR[FE] is set. Note that only the first STOP bit is checked. In FIFO mode, ULSR[FE] is set when the character at the top of the FIFO detects a framing error. An attempt to re-synchronize occurs after a framing error. The UART assumes that the framing error (due to a logic 0 being read when a logic 1 (STOP) was expected) was due to a STOP bit overlapping with the next START bit. ULSR[FE] is cleared when ULSR is read or when a new character is loaded into the URBR from the receiver shift register.

11.4.4.2 Parity Error

A parity error occurs, and ULSR[PE] is set, when unexpected parity values are encountered while receiving data. In FIFO mode, ULSR[PE] is set when the character with the error is at the top of the FIFO. ULSR[PE] is cleared when ULSR is read or when a new character is loaded into the URBR.

11.4.4.3 Overrun Error

When a new (overwriting character) STOP bit is detected and the old character is lost, an overrun error occurs and ULSR[OE] is set. In FIFO mode, ULSR[OE] is set after the receiver FIFO is full (despite the receiver FIFO trigger level setting) and a new character has been received into the internal receiver shift register. Data in the FIFO is not overwritten; only the shift register data is overwritten. Therefore, the interrupt occurs immediately. ULSR[OE] is cleared when ULSR is read.

11.4.5 FIFO Mode

The UARTs use an alternate mode (FIFO mode) to relieve the processor core from excessive software overhead. The FIFO control register (UFCR) is used to enable and clear the receiver and transmitter FIFOs and set the FIFO receiver trigger level UFCR[RTL] to control the received data available interrupt UIER[ERDAI].

The UFCR also selects the type of DMA signaling. The UDSR[RXRDY] indicates the status of the receiver FIFO. The DMA status registers (UDSR[TXRDY]) indicate when the transmitter FIFO is full. When in FIFO mode, data written to UTHR is placed into the transmitter FIFO. The first byte written to UTHR is the first byte onto the UART bus.

11.4.5.1 FIFO Interrupts

In FIFO mode, the UIER[ERDAI] is set when a time-out interrupt occurs. When a receive data time-out occurs there is a maskable interrupt condition (through UIER[ERDAI]). See Section 11.3.1.4, "Interrupt Enable Register (UIER) (ULCR[DLAB] = 0)," for more details on interrupt enables.

The interrupt ID register (UIIR) indicates if the FIFOs are enabled. Interrupt ID3 UIIR[IID3] bit is only set for FIFO mode interrupts. The character time-out interrupt occurs when no characters have been removed from or input to the receiver FIFO during the last four character times and there is at least one character in the receiver FIFO during this time. The character time-out interrupt (controlled by UIIR[IID*n*]) is cleared when the URBR is read. See Section 11.3.1.5, "Interrupt ID Registers (UIIRn) (ULCR[DLAB] = 0)," for more information.

The UIIR[FE] bits indicate if FIFO mode is enabled.

11.4.5.2 DMA Mode Select

The UDSR[RXRDY] bit reflects the status of the receiver FIFO or URBR. In mode 0 (UFCR[DMS] is cleared), UDSR[RXRDY] is cleared when there is at least one character in the receiver FIFO or URBR and it is set when there are no more characters in the receiver FIFO or URBR. This occurs regardless of the setting of the UFCR[FEN] bit. In mode 1 (UFCR[DMS] and UFCR[FEN] are set), UDSR[RXRDY] is cleared when the trigger level or a time-out has been reached and it is set when there are no more characters in the receiver FIFO.

The UDSR[TXRDY] bit reflects the status of the transmitter FIFO or UTHR. In mode 0 (UFCR[DMS] is cleared), UDSR[TXRDY] is cleared when there are no characters in the transmitter FIFO or UTHR and it is set after the first character is loaded into the transmitter FIFO or UTHR. This occurs regardless of the setting of the UFCR[FEN] bit. In mode 1 (UFCR[DMS] and UFCR[FEN] are set), UDSR[TXRDY] is cleared when there are no characters in the transmitter FIFO or UTHR and it is set when the transmitter FIFO is full.

See Section 11.3.1.13, "DMA Status Registers (UDSRn)," for a complete description of the USDR[RXRDY] and USDR[TXRDY] bits.

11.4.5.3 Interrupt Control Logic

An interrupt is active when DUART interrupt ID register bit 7 (UIIR[IID0]), is cleared. The interrupt enable register (UIER) is used to mask specific interrupt types. For more details refer to the description of UIER in Section 11.3.1.4, "Interrupt Enable Register (UIER) (ULCR[DLAB] = 0)."

When the interrupts are disabled in UIER, polling software cannot use UIIR[IID0] to determine whether the UART is ready for service. The software must monitor the appropriate bits in the line status (ULSR) and/or the modem status (UMSR) registers. UIIR[IID0] can be used for polling if the interrupts are enabled in UIER.

11.5 DUART Initialization/Application Information

The following requirements must be met for DUART accesses:

- All DUART registers must be mapped to a cache-inhibited and guarded area. (That is, the WIMG setting in the MMU needs to be 0b01X1.)
- All DUART registers are 1 byte wide. Reads and writes to these registers must be byte-wide operations.

A system reset puts the DUART registers to a default state. Before the interface can transfer serial data, the following initialization steps are recommended:

1. Update the programmable interrupt controller (PIC) DUART channel interrupt vector source registers.
2. Set data attributes and control bits in the ULCR, UFCR, UAFR, UMCR, UDLB, and UDMB.
3. Set the data attributes and control bits of the external modem or peripheral device.
4. Set the interrupt enable register (UIER).
5. To start a write transfer, write to the UTHR.
6. Poll UIIR if the interrupts generated by the DUART are masked.

Chapter 12
Enhanced Local Bus Controller

This chapter describes the enhanced local bus controller (eLBC) block. It describes the external signals and the memory-mapped registers as well as a functional description of the general-purpose chip-select machine (GPCM), NAND Flash control machine (FCM), and user-programmable machines (UPMs) of the eLBC. Finally, it includes an initialization and applications information section with many specific examples of its use.

12.1 Introduction

Figure 12-1 is a functional block diagram of the eLBC, which supports three interfaces: GPCM, FCM, and UPM controllers.

Figure 12-1. Enhanced Local Bus Controller Block Diagram

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

12.1.1 Overview

The main component of the eLBC is its memory controller, which provides a seamless 16-bit interface to many types of memory devices and peripherals. The memory controller is responsible for controlling eight memory banks shared by a GPCM, an FCM, and up to three UPMs. As such, it supports a minimal glue logic interface to SRAM, EPROM, NOR Flash EEPROM, NAND Flash EEPROM, burstable RAM, regular DRAM devices, extended data output DRAM devices, and other peripherals. The external address latch signal (LALE) allows multiplexing of addresses with data signals to reduce the device pin count. The eLBC also includes a number of data checking and protection features such as data parity generation and checking, write protection, and a bus monitor to ensure that each bus cycle is terminated within a user-specified period.

12.1.2 Features

The eLBC main features are as follows:

- Memory controller with eight memory banks
  - 26-bit address decoding with mask
  - Variable memory block sizes (32Kbytes to 4 Gbytes)
  - Selection of control signal generation on a per-bank basis
  - Data buffer controls activated on a per-bank basis
  - Automatic segmentation of large transactions into memory accesses optimized for bus width and addressing capability
  - Odd/even parity checking for single access Write-protection capability
  - Parity byte-select
- General-purpose chip-select machine (GPCM)
  - Compatible with SRAM, EPROM, NOR Flash EEPROM, and peripherals
  - Global (boot) chip-select available at system reset
  - Boot chip-select support for 8- and 16-bit devices
  - Minimum three-clock access to external devices
  - Two byte-write-enable signals ($\overline{\text{LWE}}$[0:1])
  - Output enable signal ($\overline{\text{LOE}}$)
  - External access termination signal ($\overline{\text{LGTA}}$)
- NAND Flash control machine (FCM)
  - Compatible with small (512 + 16 bytes) and large (2048 + 64 bytes) page parallel NAND Flash EEPROM
  - Global (boot) chip-select available at system reset, with 4-Kbyte boot block buffer for execute-in-place boot loading
  - ECC checking enable/disable feature supported during boot
  - Read-only ECC registers to verify after write operation
  - Boot chip-select support for 8-bit devices

  - Dual 2-Kbyte/eight 512-byte buffers allow simultaneous data transfer during Flash reads and programming
  - Interrupt-driven block transfer for reads and writes
  - Programmable command and data transfer sequences of up to eight steps supported
  - Generic command and address registers support proprietary Flash interfaces
  - Block write locking to ensure system security and integrity
- Three user-programmable machines (UPMs)
  - Programmable-array-based machine controls external signal timing with a granularity of up to one quarter of an external bus clock period
  - User-specified control-signal patterns run when an internal master requests a single-beat or burst read or write access.
  - UPM refresh timer runs a user-specified control signal pattern to support refresh
  - User-specified control-signal patterns can be initiated by software
  - Each UPM can be defined to support DRAM devices with depths of 64, 128, 256, and 512 Kbytes, and 1, 2, 4, 8, 16, 32, 64, 128, and 256 Mbytes
  - Support for 8- and 16-bit devices
  - Page mode support for successive transfers within a burst
  - Internal address multiplexing supporting 64-, 128-, 256-, and 512-Kbyte, and 1-, 2-, 4-, 8-, 16-, 32-, 64-, 128-, and 256-Mbyte page banks
- Optional monitoring of transfers between local bus internal masters and local bus slaves (local bus error reporting on interrupt and status registers)
- Different machines (FCM/GPCM/UPM) share the address, data, and control signals. While the eLBC is servicing a transaction, subsequent transactions are queued until the current transaction has completed.

12.1.3 Modes of Operation

The eLBC provides one GPCM, one FCM, and three UPMs for the local bus, with no restriction on how many of the eight banks (chip selects) can be programmed to operate with any given machine. The internal transaction address is limited to 32 bits, so all chip selects must fall within the 4-Gbyte window addressed by the internal transaction address. When a memory transaction is dispatched to the eLBC, the internal transaction address is compared with the address information of each bank (chip select). The corresponding machine assigned to that bank (GPCM, FCM, or UPM) then takes ownership of the external signals that control the access and maintains control until the transaction ends. Thus, with the eLBC in GPCM or FCM, or UPM mode, only one of the eight chip selects is active at any time for the duration of the transaction except in the case of UPM refresh where all UPM machines that are enabled for refresh have concurrent chip select assertion.

12.1.3.1 eLBC Bus Clock and Clock Ratios

The eLBC supports ratios of 4, 8, and 16 between the faster internal (platform) clock and slower external bus clock (LCLK[0:1]). This ratio is software programmable through the clock ratio register

(LCRR[CLKDIV]). This ratio affects the resolution of signal timing shifts in GPCM and FCM modes and the interpretation of UPM array words in UPM mode. The bus clock is driven identically onto pins, LCLK[0:1], to allow the clock load to be shared equally across a set of signal nets, thereby enhancing the edge rates of the bus clock.

12.1.3.2 Source ID Debug Mode

The eLBC provides the ID of a transaction source on external device pins. When those pins are selected, the 5-bit internal ID of the current transaction source appears on MSRCID[0:4] whenever valid address or data is available on the eLBC external pins. The reserved value of 0x1F, which indicates invalid address or data, appears on the source ID pins at all other times. The combination of a valid source ID (any value except 0x1F) and the value of external address latch enable (LALE) and data valid (MDVAL) facilitate capturing useful debug data as follows:

- If a valid source ID is detected on MSRCID[0:4] and LALE is asserted, a valid full 32-bit address may be latched from LAD[0:15] and combined with LA[16:31].
- If a valid source ID is detected on MSRCID[0:4] and MDVAL is asserted, valid data may be latched from LAD.

The MSRCID[0:4] and MDVAL signals are multiplexed with other functions sharing the same external pins. See Chapter 3, “Signal Descriptions,” and Chapter 4, “Reset, Clocking, and Initialization,” to learn how to enable the MSRCID/MDVAL pins.

12.2 External Signal Descriptions

Table 12-1 contains a list of external signals related to the eLBC and summarizes their function.

Table 12-1. Signal Properties—Summary

Name	Alternate Function(s)	Mode	Descriptions	No. of Signals	I/O
LALE	—	—	External address latch enable	1	O
$\overline{\text{LCS}}$[0]	—	—	Chip select 0	1	O
$\overline{\text{LCS}}$[1:7]	—	—	Chip selects [1–7]	7	O
$\overline{\text{LWE0}}$/ $\overline{\text{LFWE}}$/ $\overline{\text{LBS0}}$	$\overline{\text{LWE}}$	GPCM	Write enable 0	1	O
	$\overline{\text{LFWE}}$	FCM	Write enable	1	
	$\overline{\text{LBS}}$	UPM	Byte (lane) select 0	1	
$\overline{\text{LWE1}}$/ $\overline{\text{LBS1}}$	$\overline{\text{LWE}}$	GPCM	Write enable 1	1	O
	$\overline{\text{LBS}}$	UPM	Byte (lane) select 1	1	
LGPL0/ LFCLE	LGPL0	UPM	General purpose line 0	1	O
	LFCLE	FCM	Flash command latch enable	1	
LGPL1/ LFALE	LGPL1	UPM	General purpose line 1	1	O
	LFALE	FCM	Flash address latch enable	1	

Table 12-1. Signal Properties—Summary (continued)

Name	Alternate Function(s)	Mode	Descriptions	No. of Signals	I/O
$\overline{\text{LOE}}$/ LGPL2/ $\overline{\text{LFRE}}$	$\overline{\text{LOE}}$	GPCM	Output enable	1	O
	$\overline{\text{LFRE}}$	FCM	Flash read enable	1	
	LGPL2	UPM	General purpose line 2	1	
LGPL3/ $\overline{\text{LFWP}}$	LGPL3	UPM	General purpose line 3	1	O
	$\overline{\text{LFWP}}$	FCM	Flash write protect	1	
LGPL4/ $\overline{\text{LFRB}}$/ LUPWAIT/ LPBSE	LGPL4	UPM	General purpose line 4	1	O
	$\overline{\text{LFRB}}$	FCM	Flash ready/$\overline{\text{busy}}$, open-drain shared pin	1	I
	$\overline{\text{LGTA}}$	GPCM	Transaction termination	1	I
	LUPWAIT	UPM	External device wait	1	I
	LPBSE	—	Local bus parity byte select	1	O
LGPL5	—	UPM	General purpose line 5	1	O
LBCTL	—	—	Data buffer control	1	O
LA[16:31]	—	—	Non-multiplexed address bus	16	O
LAD[0:15]	—	—	Multiplexed address/data bus	16	I/O
LDP[0:1]	—	—	Local bus data parity	2	I/O
LCLK[0:1]	—	—	Local bus clocks	2	O
MDVAL	—	eLBC debug	Local bus data valid	1	O
MSRCID[0:4]	—	eLBC debug	Local bus source ID	5	O

Table 12-2 shows the detailed external signal descriptions for the eLBC.

Table 12-2. Enhanced Local Bus Controller Detailed Signal Descriptions

Signal	I/O	Description	
LALE	O	External address latch enable. The local bus memory controller provides control for an external address latch, which allows address and data to be multiplexed on the device pins.	
		State Meaning	Asserted/Negated—LALE is asserted with the address at the beginning of each memory controller transaction. The number of cycles for which it is asserted is governed by the ORn[EAD] and LCRR[EADC] fields. Note that no other control signals are asserted during the assertion of LALE.
$\overline{\text{LCS}}$[0:7]	O	Chip selects. Eight chip selects are provided that are mutually exclusive.	
		State Meaning	Asserted/Negated—Used to enable specific memory devices or peripherals connected to the eLBC. $\overline{\text{LCS}}$[0:7] are provided on a per-bank basis with $\overline{\text{LCS0}}$ corresponding to the chip select for memory bank 0, which has the memory type and attributes defined by BR0 and OR0.

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Table 12-2. Enhanced Local Bus Controller Detailed Signal Descriptions (continued)

Signal	I/O	Description	
LWE0/ LFWE/ LBS0, LWE1/ LBS1	O	GPCM write enable 0/FCM write enable/UPM byte select 0. These signals select or validate each byte lane of the data bus. For an 8-bit port size, bit 0 is the only defined signal. The least-significant address bits of each access also determine which byte lanes are considered valid for a given data transfer.	
		State Meaning	Asserted/Negated—For GPCM operation, LWE[0:1] assert for each byte lane enabled for writing. LFWE enables command, address, and data writes to NAND Flash EEPROMs controlled by FCM. LBS[0:1] are programmable byte-select signals in UPM mode. See Section 12.4.4.4, "RAM Array," for programming details about LBS[0:1].
		Timing	Assertion/Negation—See Section 12.4.2, "General-Purpose Chip-Select Machine (GPCM)," for details regarding the timing of LWE[0:1].
LGPL0/ LFCLE	O	General purpose line 0/FCM command latch enable.	
		State Meaning	Asserted/Negated—In UPM mode, LGPL0 is one of six general purpose signals; it is driven with a value programmed into the UPM array. In FCM mode, LFCLE enables command cycles to NAND Flash EEPROMs.
LGPL1/ LFALE	O	General-purpose line 1/FCM address latch enable.	
		State Meaning	Asserted/Negated—In UPM mode, LGPL1 is one of six general purpose signals; it is driven with a value programmed into the UPM array. In FCM mode, LFALE enables address cycles to NAND Flash EPROMs.
LOE/LGPL2/ LFRE	O	GPCM output enable/General-purpose line 2/FCM read enable.	
		State Meaning	Asserted/Negated—Controls the output buffer of memory when accessing memory/devices in GPCM mode. In UPM mode, LGPL2 is one of six general purpose signals; it is driven with a value programmed into the UPM array. LFRE enables data read cycles from NAND Flash EEPROMs controlled by FCM.
LGPL3/ LFWP	O	General-purpose line 3/FCM write protect.	
		State Meaning	Asserted/Negated—In UPM mode, LGPL3 is one of six general purpose signals; it is driven with a value programmed into the UPM array. In FCM mode LFWP protects NAND Flash EEPROMs from accidental erasure and programming when LFWP is asserted low—see Section 12.3.1.17, "Flash Mode Register (FMR)," for programming of FCM operations to control LFWP.
LGTA/LGPL4/ LFRB/ LUPWAIT/ LPBSE	I/O	GPCM transfer acknowledge/General-purpose line 4/FCM Flash ready-busy/UPM wait/parity byte select.	
		State Meaning	Asserted/Negated—Input in GPCM or FCM modes used for transaction termination. It may also be configured as one of six general-purpose output signals when in UPM mode or as an input to force the UPM controller to wait for the memory/device. FCM uses LFRB to stall during long-latency read and programming operations, continuing once LFRB returns high. When configured as LPBSE, it disables any use in GPCM, FCM, or UPM modes. Because systems that use read-modify-write parity require an additional memory device, they must generate a byte-select like a normal data device. ANDing LBS*n* through external logic to achieve the logical function of this byte-select can affect memory access timing. The LBC provides this optional byte-select signal connection to RMW-parity devices.

Table 12-2. Enhanced Local Bus Controller Detailed Signal Descriptions (continued)

Signal	I/O	Description	
LGPL5	O	General-purpose line 5	
		State Meaning	Asserted/Negated—One of six general purpose signals when in UPM mode, and drives a value programmed in the UPM array.
LBCTL	O	Data buffer control. The memory controller activates LBCTL for the local bus when a GPCM-, UPM-, or FCM-controlled bank is accessed. Buffer control is disabled by setting OR*n*[BCTLD].	
		State Meaning	Asserted/Negated—The LBCTL pin normally functions as a write/$\overline{\text{read}}$ control for a bus transceiver connected to the LAD lines. Note that an external data buffer must not drive the LAD lines in conflict with the eLBC when LBCTL is high, because LBCTL remains high after reset and during address phases.
LA[16:31]	O	Nonmultiplexed address bus. All bits driven on LA[16:31] are defined for 8-bit port sizes. For 16-bit port sizes LA[31] is a don't care.	
		State Meaning	Asserted/Negated—LA is the address bus used to transmit addresses to external RAM devices. Refer to Section 12.5, "Initialization/Application Information," for address signal multiplexing.
LAD[0:15]	I/O	Multiplexed address/data bus. For a port size of 16 bits, LAD[0:7] connect to the most-significant byte lane (at address offset 0), while LAD[8:15] connect to the least-significant byte lane (at address offset 1). For a port size of 8 bits, only LAD[0:7] are connected to the external RAM.	
		State Meaning	Asserted/Negated—LAD is the shared 16-bit address/data bus through which external RAM devices transfer data and receive addresses.
		Timing	Assertion/Negation—During assertion of LALE, LAD are driven with the RAM address for the access to follow. External logic should propagate the address on LAD while LALE is asserted, and latch the address upon negation of LALE. After LALE is negated, LAD are either driven by write data or are made high-impedance by the eLBC in order to sample read data driven by an external device. Following the last data transfer of a write access, LAD are again taken into a high-impedance state.
LDP[0:1]	I/O	Local bus data parity. Drives and receives the data parity corresponding with the data phases on LAD for GPCM and UPM controlled banks.	
		State Meaning	Asserted/Negated—During write accesses, a parity bit is generated for each 8 bits of LAD[0:15], such that LDP0 is even/odd parity for LAD[0:7], while LDP1 is even/odd parity for LAD[8:15]. Unused byte lanes for port sizes less than 16 bits have undefined parity.
		Timing	Assertion/Negation—Drive and receive the data parity corresponding with the data phases on LAD. For read accesses, the parity bits for each byte lane are sampled on LDP[0:1] with the same timing that read data is sampled on LAD. LDP[0:1] change impedance in concert with LAD.
LCLK[0:1]	O	Local bus clocks	
		State Meaning	Asserted/Negated—LCLK[0:1] drive an identical bus clock signal for distributed loads.

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Table 12-2. Enhanced Local Bus Controller Detailed Signal Descriptions (continued)

Signal	I/O	Description	
MDVAL	O	Local bus data valid (eLBC debug mode only)	
		State Meaning	Asserted/Negated—For a read, MDVAL asserts for one bus cycle in the cycle immediately preceding the sampling of read data on LAD. For a write, MDVAL asserts for one bus cycle during the final cycle for which the current write data on LAD is valid. During burst transfers, MDVAL asserts for each data beat.
		Timing	Assertion/Negation—Valid only while the eLBC is in system debug mode. In debug mode, MDVAL asserts when the eLBC generates a data transfer acknowledge.
MSRCID[0:4]	O	Local bus source ID (eLBC debug mode only). In debug mode, all MSRCID[0:4] pins are driven high unless MSRCID[0:4] is driving a debug source ID for identifying the internal system device controlling the eLBC.	
		State Meaning	Asserted/Negated—Remain high until the last bus cycle of the assertion of LALE, in which case the source ID of the address is indicated, or until MDVAL is asserted, in which case the source ID relating to the data transfer is indicated. In case of address debug, MSRCID[0:4] is valid only when the address on LAD consists of all physical address bits—with optional padding—for reconstructing the system address presented to the eLBC.

12.3 Memory Map/Register Definition

Table 12-3 shows the memory mapped registers of the eLBC. Undefined 4-byte address spaces within offset 0x000–0xFFF are reserved.

Table 12-3. Enhanced Local Bus Controller Registers

Enhanced Local Bus Controller—Block Base Address 0x0_5000				
Offset	**Register**	**Access**	**Reset**	**Section/Page**
0x000	BR0—Base register 0	R/W	0x0000_*nnnn*	12.3.1.1/12-10
0x008	BR1—Base register 1	R/W	All zeros	12.3.1.1/12-10
0x010	BR2—Base register 2	R/W	All zeros	12.3.1.1/12-10
0x018	BR3—Base register 3	R/W	All zeros	12.3.1.1/12-10
0x020	BR4—Base register 4	R/W	All zeros	12.3.1.1/12-10
0x028	BR5—Base register 5	R/W	All zeros	12.3.1.1/12-10
0x030	BR6—Base register 6	R/W	All zeros	12.3.1.1/12-10
0x038	BR7—Base register 7	R/W	All zeros	12.3.1.1/12-10
0x004	OR0—Options register 0	R/W	0x0000_0FF7	12.3.1.2/12-12
0x00C	OR1—Options register 1	R/W	All zeros	12.3.1.2/12-12
0x014	OR2—Options register 2	R/W	All zeros	12.3.1.2/12-12
0x01C	OR3—Options register 3	R/W	All zeros	12.3.1.2/12-12

Table 12-3. Enhanced Local Bus Controller Registers (continued)

Enhanced Local Bus Controller—Block Base Address 0x0_5000				
Offset	**Register**	**Access**	**Reset**	**Section/Page**
0x024	OR4—Options register 4	R/W	All zeros	12.3.1.2/12-12
0x02C	OR5—Options register 5	R/W	All zeros	12.3.1.2/12-12
0x034	OR6—Options register 6	R/W	All zeros	12.3.1.2/12-12
0x03C	OR7—Options register 7	R/W	All zeros	12.3.1.2/12-12
0x040–0x064	Reserved	—	—	—
0x068	MAR—UPM address register	R/W	All zeros	12.3.1.3/12-20
0x06C	Reserved	—	—	—
0x070	MAMR—UPMA mode register	R/W	All zeros	12.3.1.4/12-21
0x074	MBMR—UPMB mode register	R/W	All zeros	12.3.1.4/12-21
0x078	MCMR—UPMC mode register	R/W	All zeros	12.3.1.4/12-21
0x07C–0x080	Reserved	—	—	—
0x084	MRTPR—Memory refresh timer prescaler register	R/W	All zeros	12.3.1.5/12-23
0x088	MDR—UPM/FCM data register	R/W	All zeros	12.3.1.6/12-23
0x08C	Reserved	—	—	—
0x090	LSOR—Special operation initiation register	R/W	All zeros	12.3.1.7/12-24
0x094–0x09C	Reserved	—	—	—
0x0A0	LURT—UPM refresh timer	R/W	All zeros	12.3.1.8/12-25
0x0A4–0x0AC	Reserved	—	—	—
0x0B0	LTESR—Transfer error status register	w1c	All zeros	12.3.1.9/12-26
0x0B4	LTEDR—Transfer error disable register	R/W	All zeros	12.3.1.10/12-28
0x0B8	LTEIR—Transfer error interrupt register	R/W	All zeros	12.3.1.11/12-29
0x0BC	LTEATR—Transfer error attributes register	R/W	All zeros	12.3.1.12/12-30
0x0C0	LTEAR—Transfer error address register	R/W	All zeros	12.3.1.13/12-31
0x0C4	LTECCR—Transfer error ECC register	w1c	All zeros	12.3.1.14/12-31
0x0C8–0x0CC	Reserved	—	—	—
0x0D0	LBCR—Configuration register	R/W	All zeros	12.3.1.15/12-32
0x0D4	LCRR—Clock ratio register	R/W	0x8000_000*n*	12.3.1.16/12-34
0x0D8–0x0DC	Reserved	—	—	—
0x0E0	FMR—Flash mode register	R/W	0x0000_0*n*00	12.3.1.17/12-35
0x0E4	FIR—Flash instruction register	R/W	All zeros	12.3.1.18/12-37
0x0E8	FCR—Flash command register	R/W	All zeros	12.3.1.19/12-38

Table 12-3. Enhanced Local Bus Controller Registers (continued)

Enhanced Local Bus Controller—Block Base Address 0x0_5000				
Offset	**Register**	**Access**	**Reset**	**Section/Page**
0x0EC	FBAR—Flash block address register	R/W	All zeros	12.3.1.20/12-39
0x0F0	FPAR—Flash page address register	R/W	All zeros	12.3.1.21/12-39
0x0F4	FBCR—Flash byte count register	R/W	All zeros	12.3.1.22/12-41
0x0F8–0x0FC	Reserved	—	—	—
0x100	FECC0—Flash ECC block 0 register	R	All zeros	12.3.1.23/12-41
0x104	FECC1—Flash ECC block 1 register	R	All zeros	12.3.1.23/12-41
0x108	FECC2—Flash ECC block 2 register	R	All zeros	12.3.1.23/12-41
0x10C	FECC3—Flash ECC block 3 register	R	All zeros	12.3.1.23/12-41

12.3.1 Register Descriptions

This section provides a detailed description of the eLBC configuration, status, and control registers with detailed bit and field descriptions.

Address offsets in the eLBC address range that are not defined in Table 12-3 should not be accessed for reading or writing. Similarly, only zero should be written to reserved bits of defined registers, as writing ones can have unpredictable results in some cases.

Bits designated as write-one-to-clear are cleared only by writing ones to them. Writing zeros to them has no effect.

12.3.1.1 Base Registers (BR0–BR7)

The base registers (BR*n*), shown in Figure 12-2, contain the base address and address types for each memory bank. The memory controller uses this information to compare the address bus value with the current address accessed. Each register (bank) includes a memory attribute and selects the machine for memory operation handling. Note that after system reset, BR0[V] is set, BR1[V]–BR7[V] are cleared, and

the value of BR0[PS] reflects the initial port size configured by the boot ROM location power-on configuration settings.

Offset BR0: 0x000 BR4: 0x020 Access: Read/Write
BR1: 0x008 BR5: 0x028
BR2: 0x010 BR6: 0x030
BR3: 0x018 BR7: 0x038

	0																16	17	18	19	20	21	22	23	24		26	27	28	29	30	31
R/W	BA																	—		PS		DECC		WP	MSEL			—	—		—	V
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	P	S	*n*	*n*	0	0	0	M	0	0	0	0	V[1]

[1] BR0 has its valid bit (V) set at reset. Thus bank 0 is valid with the port size (PS) configured from cfg_rom_loc[0:3] at power-on reset. M = 0 for MSEL of GPCM, 1 for MSEL of FCM at boot.The reset value for DECC is determined by cfg_elbc_ecc. All other base registers have all bits cleared to zero during reset.

Figure 12-2. Base Registers (BR*n*)

Table 12-4 describes BR*n* fields.

Table 12-4. BR*n* Field Descriptions

Bits	Name	Description
0–16	BA	Base address. The upper 17 bits of each base register are compared to the address on the address bus to determine if the bus master is accessing a memory bank controlled by the memory controller. Used with the address mask bits OR*n*[AM].
17–18	—	Reserved
19–20	PS	Port size. Specifies the port size of this memory region. For BR0, PS is configured from the boot ROM location power-on reset configuration setting. For all other banks the value is reset to 00 (port size not defined). 00 Reserved 01 8-bit (supported for GPCM, UPM, FCM) 10 16-bit (supported for GPCM, UPM) 11 Reserved
21–22	DECC	Specifies the method for data error checking. 00 Data error checking disabled, but normal parity generation for GPCM and UPM. No ECC generation for FCM. 01 Normal parity generation and checking for GPCM and UPM. ECC checking is enabled, but ECC generation is disabled, for FCM on full-page transfers. 10 ECC checking and generation are enabled for FCM on full-page transfers. 11 Reserved
23	WP	Write protect. 0 Read and write accesses are allowed. 1 Only read accesses are allowed. The memory controller does not assert $\overline{\text{LCS}n}$ on write cycles to this memory bank. LTESR[WP] is set (if WP is set) if a write to this memory bank is attempted, and a local bus error interrupt is generated (if enabled), terminating the cycle.

Table 12-4. BR*n* Field Descriptions (continued)

Bits	Name	Description
24–26	MSEL	Machine select. Specifies the machine to use for handling memory operations. 000 GPCM (possible reset value) 001 FCM (possible reset value) 010 Reserved 011 Reserved 100 UPMA 101 UPMB 110 UPMC 111 Reserved
27	—	Reserved
28–29	—	Reserved
30	—	Reserved
31	V	Valid bit. Indicates that the contents of the BR*n* and OR*n* pair are valid. $\overline{\text{LCS}n}$ does not assert unless V is set (an access to a region that has no valid bit set may cause a bus time-out). After a system reset, only BR0[V] is set. 0 This bank is invalid. 1 This bank is valid.

12.3.1.2 Option Registers (OR0–OR7)

The OR*n* registers define the sizes of memory banks and access attributes. The OR*n* attribute bits support the following three modes of operation as defined by BR*n*[MSEL]:

- GPCM mode
- FCM mode
- UPM mode

The OR*n* registers are interpreted differently depending on which of the three machine types is selected for that bank. Because bank 0 can be used to boot, the reset value of OR0 may be different depending on power-on configuration options, specifically the cfg_rom_loc power-on-reset pins. Table 12-5 shows the reset values for OR0.

Table 12-5. Reset value of OR0 Register

Boot Source	OR0 Reset Value
FCM (small page NAND Flash)	0000_03AE
FCM (large page NAND Flash)	0000_07AE
GPCM	0000_0FF7
eLBC not used as a boot source	0000_0F07

12.3.1.2.1 Address Mask

The address mask field of the option registers (OR*n*[AM]) masks up to 17 corresponding BR*n*[BA] fields. The 15 LSBs of the 32-bit internal transaction address do not participate in bank address matching in

selecting a bank for access. Masking address bits independently allows external devices of different size address ranges to be used. Address mask bits can be set or cleared in any order in the field, allowing a resource to reside in more than one area of the address map. Table 12-6 shows memory bank sizes from 32 Kbytes to 4 Gbytes.

Table 12-6. Memory Bank Sizes in Relation to Address Mask

AM	Memory Bank Size
0000_0000_0000_0000_0	4 Gbytes
1000_0000_0000_0000_0	2 Gbytes
1100_0000_0000_0000_0	1 Gbyte
1110_0000_0000_0000_0	512 Mbytes
1111_0000_0000_0000_0	256 Mbytes
1111_1000_0000_0000_0	128 Mbytes
1111_1100_0000_0000_0	64 Mbytes
1111_1110_0000_0000_0	32 Mbytes
1111_1111_0000_0000_0	16 Mbytes
1111_1111_1000_0000_0	8 Mbytes
1111_1111_1100_0000_0	4 Mbytes
1111_1111_1110_0000_0	2 Mbytes
1111_1111_1111_0000_0	1 Mbyte
1111_1111_1111_1000_0	512 Kbytes
1111_1111_1111_1100_0	256 Kbytes
1111_1111_1111_1110_0	128 Kbytes
1111_1111_1111_1111_0	64 Kbytes
1111_1111_1111_1111_1	32 Kbytes

12.3.1.2.2 Option Registers (OR*n*)—GPCM Mode

Figure 12-3 shows the bit fields for OR*n* when the corresponding BR*n*[MSEL] selects the GPCM machine.

Offset OR0: 0x004 OR4: 0x024 Access: Read/Write
OR1: 0x00C OR5: 0x02C
OR2: 0x014 OR6: 0x034
OR3: 0x01C OR7: 0x03C

	0			15
R W	AM			
Reset	All zeros			

	16	17	18	19	20	21	22	23	24	27	28	29	30	31
R W	AM	—		BCTLD	CSNT	ACS		XACS	SCY		SETA	TRLX	EHTR	EAD
Reset	All zeros													

[1] Refer to Table 12-5 for the OR0 reset value. All other option registers have all bits cleared.

Figure 12-3. Option Registers (OR*n*) in GPCM Mode

Table 12-7 describes OR*n* fields for GPCM mode.

Table 12-7. OR*n*—GPCM Field Descriptions

Bits	Name	Description
0–16	AM	GPCM address mask. Masks corresponding BR*n* bits. Masking address bits independently allows external devices of different size address ranges to be used. Address mask bits can be set or cleared in any order in the field, allowing a resource to reside in more than one area of the address map. 0 Corresponding address bits are masked and therefore don't care for address checking. 1 Corresponding address bits are used in the comparison between base and transaction addresses.
17–18	—	Reserved
19	BCTLD	Buffer control disable. Disables assertion of LBCTL during access to the current memory bank. 0 LBCTL is asserted upon access to the current memory bank. 1 LBCTL is not asserted upon access to the current memory bank.
20	CSNT	Chip select negation time. Determines when $\overline{\text{LCS}n}$ and $\overline{\text{LWE}}$ are negated during an external memory write access handled by the GPCM, provided that ACS ≠ 00 (when ACS = 00, only $\overline{\text{LWE}}$ is affected by the setting of CSNT). This helps meet address/data hold times for slow memories and peripherals. 0 $\overline{\text{LCS}n}$ and $\overline{\text{LWE}}$ are negated normally. 1 $\overline{\text{LCS}n}$ and $\overline{\text{LWE}}$ are negated one quarter of a bus clock cycle earlier.
21–22	ACS	Address to chip-select setup. Determines the delay of the $\overline{\text{LCS}n}$ assertion relative to the address change when the external memory access is handled by the GPCM. At system reset, OR0[ACS] = 11. 00 $\overline{\text{LCS}n}$ is output at the same time as the address lines. Note that this overrides the value of CSNT such that CSNT = 0. 01 Reserved. 10 $\overline{\text{LCS}n}$ is output one quarter bus clock cycle after the address lines. 11 $\overline{\text{LCS}n}$ is output one half bus clock cycle after the address lines.

Table 12-7. OR*n*—GPCM Field Descriptions (continued)

Bits	Name	Description
23	XACS	Extra address to chip-select setup. Setting this bit increases the delay of the $\overline{\text{LCS}n}$ assertion relative to the address change when the external memory access is handled by the GPCM. After a system reset, OR0[XACS] = 1. 0 Address to chip-select setup is determined by ORx[ACS]. 1 Address to chip-select setup is extended (see Table 12-32 and Table 12-33).
24–27	SCY	Cycle length in bus clocks. Determines the number of wait states inserted in the bus cycle, when the GPCM handles the external memory access. Thus it is the main parameter for determining cycle length. The total cycle length depends on other timing attribute settings. After a system reset, OR0[SCY] = 1111. 0000 No wait states 0001 1 bus clock cycle wait state ... 1111 15 bus clock cycle wait states
28	SETA	External address termination. 0 Access is terminated internally by the memory controller unless the external device asserts $\overline{\text{LGTA}}$ earlier to terminate the access. 1 Access is terminated externally by asserting the $\overline{\text{LGTA}}$ external pin. (Only $\overline{\text{LGTA}}$ can terminate the access).
29	TRLX	Timing relaxed. Modifies the settings of timing parameters for slow memories or peripherals. 0 Normal timing is generated by the GPCM. 1 Relaxed timing on the following parameters: • Adds an additional cycle between the address and control signals (only if ACS is not equal to 00). • Doubles the number of wait states specified by SCY, providing up to 30 wait states. • Works in conjunction with EHTR to extend hold time on read accesses. • $\overline{\text{LCS}n}$ (only if ACS is not equal to 00) and $\overline{\text{LWE}}$ signals are negated one cycle earlier during writes.
30	EHTR	Extended hold time on read accesses. Indicates with TRLX how many cycles are inserted between a read access from the current bank and the next access. TRLX / EHTR / Meaning 0 / 0 / The memory controller generates normal timing. No additional cycles are inserted. 0 / 1 / 1 idle clock cycle is inserted. 1 / 0 / 4 idle clock cycles are inserted. 1 / 1 / 8 idle clock cycles are inserted.
31	EAD	External address latch delay. Allow extra bus clock cycles when using external address latch (LALE). 0 No additional bus clock cycles (LALE asserted for one bus clock cycle only) 1 Extra bus clock cycles are added (LALE is asserted for the number of bus clock cycles specified by LCRR[EADC]).

12.3.1.2.3 Option Registers (OR*n*)—FCM Mode

Figure 12-4 shows the bit fields for OR*n* when the corresponding BR*n*[MSEL] selects the FCM machine.

Offset OR0: 0x004 OR4: 0x024 Access: Read/Write
OR1: 0x00C OR5: 0x02C
OR2: 0x014 OR6: 0x034
OR3: 0x01C OR7: 0x03C

	0			15
R W	AM			
Reset	All zeros			

	16	17	18	19	20	21	22	23	24	25	27	28	29	30	31
R W	AM	—		BCTLD	—	PGS	CSCT	CST	CHT	SCY		RST	TRLX	EHTR	—
Reset	All zeros														

[1] Refer to Table 12-5 for the OR0 reset value. All other option registers have all bits cleared.

Figure 12-4. Option Registers (OR*n*) in FCM Mode

Table 12-8 describes OR*n* fields for FCM mode.

Table 12-8. OR*n*—FCM Field Descriptions

Bits	Name	Description
0–16	AM	FCM address mask. Masks corresponding BR*n* bits. Masking address bits independently allows external devices of different size address ranges to be used. Address mask bits can be set or cleared in any order in the field, allowing a resource to reside in more than one area of the address map. 0 Corresponding address bits are masked. 1 Corresponding address bits are used in the comparison between base and transaction addresses.
17–18	—	Reserved
19	BCTLD	Buffer control disable. Disables assertion of LBCTL during access to the current memory bank. 0 LBCTL is asserted upon access to the current memory bank. 1 LBCTL is not asserted upon access to the current memory bank.
20	—	Reserved
21	PGS	NAND Flash EEPROM page size, buffer size, and block size. 0 Page size of 512 main area bytes plus 16 spare area bytes (small page devices); FCM RAM buffers are 1 Kbyte each; Flash block size of 16 Kbytes. 1 Page size of 2048 main area bytes plus 64 spare area bytes (large page devices); FCM RAM buffers are 4 Kbytes each; Flash block size of 128 Kbytes.

Table 12-8. OR*n*—FCM Field Descriptions (continued)

<table>
<tr><th>Bits</th><th>Name</th><th>Description</th></tr>
<tr><td>22</td><td>CSCT</td><td>Chip select to command time. Determines how far in advance $\overline{\text{LCS}n}$ is asserted prior to any bus activity during a NAND Flash access handled by the FCM. This helps meet chip-select setup times for slow memories.
<table>
<tr><th>TRLX</th><th>CSCT</th><th>Meaning</th></tr>
<tr><td>0</td><td>0</td><td>The chip-select is asserted 1 clock cycle before any command.</td></tr>
<tr><td>0</td><td>1</td><td>The chip-select is asserted 4 clock cycles before any command.</td></tr>
<tr><td>1</td><td>0</td><td>The chip-select is asserted 2 clock cycles before any command.</td></tr>
<tr><td>1</td><td>1</td><td>The chip-select is asserted 8 clock cycles before any command.</td></tr>
</table></td></tr>
<tr><td>23</td><td>CST</td><td>Command setup time. Determines the delay of $\overline{\text{LFWE}}$ assertion relative to the command, address, or data change when the external memory access is handled by the FCM.
<table>
<tr><th>TRLX</th><th>CST</th><th>Meaning</th></tr>
<tr><td>0</td><td>0</td><td>The write-enable is asserted coincident with any command.</td></tr>
<tr><td>0</td><td>1</td><td>The write-enable is asserted 0.25 clock cycles after any command, address, or data.</td></tr>
<tr><td>1</td><td>0</td><td>The write-enable is asserted 0.5 clock cycles after any command, address, or data.</td></tr>
<tr><td>1</td><td>1</td><td>The write-enable is asserted 1 clock cycle after any command, address, or data.</td></tr>
</table></td></tr>
<tr><td>24</td><td>CHT</td><td>Command hold time. Determines the $\overline{\text{LFWE}}$ negation prior to the command, address, or data change when the external memory access is handled by the FCM.
<table>
<tr><th>TRLX</th><th>CHT</th><th>Meaning</th></tr>
<tr><td>0</td><td>0</td><td>The write-enable is negated 0.5 clock cycles before any command, address, or data change.</td></tr>
<tr><td>0</td><td>1</td><td>The write-enable is negated 1 clock cycle before any command, address, or data change.</td></tr>
<tr><td>1</td><td>0</td><td>The write-enable is negated 1.5 clock cycles before any command, address, or data change.</td></tr>
<tr><td>1</td><td>1</td><td>The write-enable is negated 2 clock cycles before any command, address, or data change.</td></tr>
</table></td></tr>
</table>

Table 12-8. OR*n*—FCM Field Descriptions (continued)

Bits	Name	Description
25–27	SCY	Cycle length in bus clocks. Determines the following: • the number of wait states inserted in command, address, or data transfer bus cycles, when the FCM handles the external memory access. Thus it is the main parameter for determining cycle length. The total cycle length depends on other timing attribute settings. • the delay between command/address writes and data write cycles, or the delay between write cycles and read cycles from NAND Flash EEPROM. A delay of 4×(2+SCY) clock cycles (TRLX = 0) or 8×(2+SCY) clock cycles (TRLX = 1) is inserted between the last write and the first data transfer to/from NAND Flash devices. • the delay between a command write and the first sample point of the RDY/$\overline{\text{BSY}}$ pin (connected to $\overline{\text{LFRB}}$). $\overline{\text{LFRB}}$ is not sampled until 8×(2+SCY) clock cycles (TRLX = 0) or 16×(2+SCY) clock cycles (TRLX = 1) have elapsed following the command. 000 No extra wait states 001 1 bus clock cycle wait state ... 111 7 bus clock cycle wait states
28	RST	Read setup time. Determines the delay of $\overline{\text{LFRE}}$ assertion relative to sampling of read data when the external memory access is handled by the FCM. <table><tr><th>TRLX</th><th>RST</th><th>Meaning</th></tr><tr><td>0</td><td>0</td><td>The read-enable is asserted 0.75 clock cycles prior to any wait states.</td></tr><tr><td>0</td><td>1</td><td>The read-enable is asserted 1 clock cycle prior to any wait states.</td></tr><tr><td>1</td><td>0</td><td>The read-enable is asserted 0.5 clock cycles prior to any wait states.</td></tr><tr><td>1</td><td>1</td><td>The read-enable is asserted 1 clock cycle prior to any wait states.</td></tr></table>
29	TRLX	Timing relaxed. Modifies the settings of timing parameters for slow memories. 0 Normal timing is generated by the FCM. 1 Relaxed timing on the following parameters: • Doubles the number of clock cycles between $\overline{\text{LCS}n}$ assertion and commands. • Doubles the number of wait states specified by SCY, providing up to 14 wait states. • Works in conjunction with CST and RST to extend command/address/data setup times. • Adds one clock cycle to the command/address/data hold times. • Works in conjunction with CBT to extend the wait time for read/busy status sampling by 16 clock cycles. • Works in conjunction with EHTR to double hold time on read accesses.
30	EHTR	Extended hold time on read accesses. Indicates with TRLX how many cycles are inserted between a read access from the current bank and the next access. <table><tr><th>TRLX</th><th>EHTR</th><th>Meaning</th></tr><tr><td>0</td><td>0</td><td>1 idle clock cycle is inserted.</td></tr><tr><td>0</td><td>1</td><td>2 idle clock cycles are inserted.</td></tr><tr><td>1</td><td>0</td><td>4 idle clock cycles are inserted.</td></tr><tr><td>1</td><td>1</td><td>8 idle clock cycles are inserted.</td></tr></table>
31	—	Reserved

12.3.1.2.4 Option Registers (OR*n*)—UPM Mode

Figure 12-5 shows the bit fields for OR*n* when the corresponding BR*n*[MSEL] selects a UPM machine.

Offset OR0: 0x004 OR4: 0x024 Access: Read/Write
OR1: 0x00C OR5: 0x02C
OR2: 0x014 OR6: 0x034
OR3: 0x01C OR7: 0x03C

	0			15
R W	AM			
Reset	All zeros			

	16	17 18	19	20 22	23	24 28	29	30	31
R W	AM	—	BCTLD	—	BI	—	TRLX	EHTR	EAD
Reset	All zeros								

[1] Refer to Table 12-5 for the OR0 reset value. All other option registers have all bits cleared.

Figure 12-5. Option Registers (OR*n*) in UPM Mode

Table 12-9 describes BR*n* fields for UPM mode.

Table 12-9. OR*n*—UPM Field Descriptions

Bits	Name	Description
0–16	AM	UPM address mask. Masks corresponding BR*n* bits. Masking address bits independently allows external devices of different size address ranges to be used. Address mask bits can be set or cleared in any order in the field, allowing a resource to reside in more than one area of the address map. 0 Corresponding address bits are masked. 1 The corresponding address bits are used in the comparison with address pins.
17–18	—	Reserved
19	BCTLD	Buffer control disable. Disables assertion of LBCTL during access to the current memory bank. 0 LBCTL is asserted upon access to the current memory bank. 1 LBCTL is not asserted upon access to the current memory bank.
20–22	—	Reserved
23	BI	Burst inhibit. Indicates if this memory bank supports burst accesses. 0 The bank supports burst accesses. 1 The bank does not support burst accesses. The selected UPM executes burst accesses as a series of single accesses.
24–28	—	Reserved
29	TRLX	Timing relaxed. Works in conjunction with EHTR to extend hold time on read accesses.

Table 12-9. OR*n*—UPM Field Descriptions (continued)

Bits	Name	Description
30	EHTR	Extended hold time on read accesses. Indicates with TRLX how many cycles are inserted between a read access from the current bank and the next access. TRLX / EHTR / Meaning 0 / 0 / The memory controller generates normal timing. No additional cycles are inserted. 0 / 1 / 1 idle clock cycle is inserted. 1 / 0 / 4 idle clock cycles are inserted. 1 / 1 / 8 idle clock cycles are inserted.
31	EAD	External address latch delay. Allow extra bus clock cycles when using external address latch (LALE). 0 No additional bus clock cycles (LALE asserted for one bus clock cycle only) 1 Extra bus clock cycles are added (LALE is asserted for the number of bus clock cycles specified by LCRR[EADC]).

12.3.1.3 UPM Memory Address Register (MAR)

Figure 12-6 shows the fields of the UPM memory address register (MAR).

Figure 12-6. UPM Memory Address Register (MAR)

Table 12-10 describes the MAR fields.

Table 12-10. MAR Field Descriptions

Bits	Name	Description
0–31	A	Address that can be output to the address signals under control of the AMX bits in the UPM RAM word.

12.3.1.4 UPM Mode Registers (M*x*MR)

The UPM machine mode registers (MAMR, MBMR, and MCMR), shown in Figure 12-7, contain the configuration for the three UPMs.

Offset MAMR: 0x070
MBMR: 0x074
MCMR: 0x078

Access: Read/Write

	0	1	2–3	4	5–7	8–9	10–12	13	14–15
R/W	—	RFEN	OP	UWPL	AM	DS	G0CL	GPL4	RLF
Reset	All zeros								

	16–17	18–21	22–25	26–31
R/W	RLF	WLF	TLF	MAD
Reset	All zeros			

Figure 12-7. UPM Mode Registers (M*x*MR)

Table 12-11 describes UPM mode fields.

Table 12-11. M*x*MR Field Descriptions

Bits	Name	Description
0	—	Reserved
1	RFEN	Refresh enable. Indicates that the UPM needs refresh services. This bit must be set for UPMA (refresh executor) if refresh services are required on any UPM assigned chip selects. If MAMR[RFEN] = 0, no refresh services can be provided, even if UPMB and/or UPMC have their RFEN bit set. 0 Refresh services are not required 1 Refresh services are required
2–3	OP	Command opcode. Determines the command executed by the UPM*n* when a memory access hits a UPM assigned bank. 00 Normal operation 01 Write to UPM array. On the next memory access that hits a UPM assigned bank, write the contents of the MDR into the RAM location pointed to by MAD. After the access, MAD is automatically incremented. 10 Read from UPM array. On the next memory access that hits a UPM assigned bank, read the contents of the RAM location pointed to by MAD into the MDR. After the access, MAD is automatically incremented. 11 Run pattern. On the next memory access that hits a UPM assigned bank, run the pattern written in the RAM array. The pattern run starts at the location pointed to by MAD and continues until the LAST bit is set in the RAM word.
4	UWPL	LUPWAIT polarity active low. Sets the polarity of the LUPWAIT pin when in UPM mode. 0 LUPWAIT is active high. 1 LUPWAIT is active low.

Table 12-11. M*x*MR Field Descriptions (continued)

Bits	Name	Description
5–7	AM	Address multiplex size. Determines how the address of the current memory cycle can be output on the address pins. This field is needed when interfacing with devices requiring row and column addresses multiplexed on the same pins. See Section 12.4.4.4.7, "Address Multiplexing (AMX)" for more information. 000 Internal transaction address a[8:23] driven on LA[16:31]; LAD[0:15] driven low. 001 Internal transaction address a[7:22] driven on LA[16:31]; LAD[0:15] driven low. 010 Internal transaction address a[6:21] driven on LA[16:31]; LAD[0:15] driven low. 011 Internal transaction address a[5:20] driven on LA[16:31]; LAD[0:15] driven low. 100 Internal transaction address a[4:19] driven on LA[16:31]; LAD[0:15] driven low. 101 Internal transaction address a[3:18] driven on LA[16:31]; LAD[0:15] driven low. 110 Reserved 111 Reserved
8–9	DS	Disable timer period. Guarantees a minimum time between accesses to the same memory bank controlled by UPM*n*. The disable timer is turned on by the TODT bit in the RAM array word, and when expired, the UPM*n* allows the machine access to handle a memory pattern to the same bank. Accesses to a different bank by the same UPM*n* is also allowed. To avoid conflicts between successive accesses to different banks, the minimum pattern in the RAM array for a request serviced, should not be shorter than the period established by DS. 00 1-bus clock cycle disable period 01 2-bus clock cycle disable period 10 3-bus clock cycle disable period 11 4-bus clock cycle disable period
10–12	G0CL	General line 0 control. Determines which logical address line can be output to the LGPL0 pin when the UPM*n* is selected to control the memory access. 000 A12 001 A11 010 A10 011 A9 100 A8 101 A7 110 A6 111 A5
13	GPL4	LGPL4 output line disable. Determines how the LGPL4/LUPWAIT pin is controlled by the corresponding bits in the UPM*n* array. See Table 12-40. **Value** / **LGPL4/LUPWAIT Pin Function** / **Interpretation of UPM Word Bits**: **G4T1/DLT3**, **G4T3/WAEN** 0 / LGPL4 (output) / G4T1 / G4T3 1 / LUPWAIT (input) / DLT3 / WAEN
14–17	RLF	Read loop field. Determines the number of times a loop defined in the UPM*n* will be executed for a burst- or single-beat read pattern or when M*x*MR[OP] = 11 (RUN command) 0000 16 0001 1 0010 2 0011 3 ... 1110 14 1111 15

Table 12-11. M*x*MR Field Descriptions (continued)

Bits	Name	Description
18–21	WLF	Write loop field. Determines the number of times a loop defined in the UPM*n* will be executed for a burst- or single-beat write pattern. 0000 16 0001 1 0010 2 0011 3 ... 1110 14 1111 15
22–25	TLF	Refresh loop field. Determines the number of times a loop defined in the UPM*n* will be executed for a refresh service pattern. 0000 16 0001 1 0010 2 0011 3 ... 1110 14 1111 15
26–31	MAD	Machine address. RAM address pointer for the command executed. This field is incremented by 1, each time the UPM is accessed and the OP field is set to WRITE or READ. Address range is 64 words per UPM*n*.

12.3.1.5 Memory Refresh Timer Prescaler Register (MRTPR)

The refresh timer prescaler register (MRTPR), shown in Figure 12-8, is used to divide the platform clock to provide the UPM refresh timers clock.

Figure 12-8. Memory Refresh Timer Prescaler Register (MRTPR)

Table 12-12 describes MRTPR fields.

Table 12-12. MRTPR Field Descriptions

Bits	Name	Description
0–7	PTP	Refresh timers prescaler. Determines the period of the refresh timers input clock. The platform clock is divided by PTP except when the value is 00000_0000, which represents the maximum divider of 256.
8–31	—	Reserved

12.3.1.6 UPM/FCM Data Register (MDR)

The memory data register (MDR), shown in Figure 12-9 and Figure 12-10, contains data written to or read from the RAM array for UPM read or write commands. MDR also contains data written to or read from

an external NAND Flash EEPROM for FCM write address, write data, and read status commands. MDR must be set up before issuing a write command to the UPM, or before issuing a FCM operation sequence that uses MDR to source address or data bytes.

Figure 12-9. UPM Data Register in UPM Mode (MDR)

Figure 12-10. FCM Data Register in FCM Mode (MDR)

Table 12-13 describes MDR[D].

Table 12-13. MDR Field Description

Bits	Name	Description
0–31	D	In UPM mode, D is the data to be read or written into the RAM array when a write or read command is supplied to the UPM (M*x*MR[OP] = 01 or M*x*MR[OP] = 10).
0–7	AS3	In FCM mode, AS3 is the fourth byte of address sent by a custom address write operation, or the fourth byte of data read from a read status operation.
8–15	AS2	In FCM mode, AS2 is the third byte of address sent by a custom address write operation, or the third byte of data read from a read status operation.
16–23	AS1	In FCM mode, AS1 is the second byte of address sent by a custom address write operation, or the second byte of data read from a read status operation.
24–31	AS0	In FCM mode, AS0 is the first byte of address sent by a custom address write operation, or the first byte of data read from a read status operation.

12.3.1.7 Special Operation Initiation Register (LSOR)

The special operation initiation register (LSOR), shown in Figure 12-11, is used by software to trigger a special operation on the indicated bank. Writing to LSOR activates a special operation on bank LSOR[BANK] provided that the bank is valid and controlled by a memory controller whose mode OP field is set to a value other than “normal operation.” If eLBC is currently busy with a memory transaction, writing LSOR completes immediately, but the special operation request is queued until eLBC can service it. To avoid race conditions between software and a busy eLBC, registers that affect currently running special operation and LSOR must not be rewritten before a pending special operation has been completed. The UPM and FCM have different indications of when such special operations are completed. The

behavior of eLBC is unpredictable if special operation modes are altered between LSOR being written and the relevant memory controller completing that access.

UPM special operation modes are set in registers M*x*MR[OP], see Section 12.3.1.4, "UPM Mode Registers (MxMR)." FCM special operation modes are set in FMR[OP], see Section 12.3.1.17, "Flash Mode Register (FMR)." Writing LSOR has the same effect as setting a special controller mode and performing a dummy access to a bank associated with the controller in question, but use of LSOR avoids changing settings for the address space occupied by the bank. More details of special operation sequences appear in Section 12.4.4.2.1, "UPM Programming Example (Two Sequential Writes to the RAM Array)."

Figure 12-11. Special Operation Initiation Register (LSOR)

Table 12-14 describes LSOR.

Table 12-14. LSOR Field Description

Bits	Name	Description
0–28	—	Reserved
29–31	BANK	Bank on which a special operation is initiated. If the bank identified by BANK is marked valid (BR*n*[V] set) and the bank is controlled by a memory controller whose current mode OP is non-zero—or a special operation—eLBC will request the special operation to be activated on the selected bank when this field is written. Otherwise, writing this field has no effect. 000 Bank 0 is triggered for special operation ... 111 Bank 7 is triggered for special operation

12.3.1.8 UPM Refresh Timer (LURT)

The UPM refresh timer (LURT), shown in Figure 12-12, generates a refresh request for all valid banks that selected a UPM machine and are refresh-enabled (M*x*MR[RFEN] = 1). Each time the timer expires, a qualified bank generates a refresh request using the selected UPM. The qualified banks rotate their requests.

Figure 12-12. UPM Refresh Timer (LURT)

Table 12-15 describes LURT fields.

Table 12-15. LURT Field Descriptions

Bits	Name	Description
0–7	LURT	UPM refresh timer period. Determines, along with the timer prescaler (MRTPR), the timer period according to the following equation: $$\text{TimerPeriod} = \frac{\text{LURT}}{\left(\frac{\text{Fsystemclock}}{\text{MRTPR[PTP]}}\right)}$$ Example: For a 266-MHz system clock and a required service rate of 15.6 µs, given MRTPR[PTP] = 32, the LURT value should be 128 decimal. 128/(266 MHz/32) = 15.4 µs, which is less than the required service period of 15.6 µs. Note that the reset value (0x00) sets the maximum period to 256 x MRTPR[PTP] system clock cycles.
8–31	—	Reserved

12.3.1.9 Transfer Error Status Register (LTESR)

The transfer error status register (LTESR) indicates the cause of an error or event. LTESR, shown in Figure 12-13, is a write-1-to-clear register. Reading LTESR occurs normally; however, write operations can clear but not set bits. A bit is cleared whenever the register is written, and the data in the corresponding bit location is a 1. For example, to clear only the write protect error bit (LTESR[WP]) without affecting other LTESR bits, 0x0400_0000 should be written to the register. After any error/event reported by LTESR, LTEATR[V] must be cleared for LTESR to updated again. Note that error statuses are only reflected in LTESR if they have been enabled in LTEDR.

Offset 0x0B0 Access: w1c

	0	1	2	3	4	5	6	11	12	13	15
R/W	BM	FCT	PAR	—		WP	—		CS	—	
Reset	All zeros										

	16	29	30	31
R/W	—		UCC	CC
Reset	All zeros			

Figure 12-13. Transfer Error Status Register (LTESR)

Table 12-16 describes LTESR fields.

Table 12-16. LTESR Field Descriptions

Bits	Name	Description
0	BM	Bus monitor time-out 0 No local bus monitor time-out occurred. 1 Local bus monitor time-out occurred. No data beat was acknowledged on the bus within LBCR[BMT] x LBCR[BMTPS] bus clock cycles from the start of a transaction.
1	FCT	FCM command time-out 0 No FCM command time-out occurred. 1 A CW0, CW1, CW2, or CW3 command issued to FCM timed-out with respect to the timer configured by FMR[CWTO].
2	PAR	Parity or ECC error 0 No local bus parity error 1 Local bus parity error (GPCM or UPM), or non-correctable ECC error (FCM). LTEATR[PB] indicates the byte lane that caused the error and LTEATR[BNK] indicates which memory controller bank was accessed.
3–4	—	Reserved
5	WP	Write protect error 0 No write protect error occurred. 1 A write was attempted to a local bus memory region that was defined as read-only in the memory controller. Usually, in this case, a bus monitor time-out will occur (as the cycle is not automatically terminated).
6–11	—	Reserved
12	CS	Chip select error 0 No chip select error occurred. 1 A transaction was sent to the eLBC that did not hit any memory bank.
13–29	—	Reserved
30	UCC	UPM Run pattern (MxMR[OP]=11) command completion event 0 No UPM Run pattern operation in progress, or operation pending. 1 UPM Run pattern operation has completed, allowing software to continue processing of results.
31	CC	FCM command completion event 0 No FCM operation in progress, or operation pending. 1 FCM operation has completed, allowing software to continue processing of results.

12.3.1.10 Transfer Error Check Disable Register (LTEDR)

The transfer error check disable register (LTEDR), shown in Figure 12-14, is used to disable error/event checking, which are reported in LTESR. Note that control of error/event checking is independent of control of reporting of errors/events (LTEIR) through the interrupt mechanism.

Offset 0x0B4 Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	15
R/W	BMD	FCTD	PARD	—		WPD	—		—	—	—		CSD	—	
Reset	All zeros														

	16	29	30	31
R/W	—		UCCD	CCD
Reset	All zeros			

Figure 12-14. Transfer Error Check Disable Register (LTEDR)

Table 12-17 describes LTEDR fields.

Table 12-17. LTEDR Field Descriptions

Bits	Name	Description
0	BMD	Bus monitor disable 0 Bus monitor is enabled. 1 Bus monitor is disabled, but internal bus time-outs can still occur.
1	FCTD	FCM command time-out disable 0 FCM command timer is enabled. 1 FCM command time-out is disabled, but internal FCM command timer can terminate command waits.
2	PARD	Parity and ECC error checking disabled. Note that non-correctable read errors may cause the assertion of *core_fault_in*, which causes the core to generate a machine check interrupt, unless it is disabled. 0 Parity and ECC error checking is enabled. 1 Parity and ECC error checking is disabled.
3–4	—	Reserved
5	WPD	Write protect error checking disable. 0 Write protect error checking is enabled. 1 Write protect error checking is disabled.
6–11	—	Reserved
12	CSD	Chip select error checking disable. 0 Chip select error checking is enabled. 1 Chip select error checking is disabled.
13–29	—	Reserved

Table 12-17. LTEDR Field Descriptions (continued)

Bits	Name	Description
30	UCCD	UPM Run pattern command completion checking disable. 0 UPM Run pattern command completion checking is enabled. 1 UPM Run pattern command completion checking is disabled.
31	CCD	FCM command completion checking disable. 0 Command completion checking is enabled. 1 Command completion checking is disabled.

12.3.1.11 Transfer Error Interrupt Enable Register (LTEIR)

The transfer error interrupt enable register (LTEIR), shown in Figure 12-15, is used to send or block error/event reporting through the eLBC internal interrupt mechanism. Software should clear pending errors/events in LTESR before enabling interrupts. After an interrupt has occurred, clearing relevant LTESR error/event bits negates the interrupt.

Offset 0x0B8 Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	15
R W	BMI	FCTI	PARI	—		WPI	—		—	—	—		CSI	—	
Reset	All zeros														

	16	29	30	31
R W	—		UCCI	CCI
Reset	All zeros			

Figure 12-15. Transfer Error Interrupt Enable Register (LTEIR)

Table 12-18 describes LTEIR fields.

Table 12-18. LTEIR Field Descriptions

Bits	Name	Description
0	BMI	Bus monitor error interrupt enable. 0 Bus monitor error reporting is disabled. 1 Bus monitor error reporting is enabled.
1	FCTI	FCM command time-out interrupt enable. 0 FCM command time-out error reporting is disabled. 1 FCM command time-out error reporting is enabled.
2	PARI	Parity and ECC error interrupt enable. 0 Parity and ECC error reporting is disabled. 1 Parity and ECC error reporting is enabled.
3–4	—	Reserved

Table 12-18. LTEIR Field Descriptions (continued)

Bits	Name	Description
5	WPI	Write protect error interrupt enable. 0 Write protect error reporting is disabled. 1 Write protect error reporting is enabled.
6–11	—	Reserved
12	CSI	Chip select error interrupt enable. 0 Chip select error reporting is disabled. 1 Chip select error reporting is enabled.
13–29	—	Reserved
30	UCCI	UPM Run pattern command completion Event interrupt enable. 0 UPM Run pattern command completion reporting is disabled. 1 UPM Run pattern command completion reporting is enabled.
31	CCI	FCM command completion Event interrupt enable. 0 Command completion reporting is disabled. 1 Command completion reporting is enabled.

12.3.1.12 Transfer Error Attributes Register (LTEATR)

The transfer error attributes register (LTEATR) captures source attributes of an error/event. Figure 12-16 shows the LTEATR. After LTEATR[V] has been set, software must clear this bit to allow LTESR, LTEATR, and LTEAR to update following any subsequent events/errors.

NOTE

LTEATR may not capture accurate information for errors that occur when an FCM special operation is in progress.

Offset 0x0BC — Access: Read/Write

	0–2	3	4–10	11–15	16–19	20–27	28–30	31
R/W	—	RWB	—	SRCID	PB	BNK	—	V
Reset	All zeros							

Figure 12-16. Transfer Error Attributes Register (LTEATR)

Table 12-19 describes LTEATR fields.

Table 12-19. LTEATR Field Descriptions

Bits	Name	Description
0–2	—	Reserved
3	RWB	Transaction type for the error: 0 The transaction for the error was a write transaction. 1 The transaction for the error was a read transaction.
4–10	—	Reserved

Table 12-19. LTEATR Field Descriptions (continued)

Bits	Name	Description
11–15	SRCID	Captures the source of the transaction when this information is provided on the internal interface to the eLBC.
16–19	PB	Parity error on byte or block. For GPCM and UPM, there are four parity error status bits, one per byte lane. A bit is set for the byte that had a parity error (bit 16 represents byte 0, the most significant byte lane). For FCM, there are at most four 512-byte page blocks (for a large page device) checked by ECC. A bit is set for the 512-byte block that had an non-correctable ECC error on read (bit 16 represents block 0, the first 512 bytes of a page; if ORx[PGS] = 0, bits 17–19 are always 0).
20–27	BNK	Memory controller bank. There is one error status bit per memory controller bank (bit 20 represents bank 0). A bit is set for the local bus memory controller bank that had an error.
28–30	—	Reserved
31	V	Error attribute capture is valid. Indicates that the captured error information is valid. 0 Captured error attributes and address are not valid. 1 Captured error attributes and address are valid.

12.3.1.13 Transfer Error Address Register (LTEAR)

The transfer error address register (LTEAR) captures the address of a transaction that caused an error/event. The transfer error address register (LTEAR) is shown in Figure 12-17.

NOTE

LTEAR may not capture accurate information for errors that occur when an FCM special operation is in progress.

Figure 12-17. Transfer Error Address Register (LTEAR)

Table 12-20 describes LTEAR fields.

Table 12-20. LTEAR Field Descriptions

Bits	Name	Description
0–31	A	Transaction address for the error. For GPCM and UPM, holds the 32-bit address of the transaction resulting in an error. For FCM, this register is undefined.

12.3.1.14 Transfer Error ECC Register (LTECCR)

The transfer error ECC register (LTECCR) captures single bit and multibit errors per 512-byte sector in FCM mode. LTECCR, shown in Figure 12-18, is a write-1-to-clear register. Write operations can clear but not set bits. It captures the errors during full page read transfers on FCM command completion event, provided ECC check is enabled in BRx[DECC].

Offset 0x0C4 Access: w1c

	0–11	12–15	16–27	28–31
R/W	—	SBCE	—	MBUE
Reset	All zeros			

Figure 12-18. Transfer Error ECC Register (LTECCR)

Table 12-21. LTECCR Field Descriptions

Bits	Name	Description
0–11	—	Reserved
12–15	SBCE	Single bit correctable error There are at most four 512-byte page blocks (for a large page device) checked by ECC. A bit is set for the 512-byte block that had a single bit correctable ECC error on read (bit 12 represents block 0, the first 512 bytes of a page; if ORx[PGS] = 0, bits 13–15 are always 0).
16–27	—	Reserved
28–31	MBUE	Multi bit uncorrectable error There are at most four 512-byte page blocks (for a large page device) checked by ECC. A bit is set for the 512-byte block that had an uncorrectable ECC error on read (bit 28 represents block 0, the first 512 bytes of a page; if ORx[PGS] = 0, bits 29–31 are always 0).

12.3.1.15 Local Bus Configuration Register (LBCR)

The local bus configuration register (LBCR) is shown in Figure 12-19.

Offset 0x0D0 Access: Read/Write

	0	1–7	8–9	10	11	12	13	14	15
R/W	LDIS	—	BCTLC	AHD	—	ABSWP	AS16	LPBSE	EPAR
Reset	All zeros								

	16–23	24–27	28–31
R/W	BMT	—	BMTPS
Reset	All zeros		

Figure 12-19. Local Bus Configuration Register

Table 12-22 describes LBCR fields.

Table 12-22. LBCR Field Descriptions

Bits	Name	Description
0	LDIS	Local bus disable 0 Local bus is enabled. 1 Local bus is disabled. No internal transactions will be acknowledged.
1–7	—	Reserved
8–9	BCTLC	Defines the use of LBCTL 00 LBCTL is used as W/$\overline{R}$ control for GPCM or UPM accesses (buffer control). 01 LBCTL is used as $\overline{LOE}$ for GPCM accesses only. 10 LBCTL is used as $\overline{LWE}$ for GPCM accesses only. 11 Reserved
10	AHD	Address hold disable. Removes part of the hold time for LAD with respect to LALE in order to lengthen the LALE pulse. 0 During address phases on the local bus, the LALE signal negates one platform clock period prior to the address being invalidated. For instance, at 333 MHz, this provides 3 ns of additional address hold time at the external address latch. Running the platform at a lower frequency improves the hold time. 1 During address phases on the local bus, the LALE signal negates 0.5 platform clock period prior to the address being invalidated. This halves the address hold time, but extends the latch enable duration. This may be necessary for very high frequency designs.
11	—	Reserved
12	ABSWP	Address byte swap for non 32-bit port size. This address data muxing option saves pins on the device by swapping the LSB of address on the MSB of the LAD bus. It is mutually exclusive from AS16 field. If both ABSWP and AS16 are set, AS16 takes priority. 0 For all port sizes, the most significant bit of the memory address during LALE assertion appears on the LAD[0] data bus line, while less significant bits appear on lines to the right of this, with the least significant bit appearing on the LAD[15] line. 1 LAD[0:7] MSB now muxes the least significant byte of address [24:31] and LAD[8:15] muxes the next least significant byte of address [16:23].
13	AS16	Address shift for 16-bit port size. 0 For both port sizes the most-significant bit of the memory address during LALE assertion appears on the LAD[0] signal, while less-significant bits appear on subsequent signals, with the least-significant bit appearing on line LAD[15]. 1 Same address bit assignment as AS16 = 0 for 32-bit port sizes. However, for port sizes smaller than 32 bits, the least-significant address bits (1:10) are driven on LA[22:31], rest 16 bits of the valid 26-bit memory address are driven on LAD[0:15].
14	LPBSE	Enables parity byte select on $\overline{LGTA}$/$\overline{LFRB}$/LGPL4/LUPWAIT/LPBSE signal. 0 Parity byte select is disabled. $\overline{LGTA}$/LGPL4/LPBSE signal is available for memory control as LGPL4 (output) or $\overline{LGTA}$/$\overline{LFRB}$/LUPWAIT (input). 1 Parity byte select is enabled. LPBSE signal is dedicated as the parity byte select output, and $\overline{LGTA}$/$\overline{LFRB}$/LUPWAIT is disabled.
15	EPAR	Determines odd or even parity. Writing GPCM or UPM controlled memory with EPAR = 1 and reading the memory with EPAR = 0 generates parity errors for testing. 0 Odd parity; normal, odd-parity ECC 1 Even parity; inverted, even-parity ECC

Table 12-22. LBCR Field Descriptions (continued)

Bits	Name	Description
16–23	BMT	Bus monitor timing. Defines the bus monitor time-out period. The number of LCLK clock cycles to count down before a time-out error is generated is given by: if BMT = 0, then bus cycles = 256 × PS if BMT ≠ 0, then bus cycles = BMT × PS where PS is set according to LBCR[BMTPS]. The value of bus cycles must not be less than 40 bus cycles for reliable operation. When BMT = 0, bus cycles = 256 × PS.
24–27	—	Reserved
28–31	BMTPS	Bus monitor timer prescale. Defines the multiplier, PS, to scale LBCR[BMT] for determining bus time-outs. 0000 PS = 8 0001 PS = 16 0010 PS = 32 0011 PS = 64 0100 PS = 128 0101 PS = 256 0110 PS = 512 0111 PS = 1024 1000 PS = 2048 1001 PS = 4096 1010 PS = 8192 1011 PS = 16,384 1100 PS = 32,768 1101 PS = 65,536 1110 PS = 131,072 1111 PS = 262,144

12.3.1.16 Clock Ratio Register (LCRR)

The clock ratio register, shown in Figure 12-20, sets the platform clock to eLBC bus frequency ratio. It also provides configuration bits for extra delay cycles for address and control signals.

NOTE

For proper operation of the system, it is required that this register setting will not be altered while local bus memories or devices are being accessed. Special care needs to be taken when running instructions from an eLBC memory.

Offset 0x0D4 Access: Read/Write

	0								13	14	15	16				26	27	31
R/W	—									EADC		—					CLKDIV	
Reset	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	*n n* 0 0

Figure 12-20. Clock Ratio Register (LCRR)

Table 12-23 describes LCRR fields.

Table 12-23. LCRR Field Descriptions

Bits	Name	Description
0–13	—	Reserved.
14–15	EADC	External address delay cycles of LCLK. Defines the number of cycles for the assertion of LALE. 00 4 01 1 10 2 11 3
16–26	—	Reserved
27–31	CLKDIV	Clock divider. Sets the frequency ratio between the platform clock and the local bus clock. Only the values shown below are allowed. **Note:** It is critical that no transactions are being executed via the local bus while CLKDIV is being modified. As such, prior to modification, the user must ensure that code is not executing out of the local bus. Once LCRR[CLKDIV] is written, the register should be read, and then an **isync** should be executed. 00000–00001 Reserved 00010 4 00011 Reserved 00100 8 (default for boot ROM set to FCM) 00101–00111 Reserved 01000 16 (default for boot ROM set to GPCM) 01001–11111 Reserved

12.3.1.17 Flash Mode Register (FMR)

The local bus Flash mode register (FMR), shown in Figure 12-21, controls global operation of the FCM.

Offset 0x0E0 Access: Read/Write

	0–15	16–19	20	21–22	23	24–25	26–27	28–29	30–31
R/W	—	CWTO	BOOT	—	ECCM	—	AL	—	OP
Reset	0000 0000 0000 0000	0000	R[1]	00	0	00	00	00	00

Figure 12-21. Flash Mode Register

[1] Bit R (field BOOT) is set if power-on-reset configuration selects FCM as the boot ROM target.

Table 12-24 describes FMR fields.

Table 12-24. FMR Field Descriptions

Bits	Name	Description
0–15	—	Reserved
16–19	CWTO	Command wait time-out. For FCM commands that wait on $\overline{\text{LFRB}}$ being sampled high (CW0, CW1, RBW, and RSW), FCM pauses execution of the instruction sequence until either $\overline{\text{LFRB}}$ is sampled high, or a timer controlled by CTO expires, whichever occurs first. The time-out in the latter case is as follows: 0000 256 cycles of LCLK 0001 512 cycles of LCLK 0010 1024 cycles of LCLK 0011 2048 cycles of LCLK 0100 4096 cycles of LCLK 0101 8192 cycles of LCLK 0110 16,384 cycles of LCLK 0111 32,768 cycles of LCLK 1000 65,536 cycles of LCLK 1001 131,072 cycles of LCLK 1010 262,144 cycles of LCLK 1011 524,288 cycles of LCLK 1100 1,048,576 cycles of LCLK 1101 2,097,152 cycles of LCLK 1110 4,194,304 cycles of LCLK 1111 8,388,608 cycles of LCLK
20	BOOT	Flash auto-boot load mode. During system boot from NAND Flash EEPROM, this bit remains set to alter the use of the FCM buffer RAM. Software should clear BOOT once FCM is to be restored to normal operation. Setting BOOT without auto-boot in progress only alters the mapping of the buffer RAM. 0 FCM is operating in normal functional mode, with an 8 Kbyte FCM buffer RAM. 1 eLBC has been configured—either from reset or by a special operation OP = 01—to autoload a 4-Kbyte boot block into the FCM buffer RAM, which maps only the 4 Kbytes of NAND Flash main data region comprising the boot block. Any access to the buffer RAM is delayed until the entire boot block has been loaded.
21–22	—	Reserved
23	ECCM	ECC mode. When hardware checking and/or generation of error correcting codes (ECC) is enabled (that is, when BR*n*[DECC] is 01 or 10, and full page transfers are specified with FBCR[BC] = 0), ECCM sets the ECC block size and position of the ECC code word(s) in the NAND Flash spare region for both checking and generation functions. The format of the ECC code word conforms with the Samsung/Toshiba spare region assignment specifications. 0 ECC is checked/calculated over 512-Byte blocks. A 24-bit ECC is assigned to spare region bytes at offsets (N × 16) + 6 through (N × 16) + 8 for spare region N, N = 0–3. 1 ECC is checked/calculated over 512-Byte blocks. A 24-bit ECC is assigned to spare region bytes at offsets (N × 16) + 8 through (N × 16) + 10 for spare region N, N = 0–3.
24–25	—	Reserved

Table 12-24. FMR Field Descriptions (continued)

Bits	Name	Description
26–27	AL	Address length. AL sets the number of address bytes issued during page address (PA) operations. However, the number of address bytes issued for column address (CA) operations is determined by the device page size (for OR*n*[PGS] = 0, 1 CA byte is issued; for OR*n*[PGS] = 1, 2 CA bytes are issued). 00 2 bytes are issued for page addresses, thus a total of 3 (OR*n*[PGS] = 0) or 4 (OR*n*[PGS] = 1) address bytes are issued for a {CA,PA} sequence 01 3 bytes are issued for page addresses, thus a total of 4 (OR*n*[PGS] = 0) or 5 (OR*n*[PGS] = 1) address bytes are issued for a {CA,PA} sequence 10 4 bytes are issued for page addresses, thus a total of 5 (OR*n*[PGS] = 0) or 6 (OR*n*[PGS] = 1) address bytes are issued for a {CA,PA} sequence 11 Reserved
28–29	—	Reserved
30–31	OP	Flash operation. For OP not equal to 00, a special operation is triggered on the next write to LSOR or dummy access to a bank controlled by FCM. Once a special operation has commenced, OP is automatically reset to 00 by FCM. Individual blocks may be temporarily unlocked for erase and reprogramming operations. 00 Normal operation. All read and write accesses to banks controlled by FCM access the shared FCM buffer RAM. No bus activity is caused by this operation. 01 Simulate auto-boot block loading, and set FMR[BOOT]. Boot block loading occurs from the bank triggered on the special operation, therefore the appropriate bank configuration must be initialized prior to issuing this operation. 10 Execute the command sequence contained in FIR, but with write protection enabled (pin $\overline{\text{LFWP}}$ asserted low) so that all Flash blocks are protected from accidental erasure and reprogramming. 11 Execute the command sequence contained in FIR, but permit the single block identified by FBAR[BLK] to be erased or reprogrammed, with pin $\overline{\text{LFWP}}$ remaining high during the access.

12.3.1.18 Flash Instruction Register (FIR)

The local bus Flash instruction register (FIR), shown in Figure 12-22, holds a sequence of up to eight instructions for issue by the FCM. Setting FMR[OP] non-zero and writing LSOR or accessing a bank controlled by FCM causes FCM to read FIR 4 bits at a time, starting at bit 0 and continuing with adjacent 4-bit opcodes, until only NOP opcodes remain. The programmed instruction sequence of OP0, OP1,..., OP7 is performed on the activated bank, using the data buffer addressed by FPAR. If LTEIR[CCI] = 1 and LTEDR[CCD] = 0, eLBC will generate an interrupt once the entire sequence has completed, and software should examine LTEATR and clear its V bit.

Software must not alter the contents of the addressed FCM buffer, FIR, MDR, FCR, FBAR, FPAR, or FBCR while an operation is in progress—or eLBC will behave unpredictably—but software can freely modify the contents of any currently unused FCM RAM buffer in preparation for the next operation.

Offset 0x0E4 Access: Read/Write

	0–3	4–7	8–11	12–15	16–19	20–23	24–27	28–31
R/W	OP0	OP1	OP2	OP3	OP4	OP5	OP6	OP7
Reset	All zeros							

Figure 12-22. Flash Instruction Register

Table 12-25 describes FIR fields.

Table 12-25. FIR Field Descriptions

Bits	Name	Description
0–3	OP0	FCM operation codes. OP0 is executed first, followed by OP1, through to OP7. 0000 NOP—No-operation and end of operation sequence 0001 CA—Issue current column address as set in FPAR, with length set by ORx[PGS] 0010 PA—Issue current block+page address as set in FBAR and FPAR, with length set by FMR[AL] 0011 UA—Issue user-defined address byte from next AS field in MDR 0100 CM0—Issue command from FCR[CMD0] 0101 CM1—Issue command from FCR[CMD1] 0110 CM2—Issue command from FCR[CMD2] 0111 CM3—Issue command from FCR[CMD3] 1000 WB—Write FBCR bytes of data from current FCM buffer to Flash device 1001 WS—Write one byte (8b port) of data from next AS field of MDR to Flash device 1010 RB—Read FBCR bytes of data from Flash device into current FCM RAM buffer 1011 RS—Read one byte (8b port) of data from Flash device into next AS field of MDR 1100 CW0—Wait for $\overline{\text{LFRB}}$ to return high or time-out, then issue command from FCR[CMD0] 1101 CW1—Wait for $\overline{\text{LFRB}}$ to return high or time-out, then issue command from FCR[CMD1] 1110 RBW—Wait for $\overline{\text{LFRB}}$ to return high or time-out, then read FBCR bytes of data from Flash device into current FCM RAM buffer 1111 RSW—Wait for $\overline{\text{LFRB}}$ to return high or time-out, then read one byte (8b port) of data from Flash device into next AS field of MDR
4–7	OP1	
8–11	OP2	
12–15	OP3	
16–19	OP4	
20–23	OP5	
24–27	OP6	
28–31	OP7	

12.3.1.19 Flash Command Register (FCR)

The local bus Flash command register (FCR), shown in Figure 12-23, holds up to four NAND Flash EEPROM command bytes that may be referenced by opcodes in FIR during FCM operation. The values of the commands should follow the manufacturer's datasheet for the relevant NAND Flash device.

Offset 0x0E8 Access: Read/Write

	0 – 7	8 – 15	16 – 23	24 – 31
R W	CMD0	CMD1	CMD2	CMD3
Reset	All zeros			

Figure 12-23. Flash Command Register

Table 12-26 describes FCR fields.

Table 12-26. FCR Field Descriptions

Bits	Name	Description
0–7	CMD0	General purpose FCM Flash command byte 0. Opcodes in FIR that issue command index 0 write CMD0 to the NAND Flash command/data bus.
8–15	CMD1	General purpose FCM Flash command byte 1. Opcodes in FIR that issue command index 1 write CMD1 to the NAND Flash command/data bus.

Table 12-26. FCR Field Descriptions (continued)

Bits	Name	Description
16–23	CMD2	General purpose FCM Flash command byte 2. Opcodes in FIR that issue command index 2 write CMD2 to the NAND Flash command/data bus.
24–31	CMD3	General purpose FCM Flash command byte 3. Opcodes in FIR that issue command index 3 write CMD3 to the NAND Flash command/data bus.

12.3.1.20 Flash Block Address Register (FBAR)

The local bus Flash block address register (FBAR), shown in Figure 12-24, locates the NAND Flash block index for the page currently accessed.

Figure 12-24. Flash Block Address Register

Table 12-27 describes FBAR fields.

Table 12-27. FBAR Field Descriptions

Bits	Name	Description
0–7	—	Reserved
8–31	BLK	Flash block address. The size of the NAND Flash, as configured in OR*n*[PGS] and FMR[AL], determines the number of bits of BLK that are issued to the EEPROM during block address phases.

12.3.1.21 Flash Page Address Register (FPAR)

The local bus Flash page address register (FPAR), shown in Figure 12-25 and Figure 12-26, locates the current NAND Flash page in both the external NAND Flash device and FCM buffer RAM.

Figure 12-25. Flash Page Address Register, Small Page Device (ORx[PGS] = 0)

Offset 0x0F0 Access: Read/Write

	0–13	14–19	20	21–31
R/W	—	PI	MS	CI
Reset		All zeros		

Figure 12-26. Flash Page Address Register, Large Page Device (ORx[PGS] = 1)

Table 12-28 describes FPAR fields for small page devices.

Table 12-28. FPAR Field Descriptions, Small Page Device (ORx[PGS] = 0)

Bits	Name	Description
0–16	—	Reserved
17–21	PI	Page index. PI indexes the page in NAND Flash EEPROM at the current block defined by FBAR, and locates the corresponding transfer buffer in the FCM buffer RAM. The 3 LSBs of PI index one of the eight 1 Kbyte buffers in the FCM buffer RAM as follows: 000 The page is transferred to/from FCM buffer 0, address offsets 0x0000–0x03FF 001 The page is transferred to/from FCM buffer 1, address offsets 0x0400–0x07FF 010 The page is transferred to/from FCM buffer 2, address offsets 0x0800–0x0BFF 011 The page is transferred to/from FCM buffer 3, address offsets 0x0C00–0x0FFF 100 The page is transferred to/from FCM buffer 4, address offsets 0x1000–0x13FF 101 The page is transferred to/from FCM buffer 5, address offsets 0x1400–0x17FF 110 The page is transferred to/from FCM buffer 6, address offsets 0x1800–0x1BFF 111 The page is transferred to/from FCM buffer 7, address offsets 0x1C00–0x1FFF
22	MS	Main/spare region locator. In the case that FBCR[BC] = 0, MS is treated as 0. 0 Data is transferred to/from the main region of the FCM buffer; that is, the first 512 bytes of the buffer are used as the starting address. 1 Data is transferred to/from the spare region of the FCM buffer; that is, the second 512 bytes of the buffer are used as the starting address, but only an initial 16 bytes of spare region are defined.
23–31	CI	Column index. CI indexes the first byte to transfer to/from the main or spare region of the NAND Flash EEPROM and corresponding transfer buffer. In the case that FBCR[BC] = 0, CI is treated as 0. For MS = 0, CI can range 0x000–0x1FF; for MS = 1, CI can range 0x000–0x00F.

Table 12-29 describes FPAR fields for large page devices.

Table 12-29. FPAR Field Descriptions, Large Page Device (ORx[PGS] = 1)

Bits	Name	Description
0–13	—	Reserved
14–19	PI	Page index. PA indexes the page in NAND Flash EEPROM at the current block defined by FBAR, and locates the corresponding transfer buffer in the FCM buffer RAM. The LSB of PI indexes one of the two 4 Kbyte buffers in the FCM buffer RAM as follows: 0 The page is transferred to/from FCM buffer 0, address offsets 0x0000–0x0FFF 1 The page is transferred to/from FCM buffer 1, address offsets 0x1000–0x1FFF

Table 12-29. FPAR Field Descriptions, Large Page Device (ORx[PGS] = 1) (continued)

Bits	Name	Description
20	MS	Main/spare region locator. In the case that FBCR[BC] = 0, MS is treated as 0. 0 Data is transferred to/from the main region of the FCM buffer; that is, the first 2048 bytes of the buffer are used as the starting address. 1 Data is transferred to/from the spare region of the FCM buffer; that is, the second 2048 bytes of the buffer are used as the starting address, but only an initial 64 bytes of spare region are defined.
21–31	CI	Column index. CI indexes the first byte to transfer to/from the main or spare region of the NAND Flash EEPROM and corresponding transfer buffer. In the case that FBCR[BC] = 0, CI is treated as 0. For MS = 0, CI can range 0x000–0x7FF; for MS = 1, CI can range 0x000–0x03F.

12.3.1.22 Flash Byte Count Register (FBCR)

The local bus Flash byte count register (FBCR), shown in Figure 12-27, defines the size of FCM block transfers for reads and writes to the NAND Flash EEPROM.

Figure 12-27. Flash Byte Count Register

Table 12-30 describes FBCR fields.

Table 12-30. FBCR Field Descriptions

Bits	Name	Description
0–19	—	Reserved
20–31	BC	Byte count determines how many bytes are transferred by the FCM during data read (RB) or data write (WB) opcodes. The first byte accessed in the NAND Flash EEPROM is located by the FPAR register, and successive bytes are transferred until either BC bytes have been counted, or the end of the spare region of the currently addressed Flash page has been reached. If BC = 0, an entire Flash page and its spare region will be transferred by FCM, in which case FPAR[MS] and FPAR[CI] are treated as zero regardless of their values. BC = 0 is the only setting that permits FCM to generate and check ECC.

12.3.1.23 Flash ECC Block*n* Register (FECC0–FECC3)

The local bus Flash ECC block*n* register (FECC*n*), shown in Figure 12-28, specifies the ECC value calculated during writes or reads by eLBC. It can be used for verify after write feature in software. Note that the valid bit sets before the command completion event and hence the correct ECC could be read before actual completion of writes/reads.

Offset FECC0: 0x100 Access: Read Only
FECC1: 0x104
FECC2: 0x108
FECC3: 0x10C

	0	1 – 7	8 – 31
R	V	—	ECC
W			
Reset		All zeros	

Figure 12-28. Flash ECC Block*n* Register (FECC0–FECC3)

Table 12-31. FECC*n* Field Descriptions

Bits	Name	Description
0	V	Valid bit. This bit denotes that the ECC stored in this register is valid. It is set for full page write/read transfers if ECC generation/checking is enabled in BR*n*[DECC].
1–7	—	Reserved
8–31	ECC	24 bit ECC; For n^{th} 512 bytes of a page in case of large page or for $(4k + n)^{th}$ 512 byte page for small page where k = 0,1,2,...). It stores calculated ECC value during writes/reads.

12.4 Functional Description

The eLBC allows the implementation of memory systems with very specific timing requirements.

- The GPCM provides interfacing for simpler, lower-performance memories and memory-mapped devices. It has inherently lower performance because it does not support bursting. For this reason, GPCM-controlled banks are used primarily for boot-loading from NVRAM or NOR Flash, and access to low-performance memory-mapped peripherals.
- The FCM interfaces the eLBC to NAND Flash EEPROMs with 8-bit data bus. The FCM has an automatic boot-loading feature that allows the CPU to boot from high density EEPROM, loading the boot block into 4 Kbytes of RAM for execution of the first level boot code. Following boot, FCM provides a flexible instruction sequencer that allows a user-defined command, address, and data transfer sequence of up to 8 steps to be executed against a memory-mapped buffer RAM. Programmable set-up time, hold time, and wait states permit the FCM to maximize the performance of NAND Flash block transfers, which can proceed in parallel with software processing of the multiple RAM buffers. A single-pass ECC engine in the FCM permits zero-overhead error checking, reporting, and correction in both boot blocks and page data transfers if enabled.
- The UPM supports refresh timers, address multiplexing of the external bus, and generation of programmable control signals for row address and column address strobes, to allow for a minimal glue logic interface to DRAMs, burstable SRAMs, and almost any other kind of peripheral with asynchronous timing or single data rate clocking. The UPM can be used to generate flexible, user-defined timing patterns for control signals that govern a memory device. These patterns define how the external control signals behave during a read, write, burst-read, or burst-write access. Refresh timers are also available to periodically initiate user-defined refresh patterns.

Figure 12-29. Basic Operation of Memory Controllers in the eLBC

Each memory bank (chip select) can be assigned to any of these three types of machines through the machine select bits of the base register for that bank (BR*n*[MSEL]), as illustrated in Figure 12-29. If a bank match occurs, the corresponding machine (GPCM, FCM, or UPM) then takes ownership of the external signals that control the access and maintains control until the transaction ends.

NOTE

Different machines (FCM/GPCM/UPM) share the address, data, and control signals. While the eLBC is servicing a transaction, subsequent transactions are queued until the current transaction has completed.

12.4.1 Basic Architecture

The following subsections describe the basic architecture of the eLBC.

12.4.1.1 Address and Address Space Checking

The defined base addresses are written to the BR*n* registers, while the corresponding address masks are written to the OR*n* registers. Each time a local bus access is requested, the internal transaction address is compared with each bank. Addresses are decoded by comparing the 17 MSBs of the address, masked by OR*n*[AM], with the base address for each bank (BR*n*[BA]). If a match is found on a memory controller bank, the attributes defined in the BR*n* and OR*n* for that bank are used to control the memory access. If a match is found in more than one bank, the lowest-numbered bank handles the memory access (that is, bank 0 has priority over bank 1).

12.4.1.2 External Address Latch Enable Signal (LALE)

The local bus uses a multiplexed address/data bus. Therefore the eLBC must distinguish between address and data phases, which take place on the same bus (LAD pins). The LALE signal, when asserted, signifies an address phase during which the eLBC drives the memory address on the LAD pins. An external address latch uses this signal to capture the address and provide it to the address pins of the memory or peripheral device. When LALE is negated, LAD then serves as the (bi-directional) data bus for the access. Any address phase initiates the assertion of LALE, which has a programmable duration of between 1 and 4 bus clock cycles.

To ensure adequate hold time on the external address latch, LALE negates earlier than the address changes on LAD during address phases. By default, LALE negates earlier by 1 platform clock period. For example, if the platform clock is operating at 533 MHz, then 1.8 ns of address hold time is introduced. However, at higher frequencies, the duration of the shortened LALE pulse may not meet the minimum latch enable pulse width specifications of some latches. In such cases, setting LBCR[AHD] = 1 increases the LALE pulse width by ½ platform clock cycle, but decreases the address hold time by the same amount. If both longer hold time and longer LALE pulse duration are needed, then the address phase can be extended using the ORn[EAD] and LCRR[EADC] fields, and the LBCR[AHD] bit can be left at 0. However, this will add latency to all address tenures.

The frequency of LALE assertion varies across the three memory controllers:

- For GPCM, every assertion of $\overline{\text{LCS}n}$ is considered an independent access, and accordingly, LALE asserts prior to each such access. For example, GPCM driving an 8-bit port would assert LALE and $\overline{\text{LCS}n}$ 32 times in order to satisfy a 32-byte cache line transfer.
- For FCM, LALE asserts prior to each multi-command operation sequence, but LALE can be ignored on NAND Flash EEPROM accesses as the signal does *not* enable address latching in such devices. The value on the LAD and LA pins during LALE assertion is driven low-impedance, but otherwise not defined for FCM banks.
- In the case of UPM, the frequency of LALE assertion depends on how the UPM RAM is programmed. UPM single accesses typically assert LALE once, upon commencement, but it is possible to program UPM to assert LALE several times, and to change the values of LA*n* with and without LALE being involved.

In general, when using the GPCM controller it is typically required to use both LA and the latched version of LAD to capture the entire address during LALE phases. The UPMs may require LA if the eLBC is generating its own burst address sequence.

To illustrate how a large transaction is handled by the eLBC, Figure 12-30 shows eLBC signals for the GPCM performing a 32-byte write starting at address 0x1234_5420. Note that during each of the 32

assertions of LALE, LA[16:31] and LAD[0:15] together drive the address, but during data phases, only LAD[0:7] and LDP[0] are driven with valid data and parity, respectively.

Note: All address and signal values are shown in hexadecimal.
D(Bk) = k^{th} of 32 data bytes, P(Bk) = parity bit of kth data byte.

Figure 12-30. Example of 8-Bit GPCM Writing 32 Bytes to Address 0x1234_5420

If the RCW is loaded by the eLBC, LALE may remain at an unknown value for up to 8 cycles after PORESET negation. Thus, LALE should be ignored for 8 CLKIN/PCI_SYNC_IN cycles after PORESET negation. In general, it is recommended that a latch be implemented for this adjustment and not a state machine triggered by LALE.

If the RCW is not loaded by the eLBC (for example, I2C or hard-coded options are used), then LALE is at an unknown value until the PLL is locked and should be ignored until the negation of HRESET.

12.4.1.3 Data Transfer Acknowledge (TA)

The three memory controllers in the eLBC generate an internal transfer acknowledge signal, TA, to allow data on LAD to be either sampled (for reads) or changed (on writes). The data sampling/data change always occurs at the end of the bus cycle in which the eLBC asserts TA internally. In eLBC debug mode, TA is also visible externally on the MDVAL pin. The GPCM controller automatically generates TA according to the timing parameters programmed for them in the option and mode registers; FCM generates TA whenever data read and write instructions are executed out of register FIR; a UPM generates TA only when a UPM pattern has the UTA RAM word bit set. Figure 12-31 shows LALE, TA (internal), and $\overline{\text{LCS}n}$. Note that TA and LALE are never asserted together, and that for the duration of LALE, $\overline{\text{LCS}n}$ (or any other control signal) remains negated or frozen.

Figure 12-31 shows basic eLBC bus cycle with LALE, TA, and $\overline{\text{LCS}}$n and PLL bypass.

Figure 12-31. Basic eLBC Bus Cycle with LALE, TA, and $\overline{\text{LCS}n}$ (PLL Bypass)

12.4.1.4 Data Buffer Control (LBCTL)

The memory controller provides a data buffer control signal for the local bus (LBCTL). This signal is activated when a GPCM-, FCM-, or UPM-controlled bank is accessed. LBCTL can be disabled by setting OR*n*[BCTLD]. LBCTL can be further configured by LBCR[BCTLC] to act as an extra $\overline{\text{LWE}}$ or an extra $\overline{\text{LOE}}$ signal when in GPCM mode.

If LBCTL is configured as a data buffer control (LBCR[BCTLC] = 00), the signal is asserted (high) on the rising edge of the bus clock on the first cycle of the memory controller operation, coincident with LALE. If the access is a write, LBCTL remains high for the whole duration. However, if the access is a read, LBCTL is negated (low) with the negation of LALE so that the memory device is able to drive the bus. If back-to-back read accesses are pending, LBCTL is asserted (high) one bus clock cycle before the next transaction starts (that is, one bus clock cycle before LALE) to allow a whole bus cycle for the bus to turn around before the next address is driven.

12.4.1.5 Parity Generation and Checking (LDP)

Parity can be configured for any GPCM or UPM bank by programming BR*n*[DECC]. Parity is generated and checked on a per-byte basis using LDP[0:1] for the bank if BR*n*[DECC] = 01 (normal parity). Byte lane parity on LDP[0:1] is generated regardless of the BR*n*[DECC] setting.

FCM calculates an ECC over 512-byte blocks, and hence does not use the LDP[0:1] pins. The setting of BR*n*[DECC] = 01 enables ECC checking only, while BR*n*[DECC] = 10 enables ECC generation and checking; in either case, LBCR[EPAR] determines the global type of block parity for ECC (odd or even).

12.4.1.6 Bus Monitor

A bus monitor is provided to ensure that each transaction is terminated within a reasonable (user defined) period. When a transaction starts, the bus monitor starts counting down from the time-out value (LBCR[BMT] × LBCR[BMTPS]) until a data beat is acknowledged on the bus. It then reloads the time-out value and resumes the countdown until the data tenure completes and then idles if there is no pending transaction. Setting LTEDR[BMD] disables bus monitor error checking (that is, the LTESR[BM] bit is not set by a bus monitor time-out); however, the bus monitor is still active and can generate a UPM exception (as noted in Section 12.4.4.1.4, “Exception Requests,”) or terminate a GPCM access.

It is very important to ensure that the value of LBCR[BMT] is not set too low; otherwise spurious bus time-outs may occur during normal operation—resulting in incomplete data transfers. Accordingly, the time-out value represented by the LBCR[BMT], LBCR[BMTPS] pair must not be set below 40 bus cycles for time-out under any circumstances.

NOTE

When the FCM is in the middle of a long transaction (such as NAND erase, write, and so on), another transaction on the GPCM or UPM will trigger the bus monitor to start, even though the GPCM or UPM is waiting for the FCM to finish. If the bus monitor times out, it could corrupt the current NAND Flash operation as well as terminate the GPCM or UPM operation. To avoid such cases, it is recommended that while using FCM the bus monitor timeout be programmed to its maximum setting of LBCR[BMT] = 0 and LBCR[BMTPS] = 0xF.

12.4.1.7 PLL Bypass Mode

In PLL bypass mode, eLBC drives new address, data, and control signals effectively on falling edges of LCLK, but continues to sample synchronous read data on rising edges of LCLK to maximize the set-up margin for reads. An illustration of GPCM or UPM timing is shown in Figure 12-32.

NOTE

Since LCLK is not used for NAND Flash EEPROMs controlled by FCM, the eLBC drives and samples data on the falling edge on FCM controlled banks.

Figure 12-32 shows GPCM or UPM timing with PLL bypass mode.

Figure 12-32. eLBC Bus Cycles in PLL-Bypassed Mode (GPCM and UPM only)

12.4.2 General-Purpose Chip-Select Machine (GPCM)

The GPCM allows a minimal glue logic and flexible interface to SRAM, EPROM, FEPROM, ROM devices, and external peripherals. The GPCM contains two basic configuration register groups—BR*n* and OR*n*.

Figure 12-33 shows a simple connection between an 8-bit port size SRAM device and the eLBC in GPCM mode. Byte-write enable signals ($\overline{\text{LWE}}$) are available for each byte written to memory. Also, the output enable signal ($\overline{\text{LOE}}$) is provided to minimize external glue logic. On system reset, a global (boot) chip-select is available that provides a boot ROM chip-select ($\overline{\text{LCS0}}$) prior to the system being fully configured.

Figure 12-33. Enhanced Local Bus to GPCM Device Interface

Figure 12-34 shows $\overline{\text{LCS}}$ as defined by the setup time required between the address lines and $\overline{\text{CE}}$. The user can configure OR*n*[ACS] to specify $\overline{\text{LCS}}$ to meet this requirement. Generally, the attributes for the memory cycle are taken from OR*n*. These attributes include the CSNT, ACS, XACS, SCY, TRLX, EHTR, and SETA fields.

Figure 12-34 shows GPCM basic read timing with PLL bypass.

Figure 12-34. GPCM Basic Read Timing (XACS = 0, ACS = 1x, TRLX = 0)

12.4.2.1 GPCM Read Signal Timing

The basic GPCM read timing parameters that may be set by the OR*n* attributes are shown in Figure 12-35. The read access cycle commences upon latching of the memory address (LALE negated), and concludes when LBCTL returns high to turn the local bus around for a subsequent address phase. Read data is captured on the rising edge of LCLK when TA is asserted. $\overline{\text{LOE}}$ and $\overline{\text{LCS}n}$ negate high simultaneously, in some cases before the end of the read access to provide additional hold time for the external memory.

Figure 12-35 shows GPCM general read timing parameters with PLL bypass.

Notes:
t_{RC} = Read cycle time.
t_{ARCS} = Address valid to read chip-select time.
t_{AOE} = Address valid to output enable time.
t_{CSRP} = Read chip-select assertion period.
t_{OEN} = Output enable negated time.

Figure 12-35. GPCM General Read Timing Parameters with PLL Bypass

Table 12-32 lists the signal timing parameters for a GPCM read access as the option register attributes are varied.

Table 12-32. GPCM Read Control Signal Timing

Option Register Attributes				Signal Timing (LCLK Clock Cycles)				
TRLX	EHTR	XACS	ACS	t_{ARCS}	t_{CSRP}	t_{AOE}	t_{OEN}	t_{RC}
0	0	0	0X	0	2 + SCY	1	0	2 + SCY
0	0	0	10	¼	1¾ + SCY	1	0	2 + SCY
0	0	0	11	½	1½ + SCY	1	0	2 + SCY
0	0	1	0X	0	2 + SCY	1	0	2 + SCY
0	0	1	10	1	1 + SCY	1	0	2 + SCY
0	0	1	11	2	1 + SCY	2	0	3 + SCY

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Table 12-32. GPCM Read Control Signal Timing (continued)

Option Register Attributes				Signal Timing (LCLK Clock Cycles)				
TRLX	EHTR	XACS	ACS	t_{ARCS}	t_{CSRP}	t_{AOE}	t_{OEN}	t_{RC}
0	1	0	0X	0	2 + SCY	1	1	3 + SCY
0	1	0	10	¼	1¾ + SCY	1	1	3 + SCY
0	1	0	11	½	1½ + SCY	1	1	3 + SCY
0	1	1	0X	0	2 + SCY	1	1	3 + SCY
0	1	1	10	1	1 + SCY	1	1	3 + SCY
0	1	1	11	2	1 + SCY	2	1	4 + SCY
1	0	0	0X	0	2 + 2 × SCY	1	4	6 + 2 × SCY
1	0	0	10	1¼	1¾ + 2 × SCY	2	4	7 + 2 × SCY
1	0	0	11	1½	1½ + 2 × SCY	2	4	7 + 2 × SCY
1	0	1	0X	0	2 + 2 × SCY	1	4	6 + 2 × SCY
1	0	1	10	2	1 + 2 × SCY	2	4	7 + 2 × SCY
1	0	1	11	3	1 + 2 × SCY	3	4	8 + 2 × SCY
1	1	0	0X	0	2 + 2 × SCY	1	8	10 + 2 × SCY
1	1	0	10	1¼	1¾ + 2 × SCY	2	8	11 + 2 × SCY
1	1	0	11	1½	1½ + 2 × SCY	2	8	11 + 2 × SCY
1	1	1	0X	0	2 + 2 × SCY	1	8	10 + 2 × SCY
1	1	1	10	2	1 + 2 × SCY	2	8	11 + 2 × SCY
1	1	1	11	3	1 + 2 × SCY	3	8	12 + 2 × SCY

12.4.2.2 GPCM Write Signal Timing

The basic GPCM write timing parameters that may be set by the OR*n* attributes are shown in Figure 12-36. The write access cycle commences upon latching of the memory address (LALE negated), and concludes when $\overline{\text{LCS}n}$ returns high. LBCTL remains stable for the entire cycle to drive data onto any secondary data bus. Write data becomes invalid following the falling edge of TA. $\overline{\text{LWE}}$ may, in some cases, negate high before the end of the write access to provide additional hold time for the external memory.

Figure 12-36 shows GPCM general write timing parameters with PLL bypass.

Notes:
t_{WC} = Write cycle time.
t_{AWCS} = Address valid to write chip-select time.
t_{AWE} = Address valid to write enable time.
t_{CSWP} = Write chip-select assertion period.
t_{WEN} = Write enable negated time wrt chip-sele

Figure 12-36. GPCM General Write Timing Parameters

Table 12-33 lists the signal timing parameters for a GPCM write access as the option register attributes are varied.

Table 12-33. GPCM Write Control Signal Timing

Option Register Attributes				Signal Timing (LCLK clock cycles)				
TRLX	XACS	ACS	CSNT	t_{AWCS}	t_{CSWP}	t_{AWE}	t_{WEN}	t_{WC}
0	0	00	0	0	2 + SCY	1	0	2 + SCY
0	0	10	0	¼	1¾ + SCY	1	0	2 + SCY
0	0	11	0	½	1½ + SCY	1	0	2 + SCY
0	1	00	0	0	2 + SCY	1	0	2 + SCY
0	1	10	0	1	1 + SCY	1	0	2 + SCY
0	1	11	0	2	1 + SCY	2	0	3 + SCY
0	0	00	1	0	2 + SCY	1	¼	2 + SCY
0	0	10	1	¼	1½ + SCY	1	0	1¾ + SCY
0	0	11	1	½	1¼ + SCY	1	0	1¾ + SCY
0	1	00	1	0	2 + SCY	1	¼	2 + SCY
0	1	10	1	1	¾ + SCY	1	0	1¾ + SCY
0	1	11	1	2	¾ + SCY	2	0	2¾ + SCY

Table 12-33. GPCM Write Control Signal Timing (continued)

Option Register Attributes				Signal Timing (LCLK clock cycles)				
TRLX	XACS	ACS	CSNT	t_{AWCS}	t_{CSWP}	t_{AWE}	t_{WEN}	t_{WC}
1	0	00	0	0	2 + 2 × SCY	1	0	2 + 2 × SCY
1	0	10	0	1¼	1¾ + 2 × SCY	2	0	3 + 2 × SCY
1	0	11	0	1½	1½ + 2 × SCY	2	0	3 + 2 × SCY
1	1	00	0	0	2 + 2 × SCY	1	0	2 + 2 × SCY
1	1	10	0	2	1 + 2 × SCY	2	0	3 + 2 × SCY
1	1	11	0	3	1 + 2 × SCY	3	0	4 + 2 × SCY
1	0	00	1	0	3 + 2 × SCY	1	1¼	3 + 2 × SCY
1	0	10	1	1¼	1½ + 2 × SCY	2	0	2¾ + 2 × SCY
1	0	11	1	1½	1¼ + 2 × SCY	2	0	2¾ + 2 × SCY
1	1	00	1	0	3 + 2 × SCY	1	1¼	3 + 2 × SCY
1	1	10	1	2	¾ + 2 × SCY	2	0	2¾ + 2 × SCY
1	1	11	1	3	¾ + 2 × SCY	3	0	3¾ + 2 × SCY

12.4.2.3 Chip-Select Assertion Timing

The banks selected to work with the GPCM support an option to drive the $\overline{\text{LCS}n}$ signal with different timings (with respect to the external address/data bus). $\overline{\text{LCS}n}$ can be driven in any of the following ways:

- Simultaneous with the latched memory address. (This refers to the externally latched address and not the address timing on LAD. That is, the chip select does not assert during LALE.)
- One quarter of a clock cycle later.
- One half of a clock cycle later.
- One clock cycle later (for LCRR[CLKDIV] = 2 (clock ratio of 4)), when OR*n*[XACS] = 1.
- Two clock cycles later, when OR*n*[XACS] = 1.
- Three clock cycles later, when OR*n*[XACS] = 1 and OR*n*[TRLX] = 1.

The timing diagram in Figure 12-34 shows two chip-select assertion timings.

12.4.2.3.1 Programmable Wait State Configuration

The GPCM supports internal generation of transfer acknowledge. It allows between zero and 30 wait states to be added to an access by programming OR*n*[SCY] and OR*n*[TRLX]. Internal generation of transfer acknowledge is enabled if OR*n*[SETA] = 0. If $\overline{\text{LGTA}}$ is asserted externally two bus clock cycles or more before the wait state counter has expired (to allow for synchronization latency), the current memory cycle is terminated by $\overline{\text{LGTA}}$; otherwise it is terminated by the expiration of the wait state counter. Regardless of the setting of OR*n*[SETA], wait states prolong the assertion duration of both $\overline{\text{LOE}}$ and $\overline{\text{LWE}n}$ in the same manner. When TRLX = 1, the number of wait states inserted by the memory controller is doubled from OR*n*[SCY] cycles to 2 × OR*n*[SCY] cycles, allowing a maximum of 30 wait states.

12.4.2.3.2 Chip-Select and Write Enable Negation Timing

Figure 12-33 shows a basic connection between the local bus and a static memory device. In this case, $\overline{\text{LCS}n}$ is connected directly to $\overline{\text{CE}}$ of the memory device. The $\overline{\text{LWE}}$[0:1] signals are connected to the respective $\overline{\text{WE}}$[1:0] signals on the memory device where each $\overline{\text{LWE}}$[0:1] signal corresponds to a different data byte.

Figure 12-37 shows GPCM basic write timing with PLL bypass.

Figure 12-37. GPCM Basic Write Timing
(XACS = 0, ACS = 00, CSNT = 1, SCY = 1, TRLX = 0)

As Figure 12-37 shows, the timing for $\overline{\text{LCS}n}$ is the same as for the latched address. The strobes for the transaction are supplied by $\overline{\text{LOE}}$ or $\overline{\text{LWE}n}$, depending on the transaction direction—read or write (write case shown in the figure). OR*n*[CSNT], along with OR*n*[TRLX], control the timing for the appropriate strobe negation in write cycles. When this attribute is asserted, the strobe is negated one quarter of a clock before the normal case. For example, when ACS = 00 and CSNT = 1, $\overline{\text{LWE}n}$ is negated one quarter of a clock earlier, as shown in Figure 12-37.

1. $\overline{\text{LCS}n}$ is affected by CSNT and TRLX only if ACS[0] is non zero. However, $\overline{\text{LWE}n}$ is affected independent of ACS.
2. When CSNT attribute is asserted, the strobe is negated one quarter of a clock before the normal case.
3. TRLX = 1 in conjunction with CSNT = 1, negates the $\overline{\text{LCS}n}$ and $\overline{\text{LWE}n}$ 1 + 1/4 cycle earlier.

For example, when ACS = 00, CSNT = 1 and TRLX = 0, $\overline{\text{LWE}n}$ is negated one quarter of a clock earlier and $\overline{\text{LCS}n}$ is negated normally as shown in Figure 12-37.

12.4.2.3.3 Relaxed Timing

OR*x*[TRLX] is provided for memory systems that require more relaxed timing between signals. Setting TRLX = 1 has the following effect on timing:

- An additional bus cycle is added between the address and control signals (but only if ACS is not equal to 00).
- The number of wait states specified by SCY is doubled, providing up to 30 wait states.
- The extended hold time on read accesses (EHTR) is extended further.
- $\overline{\text{LCS}n}$ signals are negated one cycle earlier during writes (but only if ACS is not equal to 00).
- $\overline{\text{LWE}}$[0:1] signals are negated one cycle earlier during writes.

Figure 12-38 shows relaxed timing read and write transactions.

Figure 12-38. GPCM Relaxed Timing Back-to-Back Reads with PLL Bypass (XACS = 0, ACS = 1x, SCY = 1, CSNT = 0, TRLX = 1, EHTR = 0)

The example in Figure 12-39 shows address and data multiplexing on LAD for a pair of writes issued consecutively.

Figure 12-39. GPCM Relaxed Timing Back-to-Back Writes with PLL Bypass (XACS = 0, ACS = 1x, SCY = 0, CSNT = 0, TRLX = 1)

When TRLX and CSNT are set in a write access, the $\overline{\text{LWE}}$[0:1] strobe signals are negated one clock earlier than in the normal case, as shown in Figure 12-40. If ACS ≠ 00, $\overline{\text{LCS}n}$ is also negated one clock earlier.

Figure 12-40. GPCM Relaxed Timing Write (XACS = 0, ACS = 10, SCY = 0, CSNT = 1, TRLX = 1)

Figure 12-41. GPCM Relaxed Timing Write
(XACS = 0, ACS = 00, SCY = 1, CSNT = 1, TRLX = 1)

12.4.2.3.4 Output Enable ($\overline{\text{LOE}}$) Timing

The timing of the $\overline{\text{LOE}}$ is affected only by TRLX. It always asserts and negates on the rising edge of the bus clock. $\overline{\text{LOE}}$ asserts either on the rising edge of the bus clock after $\overline{\text{LCS}n}$ is asserted or coinciding with $\overline{\text{LCS}n}$ (if XACS = 1 and ACS = 10 or ACS = 11). Accordingly, assertion of $\overline{\text{LOE}}$ can be delayed (along with the assertion of $\overline{\text{LCS}n}$) by programming TRLX = 1. $\overline{\text{LOE}}$ negates on the rising clock edge coinciding with $\overline{\text{LCS}n}$ negation

12.4.2.3.5 Extended Hold Time on Read Accesses

Slow memory devices that take a long time to disable their data bus drivers on read accesses should choose some combination of OR*n*[TRLX,EHTR]. Any access following a read access to the slower memory bank is delayed by the number of clock cycles specified in Table 12-7 in addition to any existing bus turnaround

cycle. The final bus turnaround cycle is automatically inserted by the eLBC for reads, regardless of the setting of OR*n*[EHTR]. Figure 12-42 shows GPCM read followed by read.

Figure 12-42. GPCM Read Followed by Read (TRLX = 0, EHTR = 0, Fastest Timing)

Figure 12-43 shows GPCM read followed by write.

Figure 12-43. GPCM Read Followed by Write (TRLX = 0, EHTR = 1, One-Cycle Extended Hold Time on Reads)

12.4.2.4 External Access Termination ($\overline{\text{LGTA}}$)

External access termination is supported by the GPCM using the asynchronous $\overline{\text{LGTA}}$ input signal, which is synchronized and sampled internally by the local bus. If, during assertion of $\overline{\text{LCS}n}$, the sampled $\overline{\text{LGTA}}$ signal is asserted, it is converted to an internal generation of transfer acknowledge, which terminates the current GPCM access (regardless of the setting of OR*n*[SETA]). $\overline{\text{LGTA}}$ should be asserted for at least one bus cycle to be effective in case it is synchronous (that is, meeting setup and hold), otherwise if asynchronous $\overline{\text{LGTA}}$, should be asserted for minimum 2 clock cycles. Note that because $\overline{\text{LGTA}}$ is synchronized, bus termination occurs two cycles after $\overline{\text{LGTA}}$ assertion, so in case of read cycle, the device still must drive data as long as $\overline{\text{LOE}}$ is asserted.

The user selects whether transfer acknowledge is generated internally or externally ($\overline{\text{LGTA}}$) by programming OR*n*[SETA]. Asserting $\overline{\text{LGTA}}$ always terminates an access, even if OR*n*[SETA] = 0 (internal transfer acknowledge generation), but it is the only means by which an access can be terminated if OR*n*[SETA] = 1.

In PLL bypass mode, the timing of $\overline{\text{LGTA}}$ is illustrated by the example in Figure 12-44.

Figure 12-44. External Termination of GPCM Access (PLL Bypass Mode)

12.4.2.5 GPCM Boot Chip-Select Operation

Boot chip-select operation allows address decoding for a boot ROM before system initialization. $\overline{\text{LCS0}}$ is the boot chip-select output; its operation differs from other external chip-select outputs after a system reset. When the core begins accessing memory after system reset, $\overline{\text{LCS0}}$ is asserted for every local bus access until BR0 or OR0 is reconfigured.

The boot chip-select also provides a programmable port size, which is configured during reset. The boot chip-select does not provide write protection. $\overline{\text{LCS0}}$ operates this way until the first write to OR0 and it can be used as any other chip-select register after the preferred address range is loaded into BR0. After the first write to OR0, the boot chip-select can be restarted only with a hardware reset. Table 12-34 describes the initial values of the boot bank in the memory controller.

Table 12-34. Boot Bank Field Values after Reset for GPCM as Boot Controller

Register	Field	Setting
BR0	BA	0000_0000_0000_0000_0
	PS	*From cfg_rom_loc*
	DECC	00
	WP	0
	MSEL	000
	—	—
	V	1
OR0	AM	0000_0000_0000_0000_0
	BCTLD	0
	CSNT	1
	ACS	11
	XACS	1
	SCY	1111
	SETA	0
	TRLX	1
	EHTR	1
	EAD	1

12.4.3 Flash Control Machine (FCM)

The FCM provides a glueless interface to parallel-bus NAND Flash EEPROM devices. The FCM contains three basic configuration register groups—BR*n*, OR*n*, and FMR.

Figure 12-45 shows a simple connection between an 8-bit port size NAND Flash EEPROM and the eLBC in FCM mode. Commands, address bytes, and data are all transferred on LAD[0:7][1], with $\overline{\text{LFWE}}$ asserted for transfers written to the device, or $\overline{\text{LFRE}}$ asserted for transfers read from the device. eLBC signals LFCLE and LFALE determine whether writes are of type command (only LFCLE asserted), address (only LFALE asserted), or write data (neither LFCLE nor LFALE asserted). The NAND Flash RDY/$\overline{\text{BSY}}$ pin is normally open-drain, and should be pulled high by a 4.7-KΩ resistor. On system reset, a global (boot)

1. Bit numbering reversal: LAD[0] (msb) connects to Flash IO[7], while LAD[7] (lsb) connects to IO[0].

chip-select is available that provides a boot ROM chip-select ($\overline{\text{LCS0}}$) prior to the system being fully configured.

Figure 12-45. Local Bus to 8-Bit FCM Device Interface

Basic read access timing for FCM is shown in Figure 12-46. Although LCLK is shown for reference, NAND Flash EEPROMs do not make use of the clock.

Figure 12-46. FCM Basic Page Read Timing
(PGS = 1, CSCT = 0, CST = 0, CHT = 1, RST = 1, SCY = 0, TRLX = 0, EHTR = 1)

Following the assertion of LALE, FCM asserts $\overline{\text{LCS}n}$ to commence a command sequence to the Flash device. After a delay of t_{CSCT}, the first command can be written to the device on assertion of $\overline{\text{LFWE}}$, followed by any parameters (typically address bytes and data), and concluded with a secondary command. In many cases, the second command initiates a long-running operation inside the Flash device, which pulls the wired-OR pin $\overline{\text{LFRB}}$ low to indicate that the device is busy. Since in Figure 12-46 FCM is now expecting a read response, it takes LBCTL low to turnaround any bus transceivers that are present. Upon $\overline{\text{LFRB}}$ indicating ready status, FCM asserts $\overline{\text{LFRE}}$ repeatedly to recover bytes of read data, and the bytes are stored in eLBC's FCM buffer RAM while an ECC is optionally computed on the bytes transferred. Finally, FCM negates $\overline{\text{LCS}n}$ and delays eLBC by t_{EHTR} before any subsequent memory access occurs.

12.4.3.1 FCM Buffer RAM

Read and write accesses to eLBC banks controlled by FCM do not access attached NAND Flash EEPROMs directly. Rather, these accesses read and write the FCM buffer RAM—a single, shared 8-Kbyte space internal to eLBC and mapped by the base address of every FCM bank. Even though each FCM-controlled bank will have a different base address to differentiate it, all accesses to such banks will access the same buffer space. External eLBC signals, such as LALE and $\overline{\text{LCS}n}$, will not assert upon

accesses to the buffer RAM. The FCM buffer RAM is logically divided into two or more buffers, depending on the setting of OR*n*[PGS], with different buffers being accessible concurrently by software and FCM.

To perform a page read operation from a NAND Flash device, software initializes the FCM command, mode, and address registers, before issuing a special operation (FMR[OP] set non-zero) to a particular FCM-controlled bank. FCM will execute the sequence of op-codes held in FIR, reading data from the Flash device into the shared buffer RAM. While this read is taking place, software is free to access any data stored in other, currently inactive buffers of the FCM buffer RAM through reads or writes to any bank controlled by FCM. If command completion interrupts are enabled, an interrupt will be generated once FCM has completed the read. When FCM has completed its last command, software can switch to the newly read buffer and issue further commands.

To perform a page write operation, software first prepares data to be written in a fresh buffer. Then, the FCM command, mode, and address registers are initialized, and a special operation (FMR[OP] set non-zero) is issued to a particular FCM-controlled bank. FCM will execute the sequence of op-codes held in FIR, writing data from shared buffer RAM to the Flash device. To ensure that the device is enabled for programming, software must initialize FMR[OP] = 11, which prevents assertion of $\overline{\text{LFWP}}$ during the write. While this write is taking place, software is free to access any data stored in other, currently inactive buffers of the FCM buffer RAM through reads or writes to any bank controlled by FCM. When FCM has completed its last command, software can re-use the previously written buffer and issue further commands.

See Section 12.4.3.4.2, “Boot Block Loading into the FCM Buffer RAM,” for a description of the shared buffer RAM layout during boot.

12.4.3.1.1 Buffer Layout and Page Mapping for Small-Page NAND Flash Devices

The FCM buffer space is divided into eight 1-Kbyte buffers for small-page devices (OR*n*[PGS] = 0), mapped as shown in Figure 12-47. Each page in a small-page NAND Flash comprises 528 bytes, where 512 bytes appear as main region data, and 16 bytes appear as spare region data. The EEPROM’s page numbered *P* is associated with buffer number (*P* mod 8), where *P* = FPAR[PI]. Since the bank size set by OR*n*[AM] will be greater than 8 Kbytes, an identical image of the FCM buffer RAM appears replicated every 8 Kbytes throughout the bank address space. It is recommended that the bank size be set to 32 Kbytes, which covers a single NAND Flash block for small-page devices.

For FCM commands, register FPAR sets the page address and, therefore, also the buffer number. In the case that FBCR[BC] = 0, FCM transfers an entire page, comprising the 512-byte main region followed by the 16-byte spare region; the 496-byte reserved region is not accessed, and remains undefined for software. However, for commands given a specific byte count in FBCR[BC], FPAR[MS] locates the starting address in either the main region (MS = 0) or the spare region (MS = 1). Where different eLBC banks control both

small and large-page devices, a large-page 4-Kbyte buffer must be assigned to either the first 4 or last 4 small-page buffers.

Figure 12-47. FCM Buffer RAM Memory Map for Small-Page (512-byte Page) NAND Flash Devices

12.4.3.1.2 Buffer Layout and Page Mapping for Large-Page NAND Flash Devices

The FCM buffer space is divided into two 4 Kbyte buffers for large-page devices (OR*n*[PGS] = 1), mapped as shown in Figure 12-48. Each page in a large-page NAND Flash comprises 2112 bytes, where 2048 bytes appear as main region data, and 64 bytes appear as spare region data. The EEPROM's page numbered *P* is associated with buffer number (*P* mod 2), where *P* = FPAR[PI]. Since the bank size set by OR*n*[AM] will be greater than 8 Kbytes, an identical image of the FCM buffer RAM appears replicated every 8 Kbytes throughout the bank address space. It is recommended that the bank size be set to 256 Kbytes, which covers a single NAND Flash block for large-page devices.

For FCM commands, register FPAR sets the page address and, therefore, also the buffer number. In the case that FBCR[BC] = 0, FCM transfers an entire page, comprising the 2048-byte main region followed by the 64-byte spare region; the 1984-byte reserved region is not accessed, and remains undefined for software. However, for commands given a specific byte count in FBCR[BC], FPAR[MS] locates the starting address in either the main region (MS = 0) or the spare region (MS = 1). Where different eLBC

banks control both small and large-page devices, a large-page 4 Kbyte buffer must be assigned to either the first 4 or last 4 small-page buffers.

Figure 12-48. FCM Buffer RAM Memory Map for Large-Page (2-Kbyte Page) NAND Flash Devices

12.4.3.1.3 Error Correcting Codes and the Spare Region

The FCM's ECC engine makes use of data in the NAND Flash spare region to store pre-computed ECC code words. ECC is calculated in a single pass over blocks of 512 bytes of data in the main region. The setting of FMR[ECCM] determines the location of the 24-bit ECC in the spare region.

The basic ECC algorithm is depicted in Figure 12-49. The stream of data bytes is considered to form a matrix having 8 columns (corresponding with the device bus IO[7:0] or IO[15:8]) and 512 rows (corresponding with each byte in the ECC block). Six bits of parity, $\{P_4, P_4', P_2, P_2', P_1, P_1'\}$, are calculated across the columns, and at most 18 bits of parity $\{P_{2048}, P_{2048}', ..., P_{16}, P_{16}', P_8, P_8'\}$ are calculated across the rows to create a 24-bit Hamming code for the data block. In this calculation, parity bit P_N' is the exclusive-OR of every alternate *N*-bit group of bits positioned at even intervals (starting at *N*-bit group 0, then continuing to group 2, 4, and so on), while parity bit P_N is the exclusive-OR of every

alternate *N*-bit group of bits positioned at odd intervals (starting at *N*-bit group 1, then continuing to group 3, 5, and so on).

Figure 12-49. FCM ECC Calculation

The 24-bit ECC code word format is shown in Figure 12-50 for normal ECC polarity. Setting LBCR[EPAR] = 1 changes ECC polarity, and thus omits negation of each P_N and P_N' bit.

	0 (MSB)	1	2	3	4	5	6	7 (LSB)
EC0	$\sim P_{64}$	$\sim P_{64}'$	$\sim P_{32}$	$\sim P_{32}'$	$\sim P_{16}$	$\sim P_{16}'$	$\sim P_{8}$	$\sim P_{8}'$
EC1	$\sim P_{1024}$	$\sim P_{1024}'$	$\sim P_{512}$	$\sim P_{512}'$	$\sim P_{256}$	$\sim P_{256}'$	$\sim P_{128}$	$\sim P_{128}'$
EC2	$\sim P_{4}$	$\sim P_{4}'$	$\sim P_{2}$	$\sim P_{2}'$	$\sim P_{1}$	$\sim P_{1}'$	$\sim P_{2048}$	$\sim P_{2048}'$

Figure 12-50. ECC Layout for LBCR[EPAR] = 0 (~ represents logical negation)

The placement of ECC code words in relation to FMR[ECCM] is shown in Figure 12-51. For small-page devices, only a single 512-byte main region is ECC-protected. For large-page devices, there are four adjacent main regions, and each has a 16-byte spare region—of which only one is shown in the figure. If eLBC is configured to generate ECC (BR*n*[DECC] = 10), FCM will substitute on full-page write transfers the three code word bytes in place of the spare region data originally provided at the locations shown in Figure 12-51. Transfers shorter than a full page, however, require software to prepare the appropriate ECC in the spare region. Similarly, FCM can check and correct bit errors on full-page reads if BR*n*[DECC] = 01 or 10. A correctable error is a single bit error in any 512-byte block of main region data, as judged by comparison of a regenerated ECC with the ECC retrieved from the spare region, or a single bit error in the retrieved ECC only. Bit errors in the main region are corrected before FCM completes its final read transfer and signals an event in LTESR[CC]. Errors that appear more complex (two or more bits in error per 512-byte block) are not corrected, but are flagged as parity errors by FCM. The bit vector in LTEATR[PB]

can be checked to determine which 512-byte blocks in a large-page NAND Flash main region were found to be non-correctable.

ECCM	Byte 0 … Byte 511	Other Mains	Spare 0 … 5	6	7	8	9	10	11 … 15
0	Main Region		—	EC0	EC1	EC2	—		
1	Main Region		—			EC0	EC1	EC2	—

Figure 12-51. ECC Placement in NAND Flash Spare Regions in Relation to FMR[ECCM]

12.4.3.2 Programming FCM

FCM has a fully general command and data transfer sequencer that caters for both common and specific/proprietary NAND Flash command sequences. The command sequencer reads a program out of the FIR register, which can hold up to 8 instructions, each represented by a 4-bit op-code, as illustrated in Figure 12-52. The first instruction executed is read from FIR[OP0], the next is read from FIR[OP1], and likewise to subsequent instructions, ending at FIR[OP7] or until the only instructions remaining are NOPs. If FIR contains nothing but NOP instructions, FCM will not assert $\overline{\text{LCS}n}$, otherwise, $\overline{\text{LCS}n}$ is asserted prior to the first instruction and remains asserted until the last instruction has completed. If LTESR[CC] is enabled, completion of the last instruction will trigger a command completion event interrupt from eLBC.

Prior to executing a sequence, necessary operands for the instructions will need to be set in the FMR, FCR, MDR, FBCR, FBAR, and FPAR registers. The AS0–AS3 address and data pointers associated with FCM's use of MDR all reset to select AS0 at the start of the instruction sequence. A complete list of op-codes can be found in Section 12.3.1.18, "Flash Instruction Register (FIR)."

Figure 12-52. FCM Instruction Sequencer Mechanism

12.4.3.2.1 FCM Command Instructions

There are two kinds of command instruction:

- Commands that issue immediately—CM0, CM1, CM2, and CM3. These commands write a single command byte by asserting LFCLE and $\overline{\text{LFWE}}$ while driving an 8-bit command onto LAD[0:7]. Op-code CM*n* sources its command byte from field FCR[CMD*n*], therefore up to four different commands can be issued in any FCM instruction sequence.
- Commands that wait for $\overline{\text{LFRB}}$ to be sampled high (EEPROM in ready state) before issuing—CW0 and CW1. These commands first poll the $\overline{\text{LFRB}}$ pin, waiting for it to go high, before writing a single command byte onto LAD[0:7], sourced from FCR[CMD*n*] for op-code CW*n*. It is necessary to use CW*n* op-codes whenever the EEPROM is expected to be in a busy state (such as following a page read, block erase, or program operation) and therefore initially unresponsive to commands. To avoid deadlock in cases where the device is already available, FCM does not expect a transition on $\overline{\text{LFRB}}$. Rather, FCM waits for 8 × (2 + OR*n*[SCY]) clock cycles (when OR*n*[TRLX] = 0) or 16 × (2 + OR*n*[SCY]) clock cycles (when OR*n*[TRLX] = 1) before sampling the level of $\overline{\text{LFRB}}$. If the level of $\overline{\text{LFRB}}$ does not return high before a time-out set by FMR[CWTO] occurs, FCM proceeds to issue the command normally, and a FCT event is issued to LTESR.

The manufacturer's datasheet should be consulted to determine values for programming into the FCR register, and whether a given command in the sequence is expected to initiate busy device behavior.

12.4.3.2.2 FCM No-Operation Instruction

A NOP instruction that appears in FIR ahead of the last instruction is executed with the timing of a regular command instruction, but neither LFCLE nor $\overline{\text{LFWE}}$ are asserted. Thus a NOP instruction may be used to insert a pause matching the time taken for a regular command write.

12.4.3.2.3 FCM Address Instructions

Address instructions are used to issue addresses to the NAND Flash EEPROM. A complete device address is formed from a sequence of one or more bytes, each written onto LAD[0:7] with LFALE and $\overline{\text{LFWE}}$ asserted together. There are three kinds of address generation provided:

- Column address—CA. A column address comprises one byte (OR*n*[PGS] = 0) or two bytes (OR*n*[PGS] = 1) locating the starting byte or word to be transferred in the next page read or write sequence. FPAR[CI] sets the value of the column index provided that FBCR[BC] is non-zero. In the case that FBCR[BC] = 0, a column index of zero is issued to the device, regardless of the value in FPAR[CI].
- Page address—PA. A page address comprises 2, 3, or 4 bytes, depending on the setting of FMR[AL], and locates the data page in the NAND Flash address space. The complete page address is the concatenation of the block index, read from FBAR[BLK], with the page-in-block index, read from FPAR[PI]. The page address length set in FMR[AL] should correspond with the size of EEPROM being accessed. Similarly, the block index in FBAR[BLK] must not exceed the maximum block index for the device, as most devices require reserved address bits to be written as zero.
- User-defined address—UA. This instruction allows the FCM to write a user-defined address byte, which is read from the next AS field in MDR, starting at MDR[AS0]. Each subsequent UA

instruction reads an adjacent AS field in MDR, until all four AS bytes (MDR[AS0], MDR[AS1], MDR[AS2], MDR[AS3]) have been sent; a fifth and any following UA instructions send zero as the address byte. Note that each UA instruction advances the MDR pointer for writes by one byte, and therefore a mix of UA and WS instructions can consume adjacent bytes from MDR.

12.4.3.2.4 FCM Data Read Instructions

Data read instructions assert $\overline{\text{LFRE}}$ repeatedly to transfer one or more bytes of read data from the NAND Flash EEPROM. Data read instructions are distinguished by their data destination:

- Read data to buffer RAM immediately—RB. This instruction reads FBCR[BC] bytes of data into the current FCM RAM buffer addressed by FPAR. If FBCR[BC] = 0, an entire page (including spare region) is transferred in a burst, starting at the page boundary, and the ECC calculation is checked against the ECC stored in the spare region. Correctable ECC errors are corrected; other errors may cause an interrupt if enabled. If the value of FBCR[BC] takes the read pointer beyond the end of the spare region in the buffer, FCM discards any excess bytes read.
- Read data/status to MDR immediately—RS. This instruction asserts $\overline{\text{LFRE}}$ exactly once to read one byte (8-bit port size) of data into the next AS field of MDR. Reads beyond the fourth byte of MDR are discarded. The MDR read pointer is independent of the MDR write pointer used by UA and WS instructions.
- Read data to buffer RAM once waited on ready—RBW. This instruction first polls the $\overline{\text{LFRB}}$ pin, waiting for it to go high, before proceeding with a read to buffer as described for the RB instruction. Sampling and time-outs for polling the $\overline{\text{LFRB}}$ pin follow the behavior of CW*n* instructions.
- Read data/status to MDR once waited on ready—RSW. This instruction first polls the $\overline{\text{LFRB}}$ pin, waiting for it to go high, before proceeding with a status read to MDR as described for the RS instruction. Sampling and time-outs for polling the $\overline{\text{LFRB}}$ pin follow the behavior of CW*n* instructions.

12.4.3.2.5 FCM Data Write Instructions

Data write instructions assert $\overline{\text{LFWE}}$ repeatedly (with LFCLE and LFALE both negated) to transfer one or more bytes of write data to the NAND Flash EEPROM. Data write instructions are distinguished by their data source:

- Write data from FCM buffer RAM—WB. This instruction writes FBCR[BC] bytes of data from the current FCM RAM buffer addressed by FPAR. If FBCR[BC] = 0, an entire page (including spare region) is transferred in a burst, starting at the page boundary, and the ECC calculation is stored in the and spare region in accordance with the setting of FMR[ECCM]. If the value of FBCR[BC] takes the write pointer beyond the end of the spare region in the buffer, the value of data written by FCM is undefined.
- Write data/status from MDR—WS. This instruction asserts $\overline{\text{LFWE}}$ exactly once to write one byte (8-bit port size) of data taken from the next AS field of MDR. Attempts to write beyond four bytes of MDR has the effect of writing zeros. The MDR write pointer is independent of the MDR read pointer used by RS and RSW instructions.

12.4.3.3 FCM Signal Timing

If BR*n*[MSEL] selects the FCM, the attributes for the memory cycle are taken from OR*n*. These attributes include the CSCT, CST, CHT, RST, SCY, TRLX, and EHTR fields.

12.4.3.3.1 FCM Chip-Select Timing

The timing of $\overline{\text{LCS}n}$ assertion in FCM mode is illustrated by the timing diagram in Figure 12-46. $\overline{\text{LCS}n}$ is asserted immediately following LALE negation, and remains asserted until the last instruction in FIR has completed. The delay, t_{CSCT}, between $\overline{\text{LCS}n}$ assertion and commencement of the first NAND Flash instruction is controlled by OR*n*[CSCT] and OR*n*[TRLX], as shown in Table 12-35. OR*n*[CSCT] should be set in accordance with the NAND Flash EEPROM chip-select to $\overline{\text{WE}}$ set-up time specification.

Table 12-35. FCM Chip-Select to First Command Timing

ORn[TRLX]	ORn[CSCT]	$\overline{\text{LCS}n}$ to First Command Delay
0	0	1 LCLK clock cycle
0	1	4 LCLK clock cycles
1	0	2 LCLK clock cycles
1	1	8 LCLK clock cycles

12.4.3.3.2 FCM Command, Address, and Write Data Timing

The FCM command (CM0–CM3, CW0, CW1), address (CA, PA, UA), and data write (WB, WS) instructions all share the same basic timing attributes. Assertion of $\overline{\text{LFWE}}$ initiates transfer via LAD[0:7], and the options in OR*n* for FCM mode establish the set-up, hold, and wait state timings with respect to $\overline{\text{LFWE}}$, as shown in Figure 12-53.

Notes: t_{CST} = Command to $\overline{\text{LFWE}}$ set-up time.
t_{CHT} = Command to $\overline{\text{LFWE}}$ hold time.
t_{ADL} = Command/address to write data delay.
t_{WP} = $\overline{\text{LFWE}}$ pulse time, driven low.
t_{WS} = Command wait state time.
t_{WC} = Command cycle time.

Figure 12-53. Timing of FCM Command/Address and Write Data Cycles (for TRLX = 0, CHT = 0, CST = 1, SCY = 1)

The timing parameters are summarized in Table 12-36.

Table 12-36. FCM Command, Address, and Write Data Timing Parameters

Option Register Attributes			Timing Parameter (LCLK Clock Cycles)[1]					
TRLX	**CHT**	**CST**	t_{CST}	t_{CHT}	t_{WS}	t_{WP}	t_{WC}	t_{ADL}
0	0	0	0	½	SCY	1½ + SCY	2 + SCY	4 × (2 + SCY)
0	0	1	¼	½	SCY	1¼ + SCY	2 + SCY	4 × (2 + SCY)
0	1	0	0	1	SCY	1 + SCY	2 + SCY	4 × (2 + SCY)
0	1	1	¼	1	SCY	¾ + SCY	2 + SCY	4 × (2 + SCY)
1	0	0	½	1½	2×SCY	1 + 2 × SCY	3 + 2 × SCY	8 × (2 + SCY)
1	0	1	1	1½	2×SCY	½ + 2 × SCY	3 + 2 × SCY	8 × (2 + SCY)
1	1	0	½	2	2×SCY	½ + 2 × SCY	3 + 2 × SCY	8 × (2 + SCY)
1	1	1	1	2	2×SCY	2 × SCY	3 + 2 × SCY	8 × (2 + SCY)

[1] In the parameters, SCY refers to a delay of OR*n*[SCY] clock cycles.

An example of minimum delay command timing appears in Figure 12-54. Note that the set-up, wait-state, and hold timing of command, address, and write data cycles with respect to $\overline{\text{LFWE}}$ assertion are all identical, and that the minimum cycle extends for two LCLK clock cycles.

Figure 12-54. Example of FCM Command and Address Timing with Minimum Delay Parameters (for TRLX = 0, CHT = 0, CST = 0, SCY = 0)

An example of relaxed command timing is shown in Figure 12-55.

Figure 12-55. Example of FCM Command and Address Timing with Relaxed Parameters (for TRLX = 1, CHT = 0, CST = 1, SCY = 2)

12.4.3.3.3 FCM Ready/Busy Timing

Instructions CW0, CW1, RBW, and RSW force FCM to observe the state of the $\overline{\text{LFRB}}$ pin, which may be driven low by a long-latency NAND Flash operation, such as a page read. Following the issue of such commands, FCM waits as shown in Figure 12-56 before sampling the state of $\overline{\text{LFRB}}$. This guards against observing $\overline{\text{LFRB}}$ before it has been properly driven low by the device, but does not preclude $\overline{\text{LFRB}}$ from remaining high after a command. In addition, FCM samples and compares the state of $\overline{\text{LFRB}}$ on two consecutive cycles of LCLK to filter out noise on this signal as it rises to the ready state ($\overline{\text{LFRB}}$ = 1).

Figure 12-56. FCM Delay Prior to Sampling $\overline{\text{LFRB}}$ State

12.4.3.3.4 FCM Read Data Timing

The timing for read data transfers is shown in Figure 12-57. Upon assertion of $\overline{\text{LFRE}}$, the Flash device will enable its output drivers and drive valid read data while $\overline{\text{LFRE}}$ is held low. FCM samples read data on the rising edge of $\overline{\text{LFRE}}$, which follows an optional number of wait states. Note that FCM will delay the first

read if a RBW or RSW instruction is issued, in which case $\overline{\text{LFRB}}$ sample timing takes effect (see Section 12.4.3.3.3, “FCM Ready/Busy Timing”).

Notes: t_{RP} = $\overline{\text{LFRE}}$ pulse time, read period.
t_{RHT} = $\overline{\text{LFRE}}$ hold time.
t_{WRT} = Write to read turnaround time.
t_{WS} = Read wait state time.
t_{RC} = Read data cycle time.

Figure 12-57. FCM Read Data Timing (for TRLX = 0, RST = 0, SCY = 1)

The timing parameters are summarized in Table 12-37.

Table 12-37. FCM Read Data Timing Parameters

Option Register Attributes		Timing Parameter (LCLK Clock Cycles)[1]				
TRLX	**RST**	t_{RP}	t_{RHT}	t_{WS}	t_{RC}	t_{WRT}
0	0	¾ + SCY	1	SCY	2 + SCY	4 × (2 + SCY)
0	1	1 + SCY	1	SCY	2 + SCY	4 × (2 + SCY)
1	0	½ + 2 × SCY	2	2 × SCY	3 + 2 × SCY	8 × (2 + SCY)
1	1	1 + 2 × SCY	2	2 × SCY	3 + 2 × SCY	8 × (2 + SCY)

[1] In the parameters, SCY refers to a delay of OR*n*[SCY] clock cycles.

12.4.3.3.5 FCM Extended Read Hold Timing

Allowance for slow output driver turn-off when reading NAND Flash EEPROMs is made via setting of OR*n*[EHTR] and OR*n*[TRLX]. The extended read data hold time, shown at t_{EHTR} in Figure 12-46 and Figure 12-58, is a delay inserted by FCM between the last data read and another eLBC memory access (requiring LALE assertion). $\overline{\text{LCS}n}$ is negated during t_{EHTR} to allow external devices and bus transceivers time to disable their drivers.

Notes: t_{RC} = Read data cycle time.
t_{EHTR} = Extended read data hold time.

Figure 12-58. FCM Read Data Timing with Extended Hold Time (for TRLX = 0, EHTR = 1, RST = 1, SCY = 1)

12.4.3.4 FCM Boot Chip-Select Operation

Boot chip-select operation allows address decoding for a boot ROM before system initialization. $\overline{\text{LCS0}}$ is the boot chip-select output; its operation differs from other external chip-select outputs after a system reset. When the core begins accessing memory after system reset, $\overline{\text{LCS0}}$ is asserted initially to load a 4-Kbyte boot block into the FCM buffer RAM, but core instruction fetches occur from the buffer RAM.

12.4.3.4.1 FCM Bank 0 Reset Initialization

The boot chip-select also provides a programmable port size, which is configured during reset. The boot chip-select does not provide write protection. $\overline{\text{LCS0}}$ operates this way until the first write to OR0 and it can be used as any other chip-select register after the preferred address range is loaded into BR0. After the first write to OR0, the boot chip-select can be restarted only with a hardware reset. Table 12-38 describes the initial values of the boot bank in the memory controller.

Table 12-38. Boot Bank Field Values after Reset for FCM as Boot Controller

Register	Field	Setting
BR0	BA PS DECC WP MSEL V	0000_0000_0000_0000_0 From cfg_rom_loc From cfg_elbc_ecc 0 001 1

Table 12-38. Boot Bank Field Values after Reset for FCM as Boot Controller (continued)

Register	Field	Setting
OR0	AM	0000_0000_0000_0000_0
	BCTLD	0
	PGS	From cfg_rom_loc
	CSCT	1
	CST	1
	CHT	1
	RST	1
	SCY	From por_cfg_scy[1:3]
	TRLX	1
	EHTR	1

12.4.3.4.2 Boot Block Loading into the FCM Buffer RAM

If FCM is selected as the boot ROM controller from power-on-reset configuration, eLBC will automatically load from bank 0 a single 4 Kbyte page of boot code into the FCM buffer RAM during $\overline{\text{HRESET}}$. The CPU can execute boot code directly from the FCM buffer RAM, but must ensure that any further data read from the NAND Flash EEPROM is transferred under software control in order to continue the bootstrap process.

Since OR0[AM] is initially cleared during reset, all CPU fetches to eLBC will access the FCM buffer RAM, which appears in the memory map as a 4-Kbyte RAM. No NAND Flash spare regions are mapped during boot, therefore only 4 Kbytes of contiguous, main region data, loaded from the first pages of the boot block, are accessible in eLBC bank 0, as indicated in Figure 12-59.

Figure 12-59. FCM Buffer RAM Memory Map During Boot Loading

The process for booting is as follows:

1. Following negation of $\overline{\text{HRESET}}$, eLBC is released from reset and commences automatic boot block loading if FCM is selected as the boot ROM location. Small-page or large-page, 8-bit NAND Flash devices can be used for boot loading when enabled with $\overline{\text{LCS0}}$. eLBC drives $\overline{\text{LFWP}}$ low during boot accesses to prevent accidental erasure of the NAND Flash boot ROM.
2. FCM starts searching for a valid boot block at block index 0.

3. FCM reads the spare regions of the first two pages of the current block, checking the bad block indication (BI) bytes to validate the block for reading. BI bytes must all hold the value 0xFF for the page to be considered readable.
   — For small-page devices, BI is a single byte read from spare region byte offset 5.
   — For large-page devices, BI is a single byte read from spare region byte offset 0.

   If either of the first two pages of the current block are marked invalid, then the boot block index is incremented by 1, and FCM repeats step 3. eLBC will continue searching for a bootable block indefinitely, therefore at least one block must be marked valid for boot loading to proceed. At the conclusion of the boot block search, the value of FBAR[BLK] points to the boot block.
4. The FCM optionally performs ECC checking at boot time depending on the configuration selected during reset. If ECC checking is enabled, the FCM recovers from the spare region the stored ECC for each 512-byte block of boot data. The boot block must be prepared with ECC protection. During ECC generation, software should use FMR[ECCM] = 0 for small-page devices, and FMR[ECCM] = 1 for large-page devices.
5. FCM performs a sequence of random-access page reads, reading entire pages from the boot block until 4 Kbytes have been saved to the FCM buffer RAM. If ECC checking is enabled, the ECC of each 512-byte region is verified and single-bit errors are corrected if possible. If FCM is unable to correct ECC errors, eLBC halts the boot process and signals an unrecoverable error by asserting the $\overline{hreset_req}$ signal.
6. The CPU now commences fetching instructions, in random order, from the FCM buffer RAM. This first-level boot loader typically copies a secondary boot loader into system memory, and continues booting from there. Boot software must clear FMR[BOOT] to enable normal operation of FCM.

12.4.4 User-Programmable Machines (UPMs)

UPMs are flexible interfaces that connect to a wide range of memory devices. At the heart of each UPM is an internal RAM array that specifies the logical value driven on the external memory control signals ($\overline{\text{LCS}n}$, $\overline{\text{LBS}}$[0:1] and LGPL[0:5]) for a given clock cycle. Each word in the RAM array provides bits that allow a memory access to be controlled with a resolution of up to one quarter of the external bus clock period on the byte-select and chip-select lines. A gap of two dead LCLK cycles is present on the UPM interface between UPM transactions.

NOTE

If the LGPL4/$\overline{\text{LGTA}}$/$\overline{\text{LFRB}}$/LUPWAIT/LPBSE signal is used as both an input and an output, a weak pull-up is required. Refer to the hardware specification for details regarding termination options.

Figure 12-60 shows the basic operation of each UPM.

Figure 12-60. User-Programmable Machine Functional Block Diagram

The following events initiate a UPM cycle:

- Any internal device requests an external memory access to an address space mapped to a chip-select serviced by the UPM
- A UPM refresh timer expires and requests a transaction, such as a DRAM refresh
- A bus monitor time-out error during a normal UPM cycle redirects the UPM to execute an exception sequence

The RAM array contains 64 words of 32-bits each. The signal timing generator loads the RAM word from the RAM array to drive the general-purpose lines, byte-selects, and chip-selects. If the UPM reads a RAM word with WAEN set, the external LUPWAIT signal is sampled and synchronized by the memory controller and the current request is frozen.

12.4.4.1 UPM Requests

A special pattern location in the RAM array is associated with each of the possible UPM requests. An internal device's request for a memory access initiates one of the following patterns (M*x*MR[OP] = 00):

- Read single-beat pattern (RSS)
- Read burst cycle pattern (RBS)
- Write single-beat pattern (WSS)
- Write burst cycle pattern (WBS)

A UPM refresh timer request pattern initiates a refresh timer pattern (RTS).

An exception (caused by a bus monitor time-out error) occurring while another UPM pattern is running initiates an exception condition pattern (EXS).

Figure 12-61 and Table 12-39 show the start addresses of these patterns in the UPM RAM, according to cycle type. RUN commands (M*x*MR[OP] = 11), however, can initiate patterns starting at any of the 64 UPM RAM words.

Figure 12-61. RAM Array Indexing

Table 12-39. UPM Routines Start Addresses

UPM Routine	Routine Start Address
Read single-beat (RSS)	0x00
Read burst (RBS)	0x08
Write single-beat (WSS)	0x18
Write burst (WBS)	0x20
Refresh timer (RTS)	0x30
Exception condition (EXS)	0x3C

12.4.4.1.1 Memory Access Requests

The user must ensure that the UPM is appropriately initialized before a request occurs.

The UPM supports two types of memory reads and writes:

- A single-beat transfer transfers one operand consisting of up to a single word (dependent on port size). A single-beat cycle starts with one transfer start and ends with one transfer acknowledge.
- A burst transfer transfers exactly 4 double words regardless of port size. For 32-bit accesses, the burst cycle starts with one transfer start but ends after eight transfer acknowledges, whereas an 8-bit device requires 32 transfer acknowledges.

The user must ensure that patterns for single-beat transfers contain one, and only one, transfer acknowledge (UTA bit in RAM word set high) and for a burst transfer, contain the exact number of transfer acknowledges required.

Any transfers that do not naturally fit single or burst transfers are synthesized as a series of single transfers. These accesses are treated by the UPM as back-to-back, single-beat transfers. Burst transfers can also be inhibited by setting OR*n*[BI]. Burst performance can be achieved by ensuring that UPM transactions are 32-byte aligned with a transaction size being some multiple of 32-bytes, which is a natural fit for cache-line transfers, for example.

12.4.4.1.2 UPM Refresh Timer Requests

Each UPM contains a refresh timer that can be programmed to generate refresh service requests of a particular pattern in the RAM array. Figure 12-62 shows the clock division hardware associated with memory refresh timer request generation. The UPM refresh timer register (LURT) defines the period for the timers associated with all three UPMs.

Figure 12-62. Memory Refresh Timer Request Block Diagram

By default, all local bus refreshes are performed using the refresh pattern of UPMA. This means that if refresh is required, MAMR[RFEN] must be set. It also means that only one refresh routine should be programmed and be placed in UPMA, which serves as the refresh executor. Any banks assigned to a UPM are provided with the common UPMA refresh pattern if the RFEN bit of the corresponding UPM is set, concurrently. UPMA assigned banks, therefore, always receive refresh services when MAMR[RFEN] is set, while UPMB and UPMC assigned banks also receive (the same) refresh services if the corresponding MxMR[RFEN] bits are set. In this scenario, more than one chip select may assert at the same time, as refresh pattern runs for all banks assigned to UPM with RFEN bit set.

12.4.4.1.3 Software Requests—RUN Command

Software can start a request to the UPM by issuing a RUN command to the UPM. Some memory devices have their own signal handshaking protocol to put them into special modes, such as self-refresh mode.

For these special cycles, the user creates a special RAM pattern that can be stored in any unused areas in the UPM RAM. Then a RUN command is used to run the cycle. The UPM runs the pattern beginning at the specified RAM location until it encounters a RAM word with its LAST bit set. The RUN command is issued by setting M*x*MR[OP] = 11 and accessing UPM*n* memory region with any write transaction that hits the corresponding UPM machine. M*x*MR[MAD] determines the starting address in the RAM array for the pattern.

Note that transfer acknowledges (UTA bit in the RAM word) are ignored for software (RUN command) requests, and hence the LAD signals remain high-impedance unless the normal initial LALE occurs or the RUN pattern causes assertion of LALE to occur on changes to the RAM word AMX field.

12.4.4.1.4 Exception Requests

When the eLBC under UPM control initiates an access to a memory device and an exception occurs (bus monitor time-out), the UPM provides a mechanism by which memory control signals can meet the device's

timing requirements without losing data. The mechanism is the exception pattern that defines how the UPM negates its signals in a controlled manner.

12.4.4.2 Programming the UPMs

The UPM is a micro sequencer that requires microinstructions or RAM words to generate signal timings for different memory cycles. Follow these steps to program the UPMs:

1. Set up BR*n* and OR*n* registers.
2. Write patterns into the RAM array.
3. Program MRTPR, LURT and MAMR[RFEN] if refresh is required.
4. Program M*x*MR.

Patterns are written to the RAM array by setting M*x*MR[OP] = 01 and accessing the UPM with any write transaction that hits the relevant chip select. The entire array is thus programmed by an alternating series of writes: to MDR (RAM word to be written) each time followed by a read from MDR and then followed by a (dummy) write transaction to the relevant UPM assigned bank. A read from MDR is required to ensure that the MDR update has occurred prior to the (dummy) write transaction.

RAM array contents may also be read for debug purposes, for example, by alternating dummy read transactions, each time followed by reads of MDR (when M*x*MR[OP] = 10).

NOTE

M*x*MR/MDR registers should not be updated while dummy read/write access is still in progress. If the MxMR[MAD] is incremented then the previous dummy transaction is already completed.

In order to enforce proper ordering between updates to the M*x*MR/MDR register and the dummy accesses to the UPM memory region, two rules must be followed:

- Since the result of any update to the M*x*MR/MDR register must be in effect before the dummy read or write to the UPM region, a write to M*x*MR/MDR should be followed immediately by a read of M*x*MR/MDR.
- The UPM memory region should have the same MMU settings as the memory region containing the M*x*MR configuration register; both should be mapped by the MMU as cache-inhibited and guarded. This prevents the CPU from re-ordering a read of the UPM memory around the read of M*x*MR. Once the programming of the UPM array is complete the MMU setting for the associated address range can be set to the proper mode for normal operation, such as cacheable and copyback.

For proper signalling, the following guidelines must be followed while programming UPM RAM words:

- For UPM reads, program UTA and LAST in the same or consecutive RAM words.
- For UPM burst reads, program last UTA and LAST in the same or consecutive RAM words.
- For UPM writes, program UTA and LAST in the same RAM word.

- For UPM burst writes, program last UTA and LAST in the same RAM word.

12.4.4.2.1 UPM Programming Example (Two Sequential Writes to the RAM Array)

The following example further illustrates the steps required to perform two writes to the RAM array at non-sequential addresses assuming that the relevant BR*n* and OR*n* registers have been previously set up:

1. Program M*x*MR for the first write (with the desired RAM array address).
2. Write pattern/data to MDR to ensure that the MxMR has already been updated with the desired configuration.
3. Read MDR to ensure that the MDR has already been updated with the desired pattern. (Or, read MxMR register if step 2 is not performed.)
4. Perform a dummy write transaction.
5. Read/check M*x*MR[MAD]. If incremented, the previous dummy write transaction is completed; proceed to step 6. Repeat step 5 until incremented.
6. Program M*x*MR for the second write with the desired RAM array address.
7. Write pattern/data to MDR to ensure that the M*x*MR has already been updated with the desired configuration.
8. Read MDR to ensure that the MDR has already been updated with the desired pattern.
9. Perform a dummy write transaction.
10. Read/check M*x*MR[MAD]. If incremented, the previous dummy write transaction is completed.

Note that if steps 1 and 2 or steps 6 and 7 are reversed, step 3 or 8 (as appropriate) is replaced by the following:

- Read M*x*MR to ensure that the M*x*MR has already been updated with the desired configuration.

12.4.4.2.2 UPM Programming Example (Two Sequential Reads from the RAM Array)

RAM array contents may also be read for debug purposes, for example, by alternating dummy read transactions, each time followed by reads of MDR (M*x*MR[OP] = 0b10). The following example further illustrates the steps required to perform two reads from the RAM array at non-sequential addresses assuming that the relevant BR*n* and OR*n* registers have been previously set up:

1. Program M*x*MR for the first read with the desired RAM array address.
2. Read M*x*MR to ensure that the M*x*MR has already been updated with the desired configuration, such as RAM array address.
3. Perform a dummy read transaction.
4. Read/check M*x*MR[MAD]. If incremented, the previous dummy read transaction is completed; proceed to step 5. Repeat step 4 until incremented.
5. Read MDR.
6. Program M*x*MR for the second read with the desired RAM array address.
7. Read M*x*MR to ensure that the M*x*MR has already been updated with the desired configuration, such as RAM array address.
8. Perform a dummy read transaction.

9. Read/check M*x*MR[MAD]. If incremented, the previous dummy read transaction is completed; proceed to step 10. Repeat step 9 until incremented.
10. Read MDR.

12.4.4.3 UPM Signal Timing

RAM word fields specify the value of the various external signals at a granularity of up to four values for each bus clock cycle. The signal timing generator causes external signals to behave according to timing specified in the current RAM word. Each bit in the RAM word relating to $\overline{\text{LCS}n}$ and $\overline{\text{LBS}}$ timing specifies the value of the corresponding external signal at each quarter phase of the bus clock.
The division of UPM bus cycles into phases is shown in Figure 12-63.

Figure 12-63. UPM Clock Scheme

12.4.4.4 RAM Array

The RAM array for each UPM is 64 locations deep and 32 bits wide, as shown in Figure 12-64. The signals at the bottom of the figure are UPM outputs. The selected $\overline{\text{LCS}n}$ is for the bank that matches the current address. The selected $\overline{\text{LBS}}$ is for the byte lanes read or written by the access.

Figure 12-64. RAM Array and Signal Generation

12.4.4.4.1 RAM Words

The RAM word is a 32-bit microinstruction stored in one of 64 locations in the RAM array. It specifies timing for external signals controlled by the UPM. Figure 12-65 shows the RAM word fields. The CST*n* and BST*n* bits determine the state of UPM signals $\overline{\text{LCS}n}$ and $\overline{\text{LBS}}$[0:1] at each quarter phase of the bus clock.

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R/W	CST1	CST2	CST3	CST4	BST1	BST2	BST3	BST4	G0L		G0H		G1T1	G1T3	G2T1	G2T3
Reset	All zeros															

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R/W	G3T1	G3T3	G4T1/ DLT3	G4T3/ WAEN	G5T1	G5T3	REDO		LOOP	EXEN	AMX		NA	UTA	TODT	LAST
Reset	All zeros															

Figure 12-65. RAM Word Fields

Table 12-40 contains descriptions of the RAM word fields.

Table 12-40. RAM Word Field Descriptions

Bits	Name	Description
0	CST1	Chip select timing 1. Defines the state (0 or 1) of $\overline{\text{LCS}n}$ during bus clock quarter phase 1.
1	CST2	Chip select timing 2. Defines the state (0 or 1) of $\overline{\text{LCS}n}$ during bus clock quarter phase 2.

Table 12-40. RAM Word Field Descriptions (continued)

Bits	Name	Description
2	CST3	Chip select timing 3. Defines the state (0 or 1) of $\overline{\text{LCS}n}$ during bus clock quarter phase 3.
3	CST4	Chip select timing 4. Defines the state (0 or 1) of $\overline{\text{LCS}n}$ during bus clock quarter phase 4.
4	BST1	Byte select timing 1. Defines the state (0 or 1) of $\overline{\text{LBS}}$ during bus clock quarter phase 1.
5	BST2	Byte select timing 2. Defines the state (0 or 1) of $\overline{\text{LBS}}$ during bus clock quarter phase 2.
6	BST3	Byte select timing 3. Defines the state (0 or 1) of $\overline{\text{LBS}}$ during bus clock quarter phase 3.
7	BST4	Byte select timing 4. Defines the state (0 or 1) of $\overline{\text{LBS}}$ during bus clock quarter phase 4.
8–9	G0L	General purpose line 0 lower. Defines the state of LGPL0 during the bus clock quarter phases 1 and 2 (first half phase). 00 Value defined by M*x*MR[G0CL] 01 Reserved 10 0 11 1
10–11	G0H	General purpose line 0 higher. Defines the state of LGPL0 during the bus clock quarter phases 3 and 4 (second half phase). 00 Value defined by M*x*MR[G0CL] 01 Reserved 10 0 11 1
12	G1T1	General purpose line 1 timing 1. Defines the state (0 or 1) of LGPL1 during bus clock quarter phases 1 and 2 (first half phase).
13	G1T3	General purpose line 1 timing 3. Defines the state (0 or 1) of LGPL1 during bus clock quarter phases 3 and 4 (second half phase)
14	G2T1	General purpose line 2 timing 1. Defines state (0 or 1) of LGPL2 during bus clock quarter phases 1 and 2 (first half phase).
15	G2T3	General purpose line 2 timing 3. Defines the state (0 or 1) of LGPL2 during bus clock quarter phases 3 and 4 (second half phase).
16	G3T1	General purpose line 3 timing 1. Defines the state (0 or 1) of LGPL3 during bus clock quarter phases 1 and 2 (first half phase).
17	G3T3	General purpose line 3 timing 3. Defines the state (0 or 1) of LGPL3 during bus clock quarter phases 3 and 4 (second half phase).
18	G4T1/DLT3	General purpose line 4 timing 1/delay time 3. The function of this bit is determined by M*x*MR[GPL4]. If M*x*MR[GPL4] = 0 and LGPL4/LUPWAIT pin functions as an output (LGPL4), G4T1/DLT3 defines the state (0 or 1) of LGPL4 during bus clock quarter phases 1 and 2 (first half phase). If M*x*MR[GPL4] = 1 and LGPL4/LUPWAIT functions as an input (LUPWAIT), if a read burst or single read is executed, G4T1/DLT3 defines the sampling of the data bus as follows: 0 In the current word, the data bus should be sampled at the start of bus clock quarter phase 1 of the next bus clock cycle. 1 In the current word, the data bus should be sampled at the start of bus clock quarter phase 3 of the current bus clock cycle.

Table 12-40. RAM Word Field Descriptions (continued)

Bits	Name	Description
19	G4T3/WAEN	General purpose line 4 timing 3/wait enable. Bit function is determined by M*x*MR[GPL4]. If M*x*MR[GPL4] = 0 and LGPL4/LUPWAIT pin functions as an output (LGPL4), G4T3/WAEN defines the state (0 or 1) of LGPL4 during bus clock quarter phases 3 and 4 (second half phase). If M*x*MR[GPL4] = 1 and LGPL4/LUPWAIT functions as an input (LUPWAIT), G4T3/WAEN is used to enable the wait mechanism: 0 LUPWAIT detection is disabled. 1 LUPWAIT is enabled. If LUPWAIT is detected as being asserted, a freeze in the external signals logical values occurs until LUPWAIT is detected as being negated.
20	G5T1	General purpose line 5 timing 1. Defines the state (0 or 1) of LGPL5 during bus clock quarter phases 1 and 2 (first half phase).
21	G5T3	General purpose line 5 timing 3. Defines the state (0 or 1) of LGPL5 during bus clock quarter phases 3 and 4 (second half phase).
22–23	REDO	Redo current RAM word. Defines the number of times to execute the current RAM word. 00 Once (normal operation) 01 Twice 10 Three times 11 Four times
24	LOOP	Loop start/end. The first RAM word in the RAM array where LOOP is 1 is recognized as the loop start word. The next RAM word where LOOP is 1 is the loop end word. RAM words between, and including the start and end words, are defined as part of the loop. The number of times the UPM executes this loop is defined in the corresponding loop fields of the M*x*MR. 0 The current RAM word is not the loop start word or loop end word. 1 The current RAM word is the start or end of a loop. **Note:** AMX must not change values in any RAM word which begins a loop
25	EXEN	Exception enable. Allows branching to an exception pattern at the exception start address (EXS). When an internal bus monitor time-out exception is recognized and EXEN in the RAM word is set, the UPM branches to the special exception start address (EXS) and begins operating as the pattern defined there specifies. The user should provide an exception pattern to negate signals controlled by the UPM in a controlled fashion. For DRAM control, a handler should negate RAS and CAS to prevent data corruption. If EXEN = 0, exceptions are ignored by UPM (but not by local bus) and execution continues. After the UPM branches to the exception start address, it continues reading until the LAST bit is set in the RAM word. 0 The UPM continues executing the remaining RAM words, ignoring any internal bus monitor time-out. 1 The current RAM word allows a branch to the exception pattern after the current cycle if an exception condition is detected.
26–27	AMX	Address multiplexing. Determines the source of LAD during an LALE phase. Any change in the AMX field initiates a new LALE (address) phase. 00 LAD (and/or in conjunction with LA) is the non-multiplexed address. For example, column address. 01 Reserved 10 LAD (and/or in conjunction with LA) is driven with the multiplexed address according to M*x*MR[AM]. For example, row address. See Section 12.4.4.4.7, “Address Multiplexing (AMX)” for more information. 11 LAD (and/or in conjunction with LA) is driven with the contents of MAR. Used, for example, to initialize a mode. **Note:** Source ID debug mode is only supported for the AMX = 00 setting. **Note:** AMX must not change values in any RAM word which begins a loop.

Table 12-40. RAM Word Field Descriptions (continued)

Bits	Name	Description
28	NA	Next burst address. Determines when the address is incremented during a burst access. 0 The address increment function is disabled. 1 The address is incremented in the next cycle. In conjunction with the BR*n*[PS], the increment value of LA*n* is 1 or 2 for port sizes of 8 and 16 bits, respectively.
29	UTA	UPM transfer acknowledge. Indicates assertion of transfer acknowledge in the current cycle. 0 Transfer acknowledge is not asserted in the current cycle. 1 Transfer acknowledge is asserted in the current cycle. In case of UPM writes, program UTA and LAST in same RAM word. In case of UPM reads, program UTA and LAST in consecutive or same RAM words.
30	TODT	Turn-on disable timer. The disable timer associated with each UPM allows a minimum time to be guaranteed between two successive accesses to the same memory bank. This feature is critical when DRAM requires a RAS precharge time. TODT turns the timer on to prevent another UPM access to the same bank until the timer expires.The disable timer period is determined in M*x*MR[DS*n*]. The disable timer does not affect memory accesses to different banks. Note that TODT must be set together with LAST, otherwise it is ignored. 0 The disable timer is turned off. 1 The disable timer for the current bank is activated preventing a new access to the same bank (when controlled by the UPMs) until the disable timer expires. For example, precharge time.
31	LAST	Last word. When LAST is read in a RAM word, the current UPM pattern terminates and control signal timing set in the RAM word is applied to the current (and last) cycle. However, if the disable timer is activated and the next access is to the same bank, execution of the next UPM pattern is held off and the control signal values specified in the last word are extended in duration for the number of clock cycles specified in M*x*MR[DS*n*]. 0 The UPM continues executing RAM words. 1 Indicates the last RAM word in the program. The service to the UPM request is done after this cycle concludes. In case of UPM writes, program UTA and LAST in same RAM word. In case of UPM reads, program UTA and LAST in consecutive or same RAM words.

12.4.4.4.2 Chip-Select Signal Timing (CST*n*)

If BR*n*[MSEL] of the accessed bank selects a UPM on the currently requested cycle, the UPM manipulates the $\overline{\text{LCS}n}$ for that bank with timing as specified in the UPM RAM word CST*n* fields. The selected UPM affects only the assertion and negation of the appropriate $\overline{\text{LCS}n}$ signal. The state of the selected $\overline{\text{LCS}n}$

signal of the corresponding bank depends on the value of each CST*n* bit. Figure 12-66 shows how UPMs control $\overline{\text{LCS}n}$ signals.

Figure 12-66. $\overline{\text{LCS}n}$ Signal Selection

12.4.4.4.3 Byte Select Signal Timing (BST*n*)

If BR*n*[MSEL] of the accessed memory bank selects a UPM on the currently requested cycle, the selected UPM affects the assertion and negation of the appropriate $\overline{\text{LBS}}$[0:1] signal. The timing of both byte-select signals is specified in the RAM word. However, $\overline{\text{LBS}}$[0:1] are also controlled by the port size of the accessed bank, the number of bytes to transfer, and the address accessed. Figure 12-67 shows how UPMs control $\overline{\text{LBS}}$[0:1].

Figure 12-67. $\overline{\text{LBS}}$ Signal Selection

The uppermost byte select ($\overline{\text{LBS0}}$), when asserted, indicates that LAD[0:7] contains valid data during a cycle. Likewise, $\overline{\text{LBS1}}$ indicates that LAD[8:15] contain valid data. For a UPM refresh timer request, all $\overline{\text{LBS}}$[0:1] signals are asserted/negated by the UPM according to the refresh pattern only. Following any

internal bus monitor exception, the $\overline{\text{LBS}}$[0:1] signals are negated regardless of the exception handling provided by any UPM exception pattern to prevent spurious writes to external RAM.

12.4.4.4.4 General-Purpose Signals (G*n*T*n*, GO*n*)

The general-purpose signals (LGPL[0:5]) each have two bits in the RAM word that define the logical value of the signal to be changed at the rising edge of the bus clock and/or at the falling edge of the bus clock. LGPL0 offers enhancements beyond the other LGPL*n* lines.

LGPL0 can be controlled by an address line specified in M*x*MR[G0CL]. To use this feature, G0H and G0L should be set in the RAM word. For example, for a SIMM with multiple banks, this address line can be used to switch between internal memory device banks.

12.4.4.4.5 Loop Control (LOOP)

The LOOP bit in the RAM word specifies the beginning and end of a set of UPM RAM words that are to be repeated. The first time LOOP = 1, the memory controller recognizes it as a loop start word and loads the memory loop counter with the corresponding contents of the loop field shown in Table 12-41. The next RAM word for which LOOP = 1 is recognized as a loop end word. When it is reached, the loop counter is decremented by one.

Continued loop execution depends on the loop counter. If the counter is not zero, the next RAM word executed is the loop start word. Otherwise, the next RAM word executed is the one after the loop end word. Loops can be executed sequentially but cannot be nested. Also, special care must be taken:

- LAST and LOOP must not be set together.
- Loop start word should not have an AMX change with regard to the previous word.

Table 12-41. M*x*MR Loop Field Use

Request Serviced	Loop Field
Read single-beat cycle	RLF
Read burst cycle	RLF
Write single-beat cycle	WLF
Write burst cycle	WLF
Refresh timer expired	TLF
RUN command	RLF

12.4.4.4.6 Repeat Execution of Current RAM Word (REDO)

The REDO function is useful for wait-state insertion in a long UPM routine that would otherwise need too many RAM words. Setting the REDO bits of the RAM word to a nonzero value causes the UPM to re-execute the current RAM word up to three more times, as defined in the REDO field of the current RAM word.

Special care must be taken in the following cases:

- When UTA and REDO are set together, TA is asserted the number of times specified by the REDO function.
- When NA and REDO are set together, the address is incremented the number of times specified by the REDO function.
- When LOOP and REDO are set together, the loop mechanism works as usual and the line is repeated according to the REDO function.
- LAST and REDO must not be set together.
- REDO should not be used within the exception routine.

12.4.4.4.7 Address Multiplexing (AMX)

Address lines can be controlled by the user-provided pattern in the UPM. The address multiplex (AMX) bits in the RAM word can choose between driving the transaction address (AMX = 00), driving it according to the multiplexing specified by the M*x*MR[AM] field (AMX = 10), or driving the contents of MAR (AMX = 11) on the address signals. The next address (NA) bit of the RAM word does not affect LA signals, unless AMX = 00 and chooses the column address for NA = 1.

In all cases, LA[27:31] of the eLBC are driven by the five lsbs of the address selected by AMX, regardless of whether the next address (NA) bit of the RAM word is used to increment the current address. The effect of NA = 1 is visible only when AMX = 00 chooses the column address.

Table 12-42 shows how the RAM word AMX bits and M*x*MR[AM] settings can be used to affect row × column address multiplexing on the LA[16:31] signals. When AMX = 10, LAD[0:15] are driven low during an address phase.

NOTE

Multiple-bank DRAM and SDRAM devices require that the bank address be driven during both RAS and CAS cycles. The UPM does not support a persistent bank address on both RAS and CAS cycles. Therefore, external logic must be used to supply a bank address to these devices.

Table 12-42. UPM Address Multiplexing

	msb	Internal Transaction Address																													lsb
	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
AMX = 10 MxMR[AM] = 000 (Row)									16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31								
AMX = 00 (Col)																									24	25	26	27	28	29	30	31
AMX = 10 MxMR[AM] = 001 (Row)								16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31									
AMX = 00 (Col)																								23	24	25	26	27	28	29	30	31
AMX = 10 MxMR[AM] = 010 (Row)							16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31										

Table 12-42. UPM Address Multiplexing (continued)

	msb	Internal Transaction Address																													lsb
	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
AMX = 00 (Col)																							22	23	24	25	26	27	28	29	30	31
AMX = 10 MxMR[AM] = 011 (Row)						16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31											
AMX = 00 (Col)																						21	22	23	24	25	26	27	28	29	30	31
AMX = 10 MxMR[AM] = 100 (Row)					16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31												
AMX = 00 (Col)																					20	21	22	23	24	25	26	27	28	29	30	31
AMX = 10 MxMR[AM] = 101 (Row)				16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31													
AMX = 00 (Col)																				19	20	21	22	23	24	25	26	27	28	29	30	31
AMX = 10 MxMR[AM] = 110	Reserved																															
AMX = 10 MxMR[AM] = 111	Reserved																															

Note that any change to the AMX field from one RAM word to the next RAM word executed results in an address phase on the {LAD*n*, LA*n*} bus with the assertion of LALE for the number of cycles set for LALE in the OR*n* and LCRR registers. The LGPL[0:5] signals maintain the value specified in the RAM word during the LALE phase.

NOTE

AMX must not change values in any RAM word which begins a loop.

12.4.4.4.8 LGPL[0:5] Signal Negation (LAST)

When the LAST bit is read in a RAM word, the current UPM pattern is terminated at the end of the current cycle. On the next cycle (following LAST) all the UPM signals are negated unconditionally (driven to logic 1), unless there is a back-to-back UPM request pending. In this case, the signal values for the cycle following the one in which the LAST bit was set are taken from the first RAM word of the pending UPM routine.

In case of UPM writes, program UTA and LAST in same RAM word. In case of UPM reads, program UTA and LAST in consecutive or same RAM words.

12.4.4.4.9 Wait Mechanism (WAEN)

The WAEN bit in the RAM array word can be used to enable the UPM wait mechanism in selected UPM RAM words. If the UPM reads a RAM word with WAEN set, the external LUPWAIT signal is sampled and synchronized by the memory controller as if it were an asynchronous signal. The WAEN bit is ignored if LAST = 1 in the same RAM word.

Synchronization of LUPWAIT starts at the falling edge of the LCLK and takes at least 1 LCLK cycle to get affected. If LUPWAIT is asserted and WAEN = 1 in the current UPM word, the UPM is frozen until

LUPWAIT is negated. The value of external signals driven by the UPM remains as indicated in the previous RAM word. When LUPWAIT is negated, the UPM continues normal functions. Note that during WAIT cycles, the UPM does not handle data.

Figure 12-68 shows how the WAEN bit in the word read by the UPM and the LUPWAIT signal are used to hold the UPM in a particular state until LUPWAIT is negated. As the example shows, the $\overline{\text{LCS}n}$ and LGPL1 states and the WAEN value are frozen until LUPWAIT is recognized as negated. WAEN is typically set before the line that contains UTA = 1. Note that if WAEN and NA are both set in the same RAM word, NA causes the burst address to increment once as normal regardless of whether the UPM freezes.

Figure 12-68 shows effect of LUPWAIT signal with PLL bypass.

Figure 12-68. Effect of LUPWAIT Signal with PLL Bypass

If LUPWAIT is to be considered an asynchronous signal, which can be asserted/negated at any time, no UPM RAM word must contain both WAEN = 1 and UTA = 1 simultaneously.

12.4.4.5 Extended Hold Time on Read Accesses

Slow memory devices that take a long time to turn off their data bus drivers on read accesses should choose some non-zero combination of OR*n*[TRLX] and OR*n*[EHTR]. The next accesses after a read access to the slow memory device is delayed by the number of clock cycles specified in the OR*n* register in addition to any existing bus turnaround cycle.

12.5 Initialization/Application Information

This section provides information about the following:

- Section 12.5.1, “Interfacing to Peripherals in Different Address Modes”
- Section 12.5.2, “Bus Turnaround”
- Section 12.5.3, “Interface to Different Port-Size Devices”
- Section 12.5.4, “Command Sequence Examples for NAND Flash EEPROM”
- Section 12.5.5, “Interfacing to Fast-Page Mode DRAM Using UPM”
- Section 12.5.6, “Interfacing to ZBT SRAM Using UPM”

12.5.1 Interfacing to Peripherals in Different Address Modes

This section provides guidelines for interfacing to peripherals.

12.5.1.1 Non-Multiplexed Address and Data Buses

For small address space applications the address latch may be eliminated entirely if the local bus address is taken entirely from LA[16:31], in which case addresses driven onto LAD during address phases are simply ignored. The connection is illustrated in Figure 12-69. In non-multiplexed mode, the waveforms remain the same except for a few things, such as ASHIFT parameter, LAD bus turnaround time, LALE timings, that can be ignored.

Figure 12-69. Non-Multiplexed Address and Data Buses

12.5.1.2 Multiplexed Address and Data to Save Maximum Pins in 8- to 16-Bit Addressing

With the use of a feature called address byte swap by setting LBCR[ABSWP], data and address muxing can be swapped from the default available. By default when ABSWAP=0, during the address phase, LAD[0:15] carries the address A[0:15]. When ABSWAP is set to 1 during the address phase, LAD[0:7] carries the address A[24:31], and LAD[8:15] carries the address A[16:23]. The benefit of this feature is that LAD[0:15] carries the useful least significant address information during the address phase. The drawback of this feature is that it does not support burst as all the address is latched from LAD bus.

12.5.1.3 Peripheral Hierarchy on the Local Bus for High Bus Speeds

To achieve the highest possible bus speeds on the local bus, it is recommended to reduce the number of devices connected directly to the bus. For best results, only one bank of synchronous SRAMs should have a direct connection, and a bus demultiplexor should be used to replace separate latch and separate bus transceiver combinations. Figure 12-70 shows an example of such a hierarchy. This section is only a guideline, and the board designer must simulate the electric characteristics of the scenario to determine the maximum operating frequency.

Figure 12-70. Local Bus Peripheral Hierarchy for High Bus Speeds

12.5.1.4 GPCM Timings

In case a system contains a memory hierarchy with high speed synchronous memories (synchronous SRAM) and lower speed asynchronous memories (for example, FLASH EPROM and peripherals) the GPCM-controlled memories should be decoupled by buffers to reduce capacitive loading on the bus. Those buffers have to be taken into account for the timing calculations. Figure 12-71 illustrates GPCM address timings.

Figure 12-71. GPCM Address Timings

To calculate address setup timing for a slower peripheral/memory device, several parameters have to be added: propagation delay for the address latch, propagation delay for the buffer and the address setup for the actual peripheral. Typical values for the two propagation delays are in the order of 3 to 6 ns, so for a 100-MHz bus frequency, $\overline{\text{LCS}}$ should arrive on the order of 2 to 3 bus clocks later.

For data timings, only the propagation delay of one buffer plus the actual data setup time has to be considered. See Figure 12-72 for an illustration of GPCM data timings.

Figure 12-72. GPCM Data Timings

12.5.2 Bus Turnaround

Because the local bus uses multiplexed address and data, special consideration must be given to avoid bus contention at bus turnaround. The following cases must be examined:

- Address phase after previous read
- Read data phase after address phase
- Read-modify-write cycle for parity protected memory banks
- UPM cycles with additional address phases

The bus does not change direction for the following cases so they need no special attention:

- Continued burst after the first beat
- Write data phase after address phase
- Address phase after previous write

12.5.2.1 Address Phase after Previous Read

During a read cycle, the memory/peripheral drives the bus and the bus transceiver drives LAD. After the data has been sampled, the output drivers of the external device must be disabled. This can take some time; for slow devices the EHTR feature of the GPCM or the programmability of the UPM should be used to guarantee that those devices have stopped driving the bus when the eLBC memory controller ends the bus cycle.

In this case, after the previous cycle ends, LBCTL goes high and changes the direction of the bus transceiver. The eLBC then inserts a bus turnaround cycle to avoid contention. The external device has now already placed its data signals in high impedance and no bus contention will occur.

12.5.2.2 Read Data Phase after Address Phase

During the address phase, LAD actively drives the address and LBCTL is high, driving the bus transceivers in the same direction as during a write. After the end of the address phase, LBCTL goes low and changes the direction of the bus transceiver. The eLBC places the LAD signals in high impedance after its t_{dis}(LB). The LBCTL will have its new state after t_{en}(LB) and, because this is an asynchronous input, the transceiver starts to drive those signals after its t_{en}(transceiver) time. The system designer has to ensure, that [t_{en}(LB) + t_{en}(transceiver)] is larger than t_{dis} (LB) to avoid bus contention.

12.5.2.3 Read-Modify-Write Cycle for Parity Protected Memory Banks

Principally, a read-modify-write cycle is a read cycle immediately followed by a write cycle. Because the write cycle will have a new address phase in any case, this basically is the same case as an address phase after a previous read.

12.5.2.4 UPM Cycles with Additional Address Phases

The flexibility of the UPM allows the user to insert additional address phases during read cycles by changing the AMX field, therefore turning around the bus during one pattern. The eLBC automatically inserts a single bus turnaround cycle if the bus (LAD) was previously high impedance for any reason, such as a read, before LALE is driven and LAD is driven with the new address. The turnaround cycle is not inserted on a write, because the bus was already driven to begin with.

However, bus contention could potentially still occur on the far side of a bus transceiver. It is the responsibility of the designer of the UPM pattern to guarantee that enough idle cycles are inserted in the UPM pattern to avoid this.

12.5.3 Interface to Different Port-Size Devices

The eLBC supports 8- and 16-bit data port sizes. However, the bus requires that the portion of the data bus used for a transfer to or from a particular port size be fixed. A 16-bit port must reside on LAD[0–15], and

an 8-bit port must reside on LAD[0–7]. The local bus always tries to transfer the maximum amount of data on all bus cycles. Figure 12-73 shows the device connections on the data bus.

Figure 12-73. Interface to Different Port-Size Devices

Table 12-43 lists the bytes required on the data bus for read cycles.

Table 12-43. Data Bus Drive Requirements For Read Cycles

Transfer Size	Address State [1] 3 lsbs	Port Size/LAD Data Bus Assignments							
		16-Bit				8-Bit			
		0–7	8–15	16–23	24–31	0–7	8–15	16–23	24–31
Byte	000	OP0	—			OP0			
	001	—	OP1			OP1			
	010	OP2	—			OP2			
	011	—	OP3			OP3			
	100	OP4	—			OP4			
	101	—	OP5			OP5			
	110	OP6	—			OP6			
	111	—	OP7			OP7			

Table 12-43. Data Bus Drive Requirements For Read Cycles (continued)

Transfer Size	Address State [1] 3 lsbs	Port Size/LAD Data Bus Assignments							
		16-Bit				8-Bit			
		0–7	8–15	16–23	24–31	0–7	8–15	16–23	24–31
Half Word	000	OP0	OP1			OP0			
	001	—	OP1			OP1			
	010	OP2	OP3			OP2			
	100	OP4	OP5			OP4			
	101	—	OP5			OP5			
	110	OP6	OP7			OP6			
Word	000	OP0	OP1			OP0			
	100	OP4	OP5			OP4			

[1] Address state is the calculated address for port size.

12.5.4 Command Sequence Examples for NAND Flash EEPROM

In order to program the eLBC and FCM for executing NAND Flash command sequences, command codes and pause states should be obtained from the relevant NAND Flash device data sheet and programmed into FCM configuration registers. This section illustrates some common sequences for large-page, multi-gigabit NAND Flash EEPROMs; however, details should be verified against manufacturers' specific programming data.

Throughout these examples it is assumed that one or more banks of eLBC has been configured under FCM control (BR*n*[MSEL] = 001), with base address, port size, ECC mode, and timing parameters configured in accordance with the device's hardware specifications.

12.5.4.1 NAND Flash Soft Reset Command Sequence Example

An example of configuring FCM to execute a soft reset command to large-page NAND Flash is shown in Table 12-44. This sequence does not require use of the shared FCM buffer RAM. The sequence is initiated by writing FMR[OP] = 10, and issuing a special operation to the bank. At the conclusion of the sequence, eLBC will issue a command complete interrupt (LTESR[CC]) if interrupts are enabled.

Table 12-44. FCM Register Settings for Soft Reset (OR*n*[PGS] = 1)

Register	Initial Contents	Description
FCR	0xFF00_0000	CMD0 = 0xFF = reset command; other commands unused
FBAR	—	Unused
FPAR	—	Unused
FBCR	—	Unused

Table 12-44. FCM Register Settings for Soft Reset (OR*n*[PGS] = 1) (continued)

Register	Initial Contents	Description
MDR	—	Unused
FIR	0x4000_0000	OP0 = CM0 = command 0; OP1–OP7 = NOP

12.5.4.2 NAND Flash Read Status Command Sequence Example

An example of configuring FCM to execute a status read command to large-page NAND Flash is shown in Table 12-45. This sequence does not require use of the shared FCM buffer RAM, but reads the NAND Flash status into register MDR[AS0]. The sequence is initiated by writing FMR[OP] = 10 and issuing a special operation to the bank. At the conclusion of the sequence, eLBC will issue a command complete interrupt (LTESR[CC]) if interrupts are enabled.

Table 12-45. FCM Register Settings for Status Read (OR*n*[PGS] = 1)

Register	Initial Contents	Description
FCR	0x7000_0000	CMD0 = 0x70 = read status command; other commands unused
FBAR	—	Unused
FPAR	—	Unused
FBCR	—	Unused
MDR	—	Status returned in AS0
FIR	0x4B00_0000	OP0 = CM0 = command 0; OP1 = RS = read status to MDR; OP2–OP7 = NOP

12.5.4.3 NAND Flash Read Identification Command Sequence Example

An example of configuring FCM to execute a status ID command to large-page NAND Flash is shown in Table 12-46. This sequence does not require use of the shared FCM buffer RAM, but uses MDR to set up a dummy address prior to the sequence, and then to receive the first 4 bytes of ID during the sequence. The sequence is initiated by writing FMR[OP] = 10, and issuing a special operation to the bank. At the conclusion of the sequence, eLBC will issue a command complete interrupt (LTESR[CC]) if interrupts are enabled. MDR[AS3–AS0] then can be read to obtain the first 4 bytes of NAND Flash ID.

Table 12-46. FCM Register Settings for ID Read (OR*n*[PGS] = 1)

Register	Initial Contents	Description
FCR	0x9000_0000	CMD0 = 0x90 = read ID command; other commands unused
FBAR	—	Unused
FPAR	—	Unused
FBCR	—	Unused

Table 12-46. FCM Register Settings for ID Read (OR*n*[PGS] = 1) (continued)

Register	Initial Contents	Description
MDR	All zeros	AS0 = 0x00 = dummy address for read ID command; AS0–AS3 return with first 4 bytes of ID code
FIR	0x43BB_BBB0	OP0 = CM0 = command 0; OP1 = UA = user address from MDR; OP2–OP6 = RS = read 4 bytes ID into MDR[AS3–AS0]; OP7 = NOP

12.5.4.4 NAND Flash Page Read Command Sequence Example

An example of configuring FCM to execute a random page read command to large-page NAND Flash is shown in Table 12-47. This sequence reads an entire page (main and spare region) into the shared FCM buffer RAM, checking ECC as it proceeds. The sequence is initiated by writing FMR[OP] = 11, and issuing a special operation to the bank. A few cycles before completion itself, FECCn gets updated with the ECC bytes for the main region validated by FECC*n*[0]. At the conclusion of the sequence, eLBC will issue a command complete interrupt (LTESR[CC]) if interrupts are enabled. Once the sequence has completed, the shared buffer (buffer 1 for page index 5) and transfer error registers (LTECCR that reports the 512 blocks with unibit /multibit errors if any) are valid.

Table 12-47. FCM Register Settings for Page Read (OR*n*[PGS] = 1)

Register	Initial Contents	Description
FCR	0x0030_0000	CMD0 = 0x00 = random read address entry; CMD1 = 0x30 = read page
FBAR	block index (for example block 0x0001_0AB4)	BLK locates index of 128-Kbyte block
FPAR	page offset (for example 0x0000_5000 locates page 5, buffer 1)	PI locates page index in BLK; PI mod 2 indexes FCM buffer RAM; MS = 0 and CI = 0
FBCR	All zeros	BC = 0 to read entire 2112-byte page with ECC check
MDR	—	Unused
FIR	0x4125_E000	OP0 = CM0 = command 0; OP1 = CA = column address; OP2 = PA = page address; OP3 = CM1 = command 1; OP4 = RBW = wait on Flash ready and read data into FCM buffer; OP5–OP7 = NOP

12.5.4.5 NAND Flash Block Erase Command Sequence Example

An example of configuring FCM to execute a block erase command to large-page NAND Flash is shown in Table 12-48. This sequence does not require use of the shared FCM buffer RAM, but returns with the erase status in MDR[AS0]. The sequence is initiated by writing FMR[OP] = 11, and issuing a special

operation to the bank. At the conclusion of the sequence, eLBC will issue a command complete interrupt (LTESR[CC]) if interrupts are enabled.

Note that operations specified by OP3 and OP4 (status read) should never be skipped while erasing a NAND Flash device, because, in case that happens, contention may arise on LGPL4. A possible case is that the next transaction from eLBC may try to use that pin as an output and since the NAND Flash device might already be driving it, contention will occur. In case OP3 and OP4 operations are skipped, it may also happen that a new command is issued to the NAND Flash device even when the device has not yet finished processing the previous request. This may also result in unpredictable behavior.

Table 12-48. FCM Register Settings for Block Erase (OR*n*[PGS] = 1)

Register	Initial Contents	Description
FCR	0x6070_D000	CMD0 = 0x60 = block address entry; CMD1 = 0x70 = read status CMD2 = 0xD0 = erase block;
FBAR	Block Index (for example block 0x0001_0AB4)	BLK locates index of 128-Kbyte block
FPAR	All zeros	PI = 0 to locate block boundary
FBCR	—	Unused
MDR	—	Returns with AS0 holding erase status
FIR	0x426D_B000	OP0 = CM0 = command 0; OP1 = PA = page address; OP2 = CM2 = command 2; OP3 = CW1 = wait on Flash ready and issue command 1; OP4 = RS = read erase status into MDR[AS0]; OP5–OP7 = NOP

12.5.4.6 NAND Flash Program Command Sequence Example

An example of configuring FCM to execute a program command to large-page NAND Flash is shown in Table 12-49. This sequence writes an entire page (main and spare region) from the shared FCM buffer RAM, generating ECC as it proceeds. The shared buffer (buffer 1 for page index 5) must be initialized by software prior to starting the sequence. The sequence is initiated by writing FMR[OP] = 11, and issuing a special operation to the bank. At the conclusion of the sequence, eLBC will issue a command complete interrupt (LTESR[CC]) if interrupts are enabled. The status of the programming operation is returned in MDR[AS0].

Note that operations specified by OP5 and OP6 (status read) should never be skipped while programming a NAND Flash device, because, in case that happens, contention may arise on LGPL4. A possible case is that the next transaction from eLBC may try to use that pin as an output and since the NAND Flash device might already be driving it, contention will occur. In case OP5 and OP6 operations are skipped, it may also

happen that a new command is issued to the NAND Flash device even when the device has not yet finished processing the previous request. This may also result in unpredictable behavior.

Table 12-49. FCM Register Settings for Page Program (OR*n*[PGS] = 1)

Register	Initial Contents	Description
FCR	0x8070_1000	CMD0 = 0x80 = page address and data entry; CMD1 = 0x70 = read status CMD2 = 0x10 = program page;
FBAR	block index (for example, block 0x0001_0AB4)	BLK locates index of 128-Kbyte block
FPAR	page offset (for example, 0x0000_5000 locates page 5, buffer 1)	PI locates page index in BLK; PI mod 2 indexes FCM buffer RAM; MS = 0 and CI = 0
FBCR	All zeros	BC = 0 to write entire 2112-Byte page with ECC generation
MDR	—	Returns with AS0 holding program status
FIR	0x4128_6DB0	OP0 = CM0 = command 0; OP1 = CA = column address; OP2 = PA = page address; OP3 = WB = write data from buffer; OP4 = CM2 = command 2; OP5 = CW1 = wait on Flash ready and issue command 1; OP6 = RS = read erase status into MDR[AS0]; OP7 = NOP

12.5.5 Interfacing to Fast-Page Mode DRAM Using UPM

Connecting the local bus UPM controller to a DRAM device requires a detailed examination of the timing diagrams representing the possible memory cycles that must be performed when accessing this device. This section describes timing diagrams for various UPM configurations for fast-page mode DRAM, with LCRR[CLKDIV] = 4 (clock ratio of 8) or 8 (clock ratio of 16). The illustrative examples shown in Figure 12-74–Figure 12-78 may not represent the timing necessary for any specific device used with the eLBC. Here, LGPL1 is programmed to drive R/$\overline{W}$ of the DRAM, although any LGPL*n* signal may be used for this purpose.

cst1	0	LALE pause (due to change in AMX)	0	0	Bit 0
cst2	0		0	0	Bit 1
cst3	0		0	0	Bit 2
cst4	0		0	0	Bit 3
bst1	1		1	0	Bit 4
bst2	1		0	0	Bit 5
bst3	1		0	0	Bit 6
bst4	1		0	0	Bit 7
g0l0					Bit 8
g0l1					Bit 9
g0h0					Bit 10
g0h1					Bit 11
g1t1	1		1	1	Bit 12
g1t3	1		1	1	Bit 13
g2t1					Bit 14
g2t3					Bit 15
g3t1					Bit 16
g3t3					Bit 17
g4t1					Bit 18
g4t3					Bit 19
g5t1					Bit 20
g5t3					Bit 21
redo[0]					Bit 22
redo[1]					Bit 23
loop	0		0	0	Bit 24
exen	0		0	0	Bit 25
amx0	1		0	0	Bit 26
amx1	0		0	0	Bit 27
na	0		0	0	Bit 28
uta	0		0	1	Bit 29
todt	0		0	1	Bit 30
last	0		0	1	Bit 31
	RSS	**RSS + 1**	**RSS + 1**	**RSS + 2**	

Figure 12-74. Single-Beat Read Access to FPM DRAM

Figure 12-75. Single-Beat Write Access to FPM DRAM

cst1	0	LALE pause (due to change in AMX)	0	0	1	Bit 0
cst2	0		0	0	1	Bit 1
cst3	0		0	0	1	Bit 2
cst4	0		0	0	1	Bit 3
bst1	1		1	0	1	Bit 4
bst2	1		1	0	1	Bit 5
bst3	1		1	0	1	Bit 6
bst4	1		0	0	1	Bit 7
g0l0						Bit 8
g0l1						Bit 9
g0h0						Bit 10
g0h1						Bit 11
g1t1	1		1	1	1	Bit 12
g1t3	1		1	1	1	Bit 13
g2t1						Bit 14
g2t3						Bit 15
g3t1						Bit 16
g3t3						Bit 17
g4t1						Bit 18
g4t3						Bit 19
g5t1						Bit 20
g5t3						Bit 21
redo[0]						Bit 22
redo[1]						Bit 23
loop	0		1	1	0	Bit 24
exen	0		0	1	0	Bit 25
amx0	1		0	0	0	Bit 26
amx1	0		0	0	0	Bit 27
na	0		0	1	0	Bit 28
uta	0		0	1	0	Bit 29
todt	0		0	0	1	Bit 30
last	0		0	0	1	Bit 31
	RBS		**RBS + 1**	**RBS + 2**	**RBS + 3**	

Figure 12-76. Burst Read Access to FPM DRAM Using LOOP (Two Beats Shown)

cst1	1	0	0	Bit 0
cst2	1	0	0	Bit 1
cst3	1	0	1	Bit 2
cst4	1	0	1	Bit 3
bst1	1	0	0	Bit 4
bst2	0	0	0	Bit 5
bst3	0	0	1	Bit 6
bst4	0	0	1	Bit 7
g0l0				Bit 8
g0l1				Bit 9
g0h0				Bit 10
g0h1				Bit 11
g1t1				Bit 12
g1t3				Bit 13
g2t1				Bit 14
g2t3				Bit 15
g3t1				Bit 16
g3t3				Bit 17
g4t1				Bit 18
g4t3				Bit 19
g5t1				Bit 20
g5t3				Bit 21
redo[0]				Bit 22
redo[1]				Bit 23
loop	0	0	0	Bit 24
exen	0	0	0	Bit 25
amx0	0	0	0	Bit 26
amx1	0	0	0	Bit 27
na	0	0	0	Bit 28
uta	0	0	0	Bit 29
todt	0	0	1	Bit 30
last	0	0	1	Bit 31
	PTS	**PTS + 1**	**PTS + 2**	

Figure 12-77. Refresh Cycle (CBR) to FPM DRAM

cst1	1	Bit 0
cst2	1	Bit 1
cst3	1	Bit 2
cst4	1	Bit 3
bst1	1	Bit 4
bst2	1	Bit 5
bst3	1	Bit 6
bst4	1	Bit 7
g0l0		Bit 8
g0l1		Bit 9
g0h0		Bit 10
g0h1		Bit 11
g1t1		Bit 12
g1t3		Bit 13
g2t1		Bit 14
g2t3		Bit 15
g3t1		Bit 16
g3t3		Bit 17
g4t1		Bit 18
g4t3		Bit 19
g5t1		Bit 20
g5t3		Bit 21
redo[0]		Bit 22
redo[1]		Bit 23
loop	0	Bit 24
exen	0	Bit 25
amx0	0	Bit 26
amx1	0	Bit 27
na	0	Bit 28
uta	0	Bit 29
todt	1	Bit 30
last	1	Bit 31
	EXS	

Figure 12-78. Exception Cycle

12.5.6 Interfacing to ZBT SRAM Using UPM

ZBT SRAMs have been designed to optimize the performance of table access in networking applications. This section describes how to interface to ZBT SRAMs. Figure 12-79 shows the connections. The UPM is used to generate control signals. The same interfacing is used for pipelined and flow-through versions of ZBT SRAMs. However different UPM patterns must be generated for those cases. As ZBT SRAMs are mostly used by performance-critical applications, it is assumed here that, typically, the maximum width of the local bus of 16 bits will be used.

Figure 12-79 shows the interface connections.

Figure 12-79. Interface to ZBT SRAM

ZBT SRAMs allow different configurations. For the local bus, the burst order should be set to linear burst order by tying the mode pin to GND. $\overline{\text{CKE}}$ should also be tied to ground.

ZBT SRAMs perform four-beat bursts. Because the eLBC generates sixteen-beat transactions (for 16-bit ports) the UPM breaks down each burst into four consecutive four-beat bursts. The internal address generator of the eLBC generates the new LA{A27, A28} for the second, third, and fourth burst. In other words, because linear burst is used on the SRAM, the device itself bursts with the burst addresses of [0:1:2:3]. The local bus always generates linear bursts and expects [0:1:2:3:4:5:6:7:...:15]. Therefore, four consecutive linear bursts of the ZBT SRAM with {A21, A22} = {0,0} for the first burst, {A21, A22} = {0,1} for the second burst, {A27, A28} = {1,0} for the third burst, and {A27, A28} = {1,1} for the fourth burst give the desired burst pattern.

The UPM also supports single beat accesses. Because the ZBT SRAM does not support this and always responds with a burst, the UPM pattern has to take care that data for the critical beat is provided (for write) or sampled (for read), and that the rest of the burst is ignored (by negating $\overline{\text{WE}}$). The UPM controller basically has to wait for the end of the SRAM burst to avoid bus contention with further bus activities.

Chapter 13
DMA Controller

This chapter describes the DMA controller offered on this device.

13.1 Introduction

The DMA controller transfers blocks of data between the many interface and functional blocks of this device, independent of the e500 cores or external hosts.

13.1.1 Block Diagram

Figure 13-1 shows the block diagram of the DMA controller.

Figure 13-1. DMA Block Diagram

13.1.2 Overview

The DMA controller has four high-speed DMA channels. Both the e500 cores and external devices can initiate DMA transfers. The channels are capable of complex data movement and advanced transaction chaining. Figure 13-1 is a high-level block diagram of the DMA controller. Operations such as descriptor fetches and block transfers are initiated by each channel. A channel is selected by the arbitration logic and information is passed to the source and destination control blocks for processing. The source and destination blocks generate read and write requests to the address tenure engine, which manages the DMA master port address interface. After a transaction is accepted by the master port, control is transferred to the data tenure engine that manages the read and write data transfers. A channel remains active in the shared resources for the duration of the data transfer unless the allotted bandwidth per channel is reached.

13.1.3 Features

The DMA controller offers the following features:

- Four high-speed/high-bandwidth channels accessible by local and remote masters
- Basic DMA operation modes (direct, simple chaining)
- Extended DMA operation modes (advanced chaining and stride capability)
- Cascading descriptor chains
- Misaligned transfers
- Programmable bandwidth control between channels
- Up to 256 bytes for DMA sub-block transfers to maximize performance
- Three priority levels supported for source and destination transactions
- Interrupt on error and completed segment, list, or link
- Externally-controlled transfer using $\overline{\text{DMA_DREQ}}$, $\overline{\text{DMA_DACK}}$, and $\overline{\text{DMA_DDONE}}$

13.1.4 Modes of Operation

The DMA block has two modes of operation: basic and extended. Basic mode is the DMA legacy mode, which does not support advanced features. Extended mode supports advanced features such as striding and flexible descriptor structures.

These two basic modes allow users to initiate and end DMA transfers in various ways. Table 13-1 summarizes the relationship between the modes and the following features:

- Direct mode—No descriptors are involved. Software must initialize the required fields as described in Table 13-2 before starting a transfer.
- Chaining mode—Software must initialize descriptors in memory and the required fields as described in Table 13-2 before starting a transfer.
- Single-write start mode—The DMA process can be started using a single-write command to either the descriptor address register in one of the chaining modes or the source/destination address registers in one of the direct modes.
- External control capability—This allows an external agent to start, pause, and check the status of a DMA transfer that has already been initialized.

- Channel continue capability—The channel continue capability allows software the flexibility of having the DMA controller start with descriptors that have already been programmed while software continues to build more descriptors in memory.
- Channel abort capability—The software can abort a previously initiated transfer by setting the bit MR*n*[CA]. The DMA controller terminates all outstanding transfers initiated by the channel without generating any errors before entering an idle state.

Table 13-1. Relationship of Modes and Features

Mode	Mode with One Additional Feature	Mode with Two Additional Features
B (Basic)	BD (basic direct)	BDS (BD single-write start)
		BDE (BD external control)
	BC (basic chaining)	BCE (BC external control)
		BCS (BC single-write start)
Ext (Extended)	ExtD (extended direct)	ExtDS (ExtD single-write start)
		ExtDE (ExtD external control)
	ExtC (extended chaining)	ExtCE (ExtC external control)
		ExtCS (ExtC single-write start)

Table 13-2 describes bit settings required for each DMA mode of operation.

Table 13-2. DMA Mode Bit Settings

Modes with Features	MR*n*[XFE]	MR*n*[CTM]	MR*n*[SRW]	MR*n*[CDSM/SWSM]	MR*n*[EMS_EN]
Basic Direct Modes					
Basic direct	0	1	0	0	0
Basic direct external control	0	1	0	0	1
Basic direct single-write start	0	1	1	1 or 0	0
Basic Chaining Modes					
Basic chaining	0	0	Reserved	0	0
Basic chaining external control	0	0	Reserved	0	1
Basic chaining single-write start	0	0	Reserved	1	0
Extended Direct Modes					
Extended direct	1	1	0	0	0
Extended direct external control	1	1	0	0	1
Extended direct single-write start	1	1	1	1 or 0	0

Table 13-2. DMA Mode Bit Settings (continued)

Modes with Features	MR*n*[XFE]	MR*n*[CTM]	MR*n*[SRW]	MR*n*[CDSM/SWSM]	MR*n*[EMS_EN]
Extended Chaining Modes					
Extended chaining	1	0	Reserved	0	0
Extended chaining external control	1	0	Reserved	0	1
Extended chaining single-write start	1	0	Reserved	1	0

Refer to Section 13.4, "Functional Description," for details on these modes.

Figure 13-2 shows the general DMA operational flow chart.

Figure 13-2. DMA Operational Flow Chart

13.2 External Signal Description

This section describes the external DMA signals.

13.2.1 Signal Overview

Figure 13-3 summarizes the DMA controller signals.

Figure 13-3. DMA Signal Summary

13.2.2 Detailed Signal Descriptions

Table 13-3 describes the DMA signals.

Table 13-3. DMA Signals—Detailed Signal Descriptions

Signal	I/O	Description	
DMA_DREQ*n*	I	DMA request. Indicates the start of a DMA transfer or a restart from a paused request. Assertion of DMA_DREQ*n* causes MR*n*[CS] to be set, thereby activating the corresponding DMA channel.	
		State Meaning	Asserted—Assertion of DMA_DREQ*n* while DMA_DACK*n* is negated causes a new transfer to start OR resumes a paused transfer if the EMP_EN bit is set. Assertion while DMA_DACK*n* is asserted results in an illegal condition. Negated—Negation while DMA_DACK*n* is asserted has no effect. Negation before the assertion of DMA_DACK*n* results in an illegal condition.
		Timing	Assertion—Can be asserted asynchronously Negation— Must remain asserted at least until the assertion of the corresponding DMA_DACK*n*

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Table 13-3. DMA Signals—Detailed Signal Descriptions (continued)

Signal	I/O	Description	
$\overline{\text{DMA_DACK}n}$	O	DMA acknowledge. Indicates that a DMA transfer is currently in progress	
		State Meaning	Asserted—Indicates that a DMA transfer is currently in progress. Asserted after the assertion of $\overline{\text{DMA_DREQ}n}$ to indicate the start of a transfer Negated—Negated after finishing a complete transfer or after entering a paused state if MR*n*[EMP_EN] is set
		Timing	Assertion—Asynchronous assertion; asserted for more than three system clocks Negation—Asynchronous negation; negated for more than three system clocks
$\overline{\text{DMA_DDONE}n}$	O	DMA done. Indicates that a DMA transfer is complete	
		State Meaning	Asserted—Indicates transfer completion. SRn[CB] is clear. Note, however, that write data may still be queued at the target interface or in the process of transfer on an external interface. Negated—Indicates that the current transfer is in process
		Timing	Assertion—Always asserts asynchronously after the negation of the final $\overline{\text{DMA_DACK}n}$ to indicate completion of a transfer. For a paused transfer, $\overline{\text{DMA_DDONE}n}$ is asserted asynchronously after the negation of the final $\overline{\text{DMA_DACK}n}$. Negation—Negated asynchronously after the assertion of $\overline{\text{DMA_DREQ}n}$ for the next transfer

13.3 Memory Map/Register Definition

This section provides a detailed description of all accessible DMA memory and registers. The descriptions include individual bit level descriptions and reset states of each register. Undefined 4-byte address spaces within offset 0x000–0xFFF are reserved.

Table 13-4 lists the DMA registers and their offsets. Note that the full register address is comprised of the programmable CCSRBAR together with the fixed DMA block base address and offset listed in Table 13-4.

In this table and in the register figures and field descriptions, the following access definitions apply:

- Reserved fields are always ignored for the purposes of determining access type.
- R/W, R, and W (read/write, read only, and write only) indicate that all the non-reserved fields in a register have the same access type.
- w1c indicates that all of the non-reserved fields in a register are cleared by writing ones to them.
- Mixed indicates a combination of access types.
- Special is used when no other category applies. In this case the register figure and field description table should be read carefully.

Table 13-4. DMA Register Summary

Offset	Register	Access	Reset	Section/Page
DMA Controller Block Base Address: 0x2_1000				
0x100	MR0—DMA 0 mode register	R/W	0x0800_0000	13.3.1.1/13-9
0x104	SR0—DMA 0 status register	Mixed	All zeros	13.3.1.2/13-12
0x108	ECLNDAR0—DMA 0 current link descriptor extended address register	R/W	All zeros	13.3.1.3/13-13

Table 13-4. DMA Register Summary (continued)

Offset	Register	Access	Reset	Section/Page
0x10C	CLNDAR0—DMA 0 current link descriptor address register	R/W	All zeros	13.3.1.4/13-14
0x110	SATR0—DMA 0 source attributes register	R/W	All zeros	13.3.1.5/13-15
0x114	SAR0—DMA 0 source address register	R/W	All zeros	13.3.1.6/13-16
0x118	DATR0—DMA 0 destination attributes register	R/W	All zeros	13.3.1.7/13-17
0x11C	DAR0—DMA 0 destination address register	R/W	All zeros	13.3.1.8/13-17
0x120	BCR0—DMA 0 byte count register	R/W	All zeros	13.3.1.9/13-18
0x124	ENLNDAR0—DMA 0 next link descriptor extended address register	R/W	All zeros	13.3.1.10/13-18
0x128	NLNDAR0—DMA 0 next link descriptor address register	R/W	All zeros	13.3.1.11/13-19
0x130	ECLSDAR0—DMA 0 current list descriptor extended address register	R/W	All zeros	13.3.1.12/13-20
0x134	CLSDAR0—DMA 0 current list descriptor address register	R/W	All zeros	13.3.1.13/13-20
0x138	ENLSDAR0—DMA 0 next list descriptor extended address register	R/W	All zeros	13.3.1.14/13-21
0x13C	NLSDAR0—DMA 0 next list descriptor address register	Mixed	All zeros	13.3.1.15/13-22
0x140	SSR0—DMA 0 source stride register	R/W	All zeros	13.3.1.16/13-22
0x144	DSR0—DMA 0 destination stride register	R/W	All zeros	13.3.1.17/13-23
0x148–0x17C	Reserved	—	—	—
0x180	MR1—DMA 1 mode register	R/W	0x0800_0000	13.3.1.1/13-9
0x184	SR1—DMA 1 status register	Mixed	All zeros	13.3.1.2/13-12
0x188	ECLNDAR1—DMA 1 current link descriptor extended address register	R/W	All zeros	13.3.1.3/13-13
0x18C	CLNDAR1—DMA 1 current link descriptor address register	R/W	All zeros	13.3.1.4/13-14
0x190	SATR1—DMA 1 source attributes register	R/W	All zeros	13.3.1.5/13-15
0x194	SAR1—DMA 1 source address register	R/W	All zeros	13.3.1.6/13-16
0x198	DATR1—DMA 1 destination attributes register	R/W	All zeros	13.3.1.7/13-17
0x19C	DAR1—DMA 1 destination address register	R/W	All zeros	13.3.1.8/13-17
0x1A0	BCR1—DMA 1 byte count register	R/W	All zeros	13.3.1.9/13-18
0x1A4	ENLNDAR1—DMA 1 next link descriptor extended address register	R/W	All zeros	13.3.1.10/13-18
0x1A8	NLNDAR1—DMA 1 next link descriptor address register	R/W	All zeros	13.3.1.11/13-19
0x1B0	ECLSDAR1—DMA 1 current list descriptor extended address register	R/W	All zeros	13.3.1.12/13-20
0x1B4	CLSDAR1—DMA 1 current list descriptor address register	R/W	All zeros	13.3.1.13/13-20
0x1B8	ENLSDAR1—DMA 1 next list descriptor extended address register	R/W	All zeros	13.3.1.14/13-21
0x1BC	NLSDAR1—DMA 1 next list descriptor address register	R/W	All zeros	13.3.1.15/13-22

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Table 13-4. DMA Register Summary (continued)

Offset	Register	Access	Reset	Section/Page
0x1C0	SSR1—DMA 1 source stride register	R/W	All zeros	13.3.1.16/13-22
0x1C4	DSR1—DMA 1 destination stride register	R/W	All zeros	13.3.1.17/13-23
0x1C8–0x1FC	Reserved	—	—	—
0x200	MR2—DMA 2 mode register	R/W	0x0800_0000	13.3.1.1/13-9
0x204	SR2—DMA 2 status register	Mixed	All zeros	13.3.1.2/13-12
0x208	ECLNDAR2—DMA 2 current link descriptor extended address register	R/W	All zeros	13.3.1.3/13-13
0x20C	CLNDAR2—DMA 2 current link descriptor address register	R/W	All zeros	13.3.1.4/13-14
0x210	SATR2—DMA 2 source attributes register	R/W	All zeros	13.3.1.5/13-15
0x214	SAR2—DMA 2 source address register	R/W	All zeros	13.3.1.6/13-16
0x218	DATR2—DMA 2 destination attributes register	R/W	All zeros	13.3.1.7/13-17
0x21C	DAR2—DMA 2 destination address register	R/W	All zeros	13.3.1.8/13-17
0x220	BCR2—DMA 2 byte count register	R/W	All zeros	13.3.1.9/13-18
0x224	ENLNDAR2—DMA 2 next link descriptor extended address register	R/W	All zeros	13.3.1.10/13-18
0x228	NLNDAR2—DMA 2 next link descriptor address register	R/W	All zeros	13.3.1.11/13-19
0x230	ECLSDAR2—DMA 2 current list descriptor extended address register	R/W	All zeros	13.3.1.12/13-20
0x234	CLSDAR2—DMA 2 current list descriptor address register	R/W	All zeros	13.3.1.13/13-20
0x238	ENLSDAR2—DMA 2 next list descriptor extended address register	R/W	All zeros	13.3.1.14/13-21
0x23C	NLSDAR2—DMA 2 next list descriptor address register	R/W	All zeros	13.3.1.15/13-22
0x240	SSR2—DMA 2 source stride register	R/W	All zeros	13.3.1.16/13-22
0x244	DSR2—DMA 2 destination stride register	R/W	All zeros	13.3.1.17/13-23
0x248–0x27C	Reserved	—	—	—
0x280	MR3—DMA 3 mode register	R/W	0x0800_0000	13.3.1.1/13-9
0x284	SR3—DMA 3 status register	Mixed	All zeros	13.3.1.2/13-12
0x288	ECLNDAR3—DMA 3 current link descriptor extended address register	R/W	All zeros	13.3.1.3/13-13
0x28C	CLNDAR3—DMA 3 current link descriptor address register	R/W	All zeros	13.3.1.4/13-14
0x290	SATR3—DMA 3 source attributes register	R/W	All zeros	13.3.1.5/13-15
0x294	SAR3—DMA 3 source address register	R/W	All zeros	13.3.1.6/13-16
0x298	DATR3—DMA 3 destination attributes register	R/W	All zeros	13.3.1.7/13-17
0x29C	DAR3—DMA 3 destination address register	R/W	All zeros	13.3.1.8/13-17
0x2A0	BCR3—DMA 3 byte count register	R/W	All zeros	13.3.1.9/13-18

Table 13-4. DMA Register Summary (continued)

Offset	Register	Access	Reset	Section/Page
0x2A4	ENLNDAR3—DMA 3 next link descriptor extended address register	R/W	All zeros	13.3.1.10/13-18
0x2A8	NLNDAR3—DMA 3 next link descriptor address register	R/W	All zeros	13.3.1.11/13-19
0x2B0	ECLSDAR3—DMA 3 current list descriptor extended address register	R/W	All zeros	13.3.1.12/13-20
0x2B4	CLSDAR3—DMA 3 current list descriptor address register	R/W	All zeros	13.3.1.13/13-20
0x2B8	ENLSDAR3—DMA 3 next list descriptor extended address register	R/W	All zeros	13.3.1.14/13-21
0x2BC	NLSDAR3—DMA 3 next list descriptor address register	R/W	All zeros	13.3.1.15/13-22
0x2C0	SSR3—DMA 3 source stride register	R/W	All zeros	13.3.1.16/13-22
0x2C4	DSR3—DMA 3 destination stride register	R/W	All zeros	13.3.1.17/13-23
0x2C8–0x2FC	Reserved	—	—	—
0x300	DGSR—DMA general status register 0 (channels 0–3)	R	All zeros	13.3.1.18/13-24

13.3.1 DMA Register Descriptions

The following sections describe the DMA registers. The majority of these registers are channel-specific and can be identified by one of the four offsets that describe the register.

13.3.1.1 Mode Registers (MR*n*)

The mode register allows software to start a DMA transfer and to control various DMA transfer characteristics.

Offset 0x100
0x180
0x200
0x280

Access: Read/Write

	0–3	4–7	8–9	10	11–12	13	14–15
R/W	—	BWC	—	EMP_EN	—	EMS_EN	DAHTS
Reset	0 0 0 0	1 0 0 0	0 0	0	0 0	0	0 0

	16–17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R/W	SAHTS	DAHE	SAHE	—	SRW	EOSIE	EOLNIE	EOLSIE	EIE	XFE	CDSM/SWSM	CA	CTM	CC	CS
Reset	All zeros														

Figure 13-4. DMA Mode Registers (MR*n*)

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Table 13-5. MR*n* Field Descriptions

Bits	Name	Description
0–3	—	Reserved
4–7	BWC	Bandwidth/pause control. If multiple channels are executing transfers concurrently the value of MR*n*[BWC] determines how many bytes a given channel is allowed to transfer before the DMA engine pauses the current channel and switches to the next channel. If only one channel is executing transfers the value of MR*n*[BWC] dictates how many bytes are allowed to transfer before pausing the channel, after which a new assertion of DREQ resumes channel operation. 0000 1 byte 0001 2 bytes 0010 4 bytes 0011 8 bytes 0100 16 bytes 0101 32 bytes 0110 64 bytes 0111 128 bytes 1000 256 bytes 1001 512 bytes 1010 1024 bytes 1011–1110 Reserved 1111 Disable bandwidth sharing to allow uninterrupted transfers from each channel.
8–9	—	Reserved
10	EMP_EN	External master pause enable. Valid only if MR*n*[EMS_EN] is set. 0 Disable the external master pause feature. 1 Enable the external master pause feature. Channel is paused as described by MR*n*[BWC].
11–12	—	Reserved
13	EMS_EN	External master start enable. This bit does not apply to single-write start modes (direct or chaining). 0 Disable the channel from being started by an external DMA start pin. 1 Enable the channel to be started by an external DMA start pin, which sets MR*n*[CS].
14–15	DAHTS	Destination address hold transfer size. Indicates the transfer size used for each transaction while MR*n*[DAHE] is set. The byte count register must be in multiples of the size and the destination address register must be aligned based on the size. The transfer size assigned to MR*n*[DAHTS] must be equal to or smaller than that assigned to MR*n*[BWC] to avoid undefined behavior. 00 1 byte 01 2 bytes 10 4 bytes 11 8 bytes
16–17	SAHTS	Source address hold transfer size. Indicates the transfer size used for each transaction while MR*n*[SAHE] is set. The byte count register must be in multiples of the size and the source address register must be aligned based on the size. The transfer size assigned to MR*n*[SAHTS] must be equal to or smaller than that assigned to MR*n*[BWC] to avoid undefined behavior. 00 1 byte 01 2 bytes 10 4 bytes 11 8 bytes
18	DAHE	Destination address hold enable 0 Disable destination address hold 1 Enable the DMA controller to hold the destination address of a transfer to the size specified by MR*n*[DAHTS]. Hardware only supports aligned transfers for this feature.
19	SAHE	Source address hold enable 0 Disable source address hold 1 Enable the DMA controller to hold the source address of a transfer to the size specified by MR*n*[SAHTS]. Hardware only supports aligned transfers for this feature.
20	—	Reserved

Table 13-5. MR*n* Field Descriptions (continued)

Bits	Name	Description
21	SRW	Single register write (Direct mode only; reserved for chaining mode.) 0 Normal operation 1 Enable a write to the source address register to simultaneously set MR*n*[CS], starting a DMA transfer, when MR*n*[CDSM/SWSM] is also set. Setting this bit and clearing CDSM/SWSM causes a write to the destination address register to simultaneously set MR*n*[CS], starting a DMA transfer.
22	EOSIE	End-of-segments interrupt enable 0 Do not generate an interrupt at the completion of a data transfer. CLNDAR*n*[EOSIE] overrides this bit on a link descriptor basis. 1 Generate an interrupt at the completion of a data transfer (That is, SR*n*[EOSI] is set). This bit overrides the CLNDAR*n*[EOSIE].
23	EOLNIE	End-of-links interrupt enable 0 Do not generate an interrupt at the completion of a list of DMA transfers. 1 Generate an interrupt at the completion of a list of DMA transfers (That is, NLNDAR*n*[EOLND] is set).
24	EOLSIE	End-of-lists interrupt enable 0 Do not generate an interrupt at the completion of all DMA transfers. 1 Generate an interrupt at the completion of all DMA transfers (That is, NLNDAR*n*[EOLND] and NLSDAR*n*[EOLSD] are set).
25	EIE	Error interrupt enable 0 Do not generate an interrupt if a programming or transfer error is detected. 1 Generate an interrupt if a programming or transfer error is detected.
26	XFE	Extended features enable 0 Disable the new chaining features. 1 Enable the new chaining features.
27	CDSM/ SWSM	In chaining mode, current descriptor start mode/single-write start mode is as follows: • In basic mode (MR*n*[XFE] is cleared), setting this bit causes a write to the current link descriptor address register to simultaneously set MR*n*[CS], starting a DMA transfer. • In extended chaining mode (MR*n*[XFE] is set), setting this bit causes a write to the current list descriptor address register to simultaneously set MR*n*[CS], starting a DMA transfer. In direct mode, setting this bit and MR*n*[SRW] causes a write to the source address register to simultaneously set MR*n*[CS], starting a DMA transfer. Clearing this bit and setting MR*n*[SRW] causes a write to the destination address register to simultaneously set MR*n*[CS], starting a DMA transfer. This bit must be cleared when MR*n*[SRW] is cleared.
28	CA	Channel abort 0 No effect 1 Cause the current transfer to be aborted and SR*n*[CB] to be cleared if the channel is busy. The channel remains in the idle state until a new transfer is programmed.
29	CTM	Channel transfer mode 0 Configure the channel in chaining mode. 1 Configure the channel into direct mode. This means that software is responsible for placing all the required parameters into necessary registers to start the DMA process.

Table 13-5. MR*n* Field Descriptions (continued)

Bits	Name	Description
30	CC	Channel continue. This bit applies only to chaining mode and is cleared by hardware after the first descriptor read when continuing a transfer. This bit is reserved for external master mode. 0 No effect 1 The DMA transfer restarts the transferring process starting at the current descriptor address.
31	CS	Channel start. This bit is also automatically set by hardware during single-write start mode and external master start enable mode. Note that in external control mode, deasserting DMA_DREQ does NOT clear this bit. 0 Halt the DMA process if channel is busy (SR*n*[CB] is set). No effect if the channel is not busy. 1 Start the DMA process if channel is not busy (CB is cleared). If the channel was halted (CS = 0 and CB = 1), the transfer continues from the point at which it was halted.

13.3.1.2 Status Registers (SR*n*)

The status registers report various DMA conditions during and after a DMA transfer.

Offset 0x104 Access: Mixed
0x184
0x204
0x284

	0–23	24	25	26	27	28	29	30	31
R	—	TE	—	CH	PE	EOLNI	CB	EOSI	EOLSI
W		w1c			w1c	w1c		w1c	w1c
Reset	All zeros								

Figure 13-5. Status Registers (SR*n*)

Table 13-6. SR*n* Field Descriptions

Bits	Name	Description
0–23	—	Reserved
24	TE	Transfer error (Bit reset, write 1 to clear) 0 No error condition during the DMA transfer 1 Error condition during the DMA transfer. See Section 13.4.3, “DMA Errors,” for additional information.
25	—	Reserved
26	CH	Channel halted. Cleared automatically by hardware if MR*n*[CS] is set again for resuming a halted transfer 0 Channel is not halted. If software attempts to halt an idle channel (SR*n*[CB] is cleared), this bit remains 0. 1 DMA transfer was successfully halted by software and can be resumed.
27	PE	Programming error (bit reset, write 1 to clear) 0 No programming error detected 1 A programming error is detected that prevents the DMA transfer from occurring.
28	EOLNI	End-of-links interrupt. After transferring the last block of data in the last link descriptor, if MR*n*[EOLNIE] is set, then this bit is set and an interrupt is generated. (Bit reset, write 1 to clear)
29	CB	Channel busy 0 DMA transfer is finished, an error occurred, or a channel abort occurred. 1 DMA transfer is currently in progress.

Table 13-6. SR*n* Field Descriptions (continued)

Bits	Name	Description
30	EOSI	End-of-segment interrupt. In chaining mode, after finishing a data transfer, if MR*n*[EOSIE] is set or if CLNDAR*n*[EOSIE] is set, this bit gets set and an interrupt is generated. In direct mode, if MRn[EOSIE] is set, this bit gets set and an interrupt is generated. (Bit reset, write 1 to clear)
31	EOLSI	End-of-list interrupt. After transferring the last block of data in the last list descriptor, if MR*n*[EOLSIE] is set, then this bit is set and an interrupt is generated. (Bit reset, write 1 to clear)

13.3.1.3 Extended Current Link Descriptor Address Registers (ECLNDAR*n*)

These registers contain the upper 4 bits of the address of the current link descriptor. See Section 13.3.1.4, “Current Link Descriptor Address Registers (CLNDARn),” for a description of basic chaining mode.

Offset 0x108
0x188
0x208
0x288

Access: Read/Write

	0–27	28–31
R/W	—	ECLNDA
Reset	All zeros	

Figure 13-6. Extended Current Link Descriptor Address Registers (ECLNDAR*n*)

Table 13-7. ECLNDAR*n* Field Descriptions

Bit	Name	Description
0–27	—	Reserved
28–31	ECLNDA	Current link descriptor extended address (upper 4 bits of 36-bit address)

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

13.3.1.4 Current Link Descriptor Address Registers (CLNDAR*n*)

Current link descriptor address registers contain the address of the current link descriptor. For devices with 36-bit addressing, the upper 4 bits of the address are described in Section 13.3.1.3, "Extended Current Link Descriptor Address Registers (ECLNDARn)."

In basic chaining mode, shown in Figure 13-7, software must initialize these registers to point to the first link descriptors in memory.

Figure 13-7. Basic Chaining Mode Flow Chart

After the current descriptor is processed, the current link descriptor address register is loaded from the next link descriptor address registers and NLNDAR*n*[EOLND] in the next link descriptor address register is examined. If EOLND is zero, the DMA controller reads in the new current link descriptor for processing. If EOLND is set, the last descriptor of the list was just completed. If extended chaining mode is not enabled, all DMA transfers are complete and the DMA controller halts.

If extended chaining mode is enabled, the DMA controller examines the state of NLSDAR*n*[EOLSD] in the next list descriptor address register. If EOLSD is clear, the controller loads the contents of the next list descriptor address register into the current list descriptor address register and reads the new list descriptor from memory. If EOLSD is set, all DMA transfers are complete and the DMA controller halts.

Offset 0x10C
0x18C
0x20C
0x28C

Access: Read/Write

	0–26	27	28	29–31
R/W	CLNDA	—	EOSIE	—
Reset	All zeros			

Figure 13-8. Current Link Descriptor Address Registers (CLNDAR*n*)

Table 13-8. CLNDAR*n* Field Descriptions

Bits	Name	Description
0–26	CLNDA	Current link descriptor address. Contains the current descriptor address of the buffer descriptor in memory. The descriptor must be aligned to a 32-byte boundary. (This is the lower portion of the 36-bit address formed by CLNDAR*n*[CLNDA] and ECLNDAR*n*[ECLNDA].)
27	—	Reserved
28	EOSIE	End-of-segment interrupt enable 0 Do not generate an interrupt upon completion of the current DMA transfer for the current link descriptor. 1 Generate an interrupt upon completion of the current DMA transfer for the current link descriptor.
29–31	—	Reserved

13.3.1.5 Source Attributes Registers (SATR*n*)

The source attributes registers contain the transaction attributes to be used for the DMA operation. Stride mode is enabled by setting SATR*n*[SSME].

Offset 0x110
0x190
0x210
0x290

Access: Read/Write

	0–6	7	8–11	12–15	16–27	28–31
R/W	—	SSME	—	SREADTTYPE	—	ESAD
Reset	All zeros					

Figure 13-9. Source Attributes Registers (SATR*n*)

Table 13-9. SATR*n* Field Descriptions

Bits	Name	Description
0–6	—	Reserved
7	SSME	Source stride mode enable 0 Stride mode disabled 1 Stride mode enabled Ignored in basic mode (MR*n*[XFE] is cleared). Striding on the source address can be accomplished by enabling SATR*n*[SSME] and setting the desired stride size and distance in the SSR*n*.

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Table 13-9. SATR*n* Field Descriptions (continued)

Bits	Name	Description
8–11	—	Reserved
12–15	SREADTTYPE	DMA source transaction type. Reserved values result in a programming error being detected and logged in SR[PE]. Transaction type to run on local address space. 0000–0011 Reserved 0100 Read, do not snoop local processor 0101 Read, snoop local processor 0110–1111 Reserved
16–27	—	Reserved
28–31	ESAD	Extended source address. ESAD represents the four high-order bits of the 36-bit source address.

13.3.1.6 Source Address Registers (SAR*n*)

The source address registers contain the address from which the DMA controller reads data. In direct mode, if MR*n*[CDSM/SWSM] and MR*n*[SRW] are set, a write to this register simultaneously sets MR*n*[CS], starting a DMA transfer. Software must ensure that this is a valid address.

Offset 0x114 Access: Read/Write
0x194
0x214
0x294

	0 … 31
R W	SAD
Reset	All zeros

Figure 13-10. Source Address Registers (SAR*n*)

Table 13-10. SAR*n* Field Descriptions

Bits	Name	Description
0–31	SAD	Source address. This register contains the low-order bits of the 36-bit source address of the DMA transfer. The contents are updated after every DMA write operation unless the final stride of a striding operation is less than the stride size, in which case it remains equal to the address from which the last stride began.

13.3.1.7 Destination Attributes Registers (DATR*n*)

The destination attributes registers contain the transaction attributes for the DMA operation. Stride mode is enabled by setting DATR*n*[DSME].

Offset 0x118
0x198
0x218
0x298

Access: Read/Write

	0–6	7	8–11	12–15	16–27	28–31
R W	—	DSME	—	DWRITETTYPE	—	EDAD
Reset	All zeros					

Figure 13-11. Destination Attributes Registers (DATR*n*)

Table 13-11. DATR*n* Field Descriptions

Bits	Name	Description
0–6	—	Reserved
7	DSME	Destination stride mode enable 0 Stride mode disabled 1 Stride mode enabled Ignored in basic mode (MR*n*[XFE] is cleared). Striding on the destination address can be accomplished by setting DSME and setting the desired stride size and distance in DSR*n*.
8–11	—	Reserved
12–15	DWRITETTYPE	DMA destination transaction type. Reserved values result in a programming error being detected and logged in SR[PE]. Transaction type to run on local address space 0000–0011 Reserved 0100 Write, do not snoop local processor 0101 Write, snoop local processor 0110 Write, allocate L2 cache line 0111 Write, allocate and lock L2 cache line 1000–1111 Reserved
16–27	—	Reserved
28–31	EDAD	Extended destination address. EDAD represents the four high-order bits of the 36-bit destination address.

13.3.1.8 Destination Address Registers (DAR*n*)

The destination address registers contain the addresses to which the DMA controller writes data.

In direct mode, if MR*n*[SRW] is set and MR*n*[CDSM/SWSM] is cleared, a write to this register simultaneously sets MR*n*[CS], starting a DMA transfer. Software must ensure that this is a valid address.

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Offset 0x11C
0x19C
0x21C
0x29C

Access: Read/Write

	0–31
R/W	DAD
Reset	All zeros

Figure 13-12. Destination Address Registers (DAR*n*)

Table 13-12. DAR*n* Field Descriptions

Bits	Name	Description
0–31	DAD	Destination address. This register contains the destination address of the DMA transfer. The contents are updated after every DMA write operation unless the final stride of a striding operation is less than the stride size, in which case it remains equal to the address from which the last stride began.

13.3.1.9 Byte Count Registers (BCR*n*)

The byte count register contains the number of bytes to transfer.

Offset 0x120
0x1A0
0x220
0x2A0

Access: Read/Write

	0–5	6–31
R/W	—	BC
Reset	All zeros	

Figure 13-13. Byte Count Registers (BCR*n*)

Table 13-13 describes the fields of the BCR*n*.

Table 13-13. BCR*n* Field Descriptions

Bits	Name	Description
0–5	—	Reserved
6–31	BC	Byte count. Contains the number of bytes to transfer. The value in this register is decremented after each DMA read operation. The maximum transfer size is (2^{26}) – 1 bytes.

13.3.1.10 Extended Next Link Descriptor Address Registers (ENLNDAR*n*)

These registers contain the upper 4 bits of the address of the next link descriptor in memory. See Section 13.3.1.11, “Next Link Descriptor Address Registers (NLNDARn).”

Offset 0x124
0x1A4
0x224
0x2A4

Access: Read/Write

	0–27	28–31
R/W	—	ENLNDA
Reset	All zeros	

Figure 13-14. Extended Next Link Descriptor Address Registers (ENLNDAR*n*)

Table 13-14. ENLNDAR*n* Field Descriptions

Bit	Name	Description
0–27	—	Reserved
28–31	ENLNDA	Next link descriptor extended address bits (upper 4 bits of 36-bit address)

13.3.1.11 Next Link Descriptor Address Registers (NLNDAR*n*)

Current link descriptor address registers contain the address for the next link descriptor in memory. For devices with 36-bit addressing, the upper 4 bits of the address are described in Section 13.3.1.10, “Extended Next Link Descriptor Address Registers (ENLNDARn).”

Contents transferred to the current descriptor address registers become effective for the current transfer in basic and extended chaining modes.

Offset 0x128
0x1A8
0x228
0x2A8

Access: Read/Write

	0–26	27	28	29–30	31
R/W	NLNDA	—	NDEOSIE	—	EOLND
Reset	All zeros				

Figure 13-15. Next Link Descriptor Address Registers (NLNDAR*n*)

Table 13-15. NLNDAR*n* Field Descriptions

Bits	Name	Description
0–26	NLNDA	Next link descriptor address. Contains the next link descriptor address in memory. The descriptor must be aligned to a 32-byte boundary.
27	—	Reserved
28	NDEOSIE	Next descriptor end-of-segment interrupt enable 0 Do not generate an interrupt if the current DMA transfer for the current descriptor is finished. 1 Generate an interrupt if the current DMA transfer for the current descriptor is finished.

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Table 13-15. NLNDAR*n* Field Descriptions (continued)

Bits	Name	Description
29–30	—	Reserved
31	EOLND	End-of-links descriptor. This bit is ignored in direct mode. 0 This descriptor is not the last link descriptor in memory for this list. 1 This descriptor is the last link descriptor in memory for this list. If this bit is set, the DMA controller advances to the next list descriptor in memory if NLSDAR*n*[EOLSD] is also set in extended mode.

13.3.1.12 Extended Current List Descriptor Address Registers (ECLSDAR*n*)

These registers contain the upper 4 bits of the current address of the list descriptor in memory in extended chaining mode. See Section 13.3.1.13, “Current List Descriptor Address Registers (CLSDARn).”

Offset 0x130
0x1B0
0x230
0x2B0

Access: Read/Write

	0 – 27	28 – 31
R W	—	ECLSDA
Reset	All zeros	

Figure 13-16. Extended Current List Descriptor Address Registers (ECLSDAR*n*)

Table 13-16. ECLSDAR*n* Field Descriptions

Bits	Name	Description
0–27	—	Reserved
28–31	ECLSDA	Current list descriptor extended address bits (upper 4 bits of 36-bit address)

13.3.1.13 Current List Descriptor Address Registers (CLSDAR*n*)

The current list descriptor address registers contain the current address of the list descriptor in memory in extended chaining mode. For devices with 36-bit addressing, the upper 4 bits of the address are described in Section 13.3.1.12, “Extended Current List Descriptor Address Registers (ECLSDARn).”

In extended chaining mode, software must initialize CLSDAR*n* and ECLSDAR*n* to point to the first list descriptor in memory. After finishing the last link descriptor in the current list, the DMA controller loads the contents of the next list descriptor address register into the current list descriptor address register. If NLSDAR*n*[EOLSD] in the next list descriptor address register is clear, the DMA controller reads the new

current list descriptor from memory to process that list. If EOLSD in the next list descriptor address register is set and the last link in the current list is finished, all DMA transfers are complete.

Offset 0x134 0x1B4 0x234 0x2B4 — Access: Read/Write

	0–26	27–31
R/W	CLSDA	—
Reset	All zeros	

Figure 13-17. Current List Descriptor Address Registers (CLSDAR*n*)

Table 13-17. CLSDAR*n* Field Descriptions

Bits	Name	Description
0–26	CLSDA	Current list descriptor address. Contains the low-order bits of the 36-bit current list descriptor address of the buffer descriptor in memory in extended chaining mode. The descriptor must be aligned to a 32-byte boundary.
27–31	—	Reserved

13.3.1.14 Extended Next List Descriptor Address Registers (ENLSDAR*n*)

These registers contain the upper 4 bits of the address of the next list descriptor in memory. See Section 13.3.1.15, “Next List Descriptor Address Registers (NLSDARn).”

Offset 0x138 0x1B8 0x238 0x2B8 — Access: Read/Write

	0–27	28–31
R/W	—	ENLSDA
Reset	All zeros	

Figure 13-18. Extended Next List Descriptor Address Registers (ENLSDAR*n*)

Table 13-18. ENLSDAR*n* Field Descriptions

Bits	Name	Description
0–27	—	Reserved
28–31	ENLSDA	Next list descriptor extended address bits (upper 4 bits of 36-bit address)

13.3.1.15 Next List Descriptor Address Registers (NLSDAR*n*)

The next list descriptor address registers contain the address for the next list descriptor in memory. For devices with 36-bit addressing, the upper 4 bits of the address are described in Section 13.3.1.14, “Extended Next List Descriptor Address Registers (ENLSDARn).”

If the contents are transferred to the current list descriptor address register, they become effective for the current transfer in extended chaining mode.

Offset 0x13C
0x1BC
0x23C
0x2BC

Access: Mixed

	0–26	27–30	31
R	NLSDA	—	EOLSD
W			
Reset	All zeros		

Figure 13-19. Next List Descriptor Address Registers (NLSDAR*n*)

Table 13-19. NLSDAR*n* Field Descriptions

Bits	Name	Description
0–26	NLSDA	Next list descriptor address. Contains the low-order bits of the 36-bit next descriptor address of the buffer descriptor in memory. The descriptor must be aligned on a 32-byte boundary.
27–30	—	Reserved
31	EOLSD	End-of-lists descriptor. This bit is ignored in direct mode. 0 This list descriptor is not the last list descriptor in memory. 1 This list descriptor is the last list descriptor in memory. If this bit is set, then the DMA controller halts after the last link descriptor transaction is finished.

13.3.1.16 Source Stride Registers (SSR*n*)

The source stride register contains the stride size and distance. Note that the source stride information is loaded when a new list descriptor is read from memory. Therefore, the source stride register is applicable for all link descriptors in the new list. Changing the source stride information for a link requires that a new list be generated.

Offset 0x140
0x1C0
0x240
0x2C0

Access: Read/Write

	0–7	8–19	20–31
R	—	SSS	SSD
W			
Reset	All zeros		

Figure 13-20. Source Stride Registers (SSR*n*)

Table 13-20. SSR*n* Field Descriptions

Bits	Name	Description
0–7	—	Reserved
8–19	SSS	Source stride size. Number of bytes to transfer before jumping to the next address as specified in the source stride distance field.
20–31	SSD	Source stride distance. The source stride distance in bytes from start byte to start byte.

13.3.1.17 Destination Stride Registers (DSR*n*)

The destination stride register contains the stride size, and distance. Note that the destination stride information is loaded when a new list descriptor is read from memory. Therefore, the destination stride register is applicable for all link descriptors in the new list. Changing the destination stride information for a link requires that a new list be generated.

Offset 0x144
0x1C4
0x244
0x2C4

Access: Read/Write

	0–7	8–19	20–31
R/W	—	DSS	DSD
Reset	All zeros		

Figure 13-21. Destination Stride Registers (DSR*n*)

Table 13-21. DSR*n* Field Descriptions

Bits	Name	Description
0–7	—	Reserved
8–19	DSS	Destination stride size. Number of bytes to transfer before jumping to the next address as specified in the destination stride distance field.
20–31	DSD	Destination stride distance. The destination stride distance in bytes from start byte to start byte.

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

13.3.1.18 DMA General Status Register (DGSR)

The DMA general status register combines all of the status bits each channel into one register. This register is read-only.

Offset 0x300 Access: Read only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	TE0	—	CH0	PE0	EOLNI0	CB0	EOSI0	EOLSI0	TE1	—	CH1	PE1	EOLNI1	CB1	EOSI1	EOLSI1
W																
Reset	All zeros															

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	TE2	—	CH2	PE2	EOLNI2	CB2	EOSI2	EOLSI2	TE3	—	CH3	PE3	EOLNI3	CB3	EOSI3	EOLSI3
W																
Reset	All zeros															

Figure 13-22. DMA General Status Register (DGSR)

Table 13-22. DGSR Field Descriptions

Bits	Name	Description
0	TE0	Transfer error, channel 0 0 Normal operation 1 An error condition occurred during the DMA transfer.
1	—	Reserved
2	CH0	Channel halted, channel 0
3	PE0	Programming error, channel 0
4	EOLNI0	End-of-links interrupt, channel 0
5	CB0	Channel busy, channel 0
6	EOSI0	End-of-segment interrupt, channel 0
7	EOLSI0	End-of-lists/direct interrupt, channel 0
8	TE1	Transfer error, channel 1 0 Normal operation 1 An error condition occurred during the DMA transfer.
9	—	Reserved
10	CH1	Channel halted, channel 1
11	PE1	Programming error, channel 1
12	EOLNI1	End-of-links interrupt, channel 1
13	CB1	Channel busy, channel 1
14	EOSI1	End-of-segment interrupt, channel 1
15	EOLSI1	End-of-lists/direct interrupt, channel 1
16	TE2	Transfer error, channel 2 0 Normal operation 1 An error condition occurred during the DMA transfer.

Table 13-22. DGSR Field Descriptions (continued)

Bits	Name	Description
17	—	Reserved
18	CH2	Channel halted, channel 2
19	PE2	Programming error, channel 2
20	EOLNI2	End-of-links interrupt, channel 2
21	CB2	Channel busy, channel 2
22	EOSI2	End-of-segment interrupt, channel 2
23	EOLSI2	End-of-lists/direct interrupt, channel 2
24	TE3	Transfer error, channel 3 0 Normal operation 1 An error condition occurred during the DMA transfer.
25	—	Reserved
26	CH3	Channel halted, channel 3
27	PE3	Programming error, channel 3
28	EOLNI3	End-of-links interrupt, channel 3
29	CB3	Channel busy, channel 3
30	EOSI3	End-of-segment interrupt, channel 3
31	EOLSI3	End-of-lists/direct interrupt, channel 3

13.4 Functional Description

This section describes the function of the DMA controller.

13.4.1 DMA Channel Operation

All DMA channels support two different modes of operation: a basic mode (MR*n*[XFE] is cleared) and an extended mode (MR*n*[XFE] is set). In both modes, a channel can be activated by clearing and setting MR*n*[CS], or through the single-write start mode using MR*n*[CDSM/SWSM] and MR*n*[SRW], or through an external control mode using MR*n*[ECS_EN].

In basic mode, the channel can be programmed in basic direct mode or basic chaining mode. In extended mode, the channel can be programmed in extended direct mode or extended chaining mode. Extended mode provides more capabilities, such as extended descriptor chaining, striding capabilities, and a more flexible descriptor structure.

The DMA controller supports misaligned transfers for both the source and destination addresses. In order to maximize performance, the source and destination engines issue one or more transactions to reach the desired alignment based on the rules described in Section 13.4.1.1, “Source/Destination Transaction Size Calculations. The DMA always reads/writes the maximum number of bytes for a given transfer as described by the capability inputs of the DMA controller except for globally coherent transactions that use the size of the cache coherence granule as described by the mode select input.

The DMA controller supports bandwidth control, which prevents a channel from consuming all the data bandwidth in the controller. Each channel is allowed to consume the bandwidth of the shared resources as specified by the bandwidth control value. After the channel uses its allotted bandwidth, the arbiter grants the next channel access to the shared resources. The arbitration is round robin between the channels. This feature is also used to implement the external control pause feature. If the external control start and pause are enabled in the MR*n*, the channel enters a paused state after transferring the data described in the bandwidth control. External control can restart the channel from a paused state.

The DMA programming model permits software to program each DMA engine independently to interrupt on completed segment, chain, or error. It also provides the capability for software to resume the DMA engine from a hardware halted condition by setting the channel continue bit, MR*n*[CC]. See Table 13-23 for more complete descriptions of the channel states and state transitions.

13.4.1.1 Source/Destination Transaction Size Calculations

The DMA controller may issue smaller transactions from the source and destination address engines in an effort to reach alignment for improved performance. The flow chart below shows the decision points made in determining the transaction size. The starting *Txfer_Size* is determined by min(BCR[BC],MR[BWC]), *Stride_En* is determined by SATR*n*[SSME] or DATR*n*[DSME], and *Stride_Size* is determined by SSR*n*[SSS] or DSR*n*[DSS].

Figure 13-23. Source/Destination Engine Transaction Size Flow Chart

For example, if BCR[BC]=512 bytes and MR[BWC]=256 bytes, reading from starting address 0x5D0 will result in the following transaction sizes:

```
-- Channel Arbitration --
0x5D0 - 16 bytes
0x5E0 - 32 bytes
0x600 - 128 bytes
0x680 - 64 bytes
0x6C0 - 16 bytes
-- Channel Arbitration --
0x6D0 - 16 bytes
0x6E0 - 32 bytes
0x700 - 128 bytes
0x780 - 64 bytes
0x7C0 - 16 bytes
```

In the example above, the bandwidth control limits the channel from ever reaching the maximum transaction size of 256 bytes. Software should align addresses or increase the available bandwidth for best performance.

13.4.1.2 Basic DMA Mode Transfer

This mode is primarily included for backward compatibility with existing DMA controllers which use a simple programming model. This is the default mode out of reset. The different modes of operation under the basic mode are explained in the following sections.

13.4.1.2.1 Basic Direct Mode

In basic direct mode, the DMA controller does not read descriptors from memory, but instead uses the current parameters programmed in the DMA registers to start the DMA transfer. Software is responsible for initializing SAR*n*, SATR*n*, DAR*n*, DATR*n*, and BCR*n* registers. The DMA transfer is started when MR*n*[CS] is set. Software is expected to program all the appropriate registers before setting MR*n*[CS] to a 1. The transfer is finished after all the bytes specified in the byte count register have been transferred or if an error condition occurs. The sequence of events to start and complete a transfer in basic direct mode is as follows:

1. Poll the channel state (see Table 13-23), to confirm that the specific DMA channel is idle.
2. Initialize SAR*n*, SATR*n*, DAR*n*, DATR*n* and BCR*n*.
3. Set the mode register channel transfer mode bit, MR*n*[CTM], to indicate direct mode. Other control parameters may also be initialized in the mode register.
4. Clear, then set the mode register channel start bit, MR*n*[CS], to start the DMA transfer.
5. SR*n*[CB] is set by the DMA controller to indicate the DMA transfer is in progress.
6. SR*n*[CB] is automatically cleared by the DMA controller after the transfer is finished, or if the transfer is aborted (MR*n*[CA] transitions from a 0 to 1), or if a transfer error occurs.
7. End of segment interrupt is generated if MR*n*[EOSIE] is set.

13.4.1.2.2 Basic Direct Single-Write Start Mode

In basic direct single-write start mode, the DMA controller does not read descriptors from memory, but instead uses the current parameters programmed in the DMA registers to start the DMA transfer. Software is responsible for initializing the SATR*n*, DATR*n*, and BCR*n* registers. Setting MR*n*[SRW] configures the DMA controller to begin the DMA transfer either when SAR*n* is written or when DAR*n* is written, determined by the state of MR*n*[CDSM/SWSM]. Writing to SAR*n* initiates the DMA transfer if MR*n*[CDSM/SWSM] is set. Writing to DAR*n* initiates the DMA transfer if MR*n*[CDSM/SWSM] is cleared. The DMA controller automatically sets the channel start bit, MR*n*[CS]. Software is expected to program all the appropriate registers before writing the source or destination address registers. The transfer is finished after all the bytes specified in the byte count register have been transferred or if an error condition occurs. The sequence of events to start and complete a transfer in single-write start basic direct mode is as follows:

1. Poll the channel state (see Table 13-23) to confirm that the specific DMA channel is idle.
2. Initialize the source attributes (SATR*n*), DATR*n*, and BCR*n* registers.

3. Set the mode register channel transfer mode bit, MR*n*[CTM], and the single-write start direct mode bit, MR*n*[SRW]. Other control parameters may also be initialized in the mode register. Set MR*n*[CDSM/SWSM] for transfers started using SAR*n*. Clear MR*n*[CDSM/SWSM] for transfers started using the DAR*n*.
4. A write to the source or destination address register starts the DMA transfer and automatically sets MR*n*[CS].
5. SR*n*[CB] is set by the DMA controller to indicate the DMA transfer is in progress.
6. SR*n*[CB] is automatically cleared by the DMA controller after the transfer is finished, if the transfer is aborted (MR*n*[CA] transitions from a 0 to 1), or if a transfer error occurs.
7. End of segment interrupt is generated if MR*n*[EOSIE] is set.

13.4.1.2.3 Basic Chaining Mode

In basic chaining mode, software must first build link descriptor segments in memory. Then the current link descriptor address register must be initialized to point to the first descriptor in memory. The DMA controller loads descriptors from memory prior to a DMA transfer. The DMA controller begins the transfer according to the link descriptor information loaded for the segment. After the current segment is finished, the DMA controller reads the next link descriptor from memory and begins another DMA transfer. The transfer is finished if the current link descriptor is the last one in memory or if an error condition occurs. The sequence of events to start and complete a transfer in chaining mode is as follows:

1. Build link descriptor segments in memory.
2. Poll the channel state (see Table 13-23) to confirm that the specific DMA channel is idle.
3. Initialize CLNDAR*n* and ECLNDAR*n* to point to the first link descriptor in memory.
4. Clear the mode register channel transfer mode bit, MR*n*[CTM], as well as MR*n*[XFE], to indicate basic chaining mode. Other control parameters may also be initialized in the mode register.
5. Clear and then set the mode register channel start bit, MR*n*[CS], to start the DMA transfer.
6. SR*n*[CB] is set by the DMA controller to indicate the DMA transfer is in progress.
7. SR*n*[CB] is automatically cleared by the DMA controller after finishing the transfer of the last descriptor segment, if the transfer is aborted (MR*n*[CA] transitions from a 0 to 1), or if an error occurs during any of the transfers.

13.4.1.2.4 Basic Chaining Single-Write Start Mode

Basic chaining single-write start mode allows a chain to be started by writing the current link descriptor address register (CLNDAR*n*). (Note that ECLNDAR*n* must be written *first* so that the full 36-bit descriptor address is present when the chain starts.) Setting MR*n*[CDSM/SWSM] in the mode register causes MR*n*[CS] to be automatically set when the current link descriptor address register is written. The sequence of events to start and complete a chain using single-write start mode is as follows:

1. Set the mode register current descriptor start mode bit, MR*n*[CDSM/SWSM], and the extended features enable bit MR*n*[XFE]. Also, clear the channel transfer mode bit, MR*n*[CTM]. This initialization indicates basic chaining and single-write start mode. Also other control parameters may be initialized in the mode register.
2. Build link descriptor segments in memory.

3. Poll the channel state (see Table 13-23) to confirm that the specific DMA channel is idle.
4. Initialize CLNDAR*n* and ECLNDAR*n* to point to the first descriptor segment in memory. This write automatically causes the DMA controller to begin the link descriptor fetch and set MR*n*[CS].
5. SR*n*[CB] is set by the DMA controller to indicate the DMA transfer is in progress.
6. SR*n*[CB] is automatically cleared by the DMA controller after finishing the transfer of the last descriptor segment, if the transfer is aborted (MR*n*[CA] transitions from a 0 to 1), or if an error occurs during any of the transfers.

13.4.1.3 Extended DMA Mode Transfer

The extended DMA mode also operates in chaining and direct mode. It offers additional capability over the basic mode by supporting striding and a more flexible descriptor structure. This additional functionality also requires a new and more complex programming model. The extended DMA mode is activated by setting MR*n*[XFE].

13.4.1.3.1 Extended Direct Mode

Extended direct mode has the same functionality as basic direct mode with the addition of stride capabilities. The bit settings are the same as in direct mode with the exception of the MR*n*[XFE] being set. Striding on the source address can be accomplished by setting SATR*n*[SSME] and setting the desired stride size and distance in SSR*n*. Striding on the destination address can be accomplished by setting DATR*n*[DSME] and setting the desired stride size and distance in DSR*n*.

13.4.1.3.2 Extended Direct Single-Write Start Mode

Extended direct single-write start mode has the same functionality as the basic direct single-write start mode with the addition of stride capabilities. The bit settings are also the same with the exception of MR*n*[XFE] being set. Striding on the source address can be accomplished by setting SATR*n*[SSME] and setting the desired stride size and distance in SSR*n*. Striding on the destination address can be accomplished by setting DATR*n*[DSME] and setting the desired stride size and distance in DSR*n*.

13.4.1.3.3 Extended Chaining Mode

In extended chaining mode, the software must first build list and link descriptor segments in memory. Then CLSDAR*n* and ECLSDAR*n* must be initialized to point to the first list descriptor in memory. The DMA controller loads list descriptors and link descriptors from memory prior to a DMA transfer. The DMA controller begins the transfer according to the link descriptor information loaded. Once the current link descriptor is finished, the DMA controller reads the next link descriptor from memory and begins another DMA transfer. If the current link descriptor is the last in the list, the DMA controller reads the next list descriptor in memory. The transfer is finished if the current link descriptor is the last one in the last list in memory or if an error condition occurs. The sequence of events to start and complete a transfer in extended chaining mode is as follows:

1. Build link and list descriptor segments in memory.
2. Poll the channel state (see Table 13-23) to confirm that the specific DMA channel is idle.
3. Initialize CLSDAR*n* and ECLSDAR*n* to point to the first list descriptor in memory.

4. Clear the mode register channel transfer mode bit, MR*n*[CTM], to indicate chaining mode. MR*n*[XFE] must be set to indicate extended DMA mode. Other control parameters may also be initialized in the mode register.
5. Clear and then set the mode register channel start bit, MR*n*[CS], to start the DMA transfer.
6. SR*n*[CB] is set by the DMA controller to indicate the DMA transfer is in progress.
7. SR*n*[CB] is automatically cleared by the DMA controller after finishing the transfer of the last descriptor segment, if the transfer is aborted (MR*n*[CA] transitions from a 0 to 1), or if an error occurs during any of the transfers.

13.4.1.3.4 Extended Chaining Single-Write Start Mode

In the extended mode, the single-write start feature allows a chain to be started by writing the current list descriptor pointer. Setting MR*n*[CDSM/SWSM] causes MR*n*[CS] to be set automatically when CLSDAR*n* is written. (Note that ECLSDAR*n* must be written *first* so that the full 36-bit descriptor address is present when the chain starts.) The sequence of events to start and complete an extended chain using single-write start mode is as follows:

1. Set MR*n*[CDSM/SWSM] and MR*n*[XFE] and clear MR*n*[CTM] to indicate extended chaining and single-write start mode. Also other control parameters may be initialized in the mode register.
2. Build list and link descriptor segments in local memory.
3. Poll the channel state (see Table 13-23) to confirm that the specific DMA channel is idle.
4. Initialize the current list descriptor address register to point to the first list descriptor segment in memory. This write automatically causes the DMA controller to begin the list descriptor fetch and set MR*n*[CS].
5. SR*n*[CB] is set by the DMA controller to indicate the DMA transfer is in progress.
6. SR*n*[CB] is automatically cleared by the DMA controller after finishing the transfer of the last descriptor segment, or if the transfer is aborted (MR*n*[CA] transitions from a 0 to 1), or if an error occurs during any of the transfers.

13.4.1.4 External Control Mode Transfer

An external control can be used to control all DMA channels by setting MR*n*[EMS_EN]. The external control can direct the DMA channel in the following transfer modes:

- Basic direct
- Basic chaining
- Extended direct
- Extended chaining

Note that when operating the DMA in chaining mode the register byte count field, BCR[BC], must be initialized to zero before enabling the pause feature. In chaining modes, the channel does not pause for descriptor fetch transfer.

The external control and the DMA controller use a well defined protocol to communicate. The external control can start or restart a paused DMA transfer. The DMA controller acknowledges a DMA transfer in

progress and also indicates a transfer completion. Note that external control cannot cause a channel to enter a paused state.

The pause feature can be enabled by setting MR*n*[EMP_EN]. MR*n*[BWC] specifies how much data to allow a specific channel to transfer before entering a paused state by clearing MR*n*[CS]. Note however, that write data for a paused transfer may not have reached the target interface when so indicated. The channel can be restarted from a paused state by the asserted edge of $\overline{\text{DREQ}}$ as driven by an external master. In chaining modes, the channel does not pause for descriptor fetch transfer; it only pauses during the actual data transfer.

The following signals are defined for the external control interface:

- $\overline{\text{DMA_DREQ}}$—Asserting edge triggers a DMA transfer start or restart from a pause request. Sets MR*n*[CS]. (Note that negating $\overline{\text{DMA_DREQ}}$ does NOT clear MR*n*[CS].)
- $\overline{\text{DMA_DACK}}$—Indicates a DMA transfer currently in progress. SR*n*[CB] is set.
- $\overline{\text{DMA_DDONE}}$—Indicates the completion of the DMA controller's involvement in the transfer and the readiness to accept a new DMA command. SR*n*[CB] is clear. Note however, that write data may still be queued at the target interface or in the process of transfer on an external interface.

Detailed descriptions of the external control interface are in Table 13-3. The timing diagram of the external control interface is shown in Figure 13-24.

Figure 13-24. External Control Interface Timing

13.4.1.5 Channel Continue Mode for Cascading Transfer Chains

The channel continue mode (enabled when MR*n*[CC] is set) offers software the flexibility of having the DMA controller start on descriptors that have already been programmed while software continues to build more descriptors in memory. Software can set the end-of-links descriptor (EOLND) in basic mode, or end-of-lists descriptor (EOLSD) in extended mode, to cause the channel to go into a halted state while software continues to build other descriptors in memory. Software can then set CC to force hardware to continue where it left off. Channel continue is only meaningful for chaining modes, not direct mode.

If CC is set by software while the channel is busy with a transfer, the DMA controller finishes all transfers until it reaches the EOLND in basic mode or EOLSD in extended mode. The DMA controller then

refetches the last link descriptor in basic mode or the last list descriptor in extended mode and clears the channel continue bit. If EOLND or EOLSD is still set for their respective modes, the DMA controller remains in the idle state. If EOLND or EOLSD is not set, the DMA controller continues the transfer by refetching the new descriptor. The channel busy (SR*n*[CB]) bit is cleared when the DMA controller reaches EOLND/EOLSD and is set again when it initiates the refetch of the link or list descriptor.

If CC is set by software while the channel is not busy with a transfer, the DMA controller refetches the last link descriptor in basic mode, or the last list descriptor in extended mode and clears the channel continue bit. If EOLND or EOLSD is still set for their respective modes, the DMA controller remains in the idle state. If the EOLND or EOLSD bits are not set, the DMA controller continues the transfer by refetching the new descriptor.

13.4.1.5.1 Basic Mode

On a channel continue, the descriptor at the current link descriptor address registers (CLNDAR*n* and ECLNDAR*n*) is refetched to get the next link descriptor address field as updated by software. The channel halts if NLNDAR*n*[EOLND] is still set. If EOLND is zero, the next link descriptor address is copied into CLNDAR*n* and ECLNDAR*n* and the channel continues with another descriptor fetch of the current link descriptor address. As a result, two link descriptor fetches always exist after channel continue before starting the first transfer.

13.4.1.5.2 Extended Mode

On a channel continue, the descriptor at the current list descriptor (CLSDAR*n* and ECLSDAR*n*) address register is refetched to get the next list descriptor address field as updated by software. The channel halts if NLSDAR*n*[EOLSD] is still set. If not, the next list descriptor address is copied into the CLSDAR*n* and ECLSDAR*n* registers and the channel continues with another descriptor fetch of the current list descriptor address. As a result, two list descriptor fetches always exist after channel continue before the first link descriptor fetch and the first transfer.

13.4.1.6 Channel Abort

Software can abort a previously initiated transfer by setting MR*n*[CA]. Once the DMA channel controller detects a zero-to-one transition of MR*n*[CA], it finishes the current sub-block transfer and halts all further activity. The controller then waits for all previously initiated transfers from the specified channel to drain and clears SR*n*[CB]. Successful completion of a software initiated abort request can be recognized by MR*n*[CA] being set and SR*n*[CB] being cleared. Obviously, if the controller was already halted because of an error condition (SR*n*[TE] is set), or the channel has completed all transfers, then SR*n*[CB] being cleared may not signify that the controller entered a halt state due to the abort request.

13.4.1.7 Bandwidth Control

MR*n*[BWC] specifies how much data to allow a specific channel to transfer before allowing the next channel to use the shared data transfer hardware. This promotes equitable bandwidth allocation between channels. However, if only one channel is busy, hardware overrides the specified bandwidth control size value. The DMA controller allows a channel to transfer up to 1 Kbyte at a time when no other channel is active.

13.4.1.8 Channel State

Table 13-23 defines the state of a channel based on the values of the channel start (MR*n*[CS]), channel busy (SR*n*[CB]), transfer error (SR*n*[TE]), and channel continue (MR*n*[CC]) bits.

Table 13-23. Channel State Table

MR*n*[CS]	SR*n*[CB]	SR*n*[TE]	MR*n*[CC]	Channel State
0	0	0	0	Idle state. This is the state of the bits out of reset.
0	0	0	1	Channel continue unexpected. Channel remains idle
0	0	1	0	Error occurred after software halted the channel.
0	0	1	1	Channel continue unexpected. Channel remains in error halt state
0	1	0	0	Software halted channel. The channel was busy and software cleared MR*n*[CS].
0	1	0	1	Channel remains in halt state.
—	1	1	—	The channel has encountered an error condition and it is trying to halt.
1	0	0	0	Ready to start a transfer, or transfer completed
1	0	0	1	Continue transfer (only meaningful in chaining mode, not direct mode). In direct mode, the channel continue has no effect.
1	0	1	0	Error occurred during transfer
1	0	1	1	Channel remains in error halt state
1	1	0	0	Transfer in progress
1	1	0	1	Continue after reaching the end of list/link, or the first descriptor fetch after channel continue

13.4.1.9 Illustration of Stride Size and Stride Distance

If operating in stride mode, the stride size defines the amount of data to transfer before jumping to the next quantity of data as specified by the stride distance. The stride distance is added to the current base address to point to the next quantity of data to be transferred. Figure 13-25 illustrates the stride size and distance parameters. As shown, each time the stride distance is added to the base address, the resulting address becomes the new base address. This sequence repeats until the amount of data transferred equals the transfer size.

Figure 13-25. Stride Size and Stride Distance

13.4.2 DMA Transfer Interfaces

The DMA can be used to achieve data transfers across the entire memory map.

13.4.3 DMA Errors

On a transfer error (for example, non-correctable ECC errors on memory accesses, parity errors on local bus flash controller, address mapping errors, and so on), the DMA halts by setting SR*n*[TE] and generates an interrupt if MR*n*[EIE] is set. On a programming error, the DMA sets SR*n*[PE] and generates an interrupt if MR*n*[EIE] is set. The DMA controller detects the following programming errors:

- Transfer started with a byte count of zero
- Stride transfer started with a stride size of zero
- Transfer started with a priority of three
- Illegal type, defined by SATR*n*[SREADTTYPE] and DATR*n*[DWRITETTYPE], used for the transfer.

13.4.4 DMA Descriptors

The DMA engine recognizes list descriptors and link descriptors. List descriptors connect lists of link descriptors. Link descriptors describe the DMA activity that is to take place. DMA descriptors are built in either local or remote memory and are connected by the next descriptor fields. Only link descriptors contain information for the DMA controller to transfer data. Software must ensure that each descriptor is 32-byte aligned. The last link descriptor in the last list in memory sets the NLNDAR*n*[EOLND] bit in the next link descriptor and NLSDAR*n*[EOLSD] in the next list descriptor fields indicating that these are the last descriptors in memory. Software initializes the current list descriptor address register to point to the first list descriptor in memory. The DMA controller traverses through the descriptor lists until the last link descriptor is met. For each link descriptor in the chain, the DMA controller starts a new DMA transfer with the control parameters specified by that descriptor. Link and list descriptor fetches always snoop the local memory space.

NOTE

Software must ensure that each descriptor is aligned on a 32-byte boundary.

Table 13-24 summarizes the DMA list descriptors.

Table 13-24. List DMA Descriptor Summary

Descriptor Field	Description
Next list descriptor extended address	Points to the next list descriptor in memory. After the DMA controller reads the descriptor from memory, this field is loaded into the next list descriptor extended address registers.
Next list descriptor address	Points to the next list descriptor in memory. After the DMA controller reads the descriptor from memory, this field is loaded into the next list descriptor address registers.
First link descriptor extended address	Points to the first link descriptor in memory for this list. After the DMA controller reads the descriptor from memory, this field is loaded into the current link descriptor extended address registers.
First link descriptor address	Points to the first link descriptor in memory for this list. After the DMA controller reads the descriptor from memory, this field is loaded into the current link descriptor address registers.

Table 13-24. List DMA Descriptor Summary (continued)

Descriptor Field	Description
Source stride	Contains the stride information used for the data source if striding is enabled for a link in the list
Destination stride	Contains the stride information used for the data destination if striding is enabled for a link in the list

Table 13-25 summarizes the DMA link descriptors.

Table 13-25. Link DMA Descriptor Summary

Descriptor Field	Description
Source attributes register	Contains source transaction attributes
Source address	Contains the source address of the DMA transfer. After the DMA controller reads the descriptor from memory, this field is loaded into the Source address register.
Destination attributes register	Contains destination transaction attributes
Destination address	Contains the destination address of the DMA transfer. After the DMA controller reads the descriptor from memory, this field is loaded into the destination address register.
Next link descriptor extended address	Points to the next link descriptor in memory. After the DMA controller reads the link descriptor from memory, this field is loaded into the extended next link descriptor address registers
Next link descriptor address	Points to the next link descriptor in memory. After the DMA controller reads the link descriptor from memory, this field is loaded into the next link descriptor address registers.
Byte count	Contains the number of bytes to transfer. After the DMA controller reads the descriptor from memory, this field is loaded into the byte count register.

Figure 13-26 describes the DMA transaction flow.

Figure 13-26. DMA Transaction Flow with DMA Descriptors

Figure 13-27 describes the format of the list descriptors.

Offset	
0x00	Next List Descriptor Extended Address
0x04	Next List Descriptor Address
0x08	First Link Descriptor Extended Address
0x0C	First Link Descriptor Address
0x10	Source Stride
0x14	Destination Stride
0x18	Reserved
0x1C	Reserved

Figure 13-27. List Descriptor Format

Figure 13-28 describes the format of the link descriptors.

Offset	
0x00	Source Attributes
0x04	Source Address
0x08	Destination Attributes
0x0C	Destination Address
0x10	Next Link Descriptor Extended Address
0x14	Next Link Descriptor Address
0x18	Byte Count
0x1C	Reserved

Figure 13-28. Link Descriptor Format

13.4.5 Limitations and Restrictions

This section addresses some of the limitations and restrictions of the DMA controller and is intended to help software maximize the DMA performance and avoid DMA programming errors.

The limitations of the DMA controller are the following:

- Due to the limited number of buffers that the DMA controller can use, stride sizes less than 64 bytes should be avoided. Maximum utilization is obtained from strides greater than or equal to 256 bytes. However, small stride sizes can be used for scatter-gather functions.
- Coherent reads or writes are broken up into cache line accesses in the DMA.

The DMA controller restrictions are as follows:

- All interface capabilities from where descriptors are being fetched must support read sizes of 32 bytes or greater.
- If MR*n*[SAHE] is set, the source interface transfer size capability must be greater than or equal to MR*n*[SAHTS]. The source address must be aligned to a size specified by SAHTS.

- If MR*n*[DAHE] is set, the destination interface transfer size capability must be greater than or equal to MR*n*[DAHTS]. The destination address must be aligned to the size specified by DAHTS.
- Destination striding is not supported if MR*n*[DAHE] is set and source striding is not supported if MR*n*[SAHE] is set.
- Striding does not work if the destination transaction type is MESSAGE (DATR[DWRITETTYPE] = 0x0110) because messages have no memory addresses. As well, destination address hold should be disabled (MR*n*[DAHE] is cleared) unless the destination address hold transfer size indicates an 8-byte message (MR*n*[DAHTS] = 0x11). Software is responsible for disabling striding and DAHE, in this case, and for ensuring that the bandwidth control is large enough to support the desired message size. Failure to adhere to these restrictions results in boundedly undefined behavior.

13.5 DMA System Considerations

This section provides information about how to make most effective use of the DMA channels.

Table 13-26 lists all of the DMA controllers (both captive and general-purpose) on the device and the most likely DMA targets on and off-chip. The bus controllers themselves cannot initiate DMA transfers; rather, they operate transparently with respect to both on- and off-chip DMA controllers. The codes in the table cells have the following meaning:

- Y—Supported
- NR—Possible, but not recommended. Inefficient use of system resources
- NS—Possible, but not supported. Resulting system behavior is not defined.

Table 13-26. P1021 DMA Paths

DMA Controllers		On-Chip Targets		Off-Chip Targets				
		L2	Configuration Registers	DDR	Local Bus	Ethernet Buffers	PCI Express	QUICC Engine
On-chip	Ethernet	Y	NS	Y	Y	Y	Y	Y
	4 Channel	Y	NR	Y	Y	NS	Y	Y
Off-chip	PCI Controller	Y	NS	Y	Y	Y	Y	Y
	PCI Express	Y	Y	Y	Y	Y	—	Y
	QUICC Engine	Y	Y	Y	Y	Y	Y	—

Note: On-chip target configuration registers include I^2C data register.

Note: On-chip Ethernet captive resource. Not available to external masters.

Note: On-chip 4-channel controller can serve external masters.

13.5.1 Unusual DMA Scenarios

The following is a description of unusual DMA paths including explanations of why some functional blocks cannot serve as DMA targets. The following topics are addressed:

- DMA transaction initiators (masters)

- DMA targets, that is, data sources or destinations
- Transparency of the bus controllers to DMA transactions
- What is useful as opposed to what is possible. For example, any register can be addressed through an internal control bus, which means configuration and control registers can be DMA targets.

13.5.1.1 DMA to e500 Core

The L1 cache cannot be a direct DMA target because it cannot be directly addressed by software. However, DMA access into the L1 cache occurs indirectly if a block of memory that is cached in the L1 is specified as the DMA target. This effect is deterministic if the target memory block was locked into the L1 with cache locking instructions.

13.5.1.2 DMA to QUICC Engine Block

The QUICC Engine Block's dual port RAM (Multi-User-RAM) can serve as both a source and destination for general-purpose DMA transfers. However, because the QUICC Engine Block has its own dedicated DMA controller, using an external DMA controller to access the Multi-User_RAM makes little sense except in special circumstances (such as, possibly, during system initialization).

13.5.1.3 DMA to Configuration, Control, and Status Registers

Because any internal register can be addressed with the four-channel DMA controller, configuration, control, and status registers throughout the device are valid DMA targets. However, the primary purpose of DMA—to reduce processor load by moving large blocks of data—is not served by DMA transfers of configuration data. For example, while it is possible to DMA into the I^2C controller or programmable interrupt controller (PIC), doing so is extremely inefficient and is seldom beneficial in normal operation. The overhead of creating DMA descriptors far exceeds any savings in CPU cycles.

13.5.1.4 DMA to I^2C

The I^2C controller is not transparent to DMA transfers. Observe the caveats listed in Section 13.5.1.3, "DMA to Configuration, Control, and Status Registers," when accessing any I^2C register, including the data register (I2CDR).

13.5.1.5 DMA to DUART

The DUART provides complete and sophisticated DMA support, which is described in Section 11.4.5, "FIFO Mode."

Chapter 14
Enhanced Three-Speed Ethernet Controllers

14.1 Overview

The enhanced three-speed Ethernet controllers (eTSECs) of the device interface to 10 Mbps, 100 Mbps, and 1 Gbps Ethernet/IEEE 802.3® networks. For Ethernet, an external PHY or SerDes device is required to complete the interface to the media. Each eTSEC supports multiple standard media-independent interfaces. Multiple eTSECs are available, providing flexible options for connectivity and control access at different speeds.

The eTSEC provides the flexibility to accelerate the identification and retrieval of standard and non-standard protocols carried over Ethernet, including both IP versions 4 and 6 and TCP/UDP. CPU-intensive parsing and checksum operations can be optionally offloaded to an eTSEC to accelerate existing TCP/IP stacks. On transmission, varying fractions of link bandwidth can be allocated to each of multiple transmit queues through a modified weighted round-robin scheduler. On receive, an arbitrary set of queue selection rules can be programmed into each eTSEC to implement flexible quality of service or firewall strategies based on high-level protocol identification. Without enabling these advanced features, each eTSEC emulates a PowerQUICC III TSEC, allowing existing driver software to be re-used with minimal change. Each eTSEC is organized as shown in Figure 14-1.

* **Note**: This interface is not supported on this device.

Figure 14-1. eTSEC Block Diagram

14.2 Features

The eTSECs of the device include these distinctive features:

- IEEE 802.3, 802.3u, 820.3x, 802.3z, 802.3ac, 802.3ab compliant
- Support for different Ethernet physical interfaces:
  - — 10/100 Mbps IEEE 802.3 MII
  - — 10/100 Mbps IEEE 802.3 RMII
  - — 10/100 Mbps RGMII

  - 1000 Mbps full-duplex RGMII
  - 10/100 Mbps SGMII
  - 1000 Mbps full-duplex SGMII (carrier extend symbols in full duplex mode are not supported)
- TCP/IP offload
  - IP v4 and IP v6 header recognition on receive
  - IP v4 header checksum verification and generation
  - TCP and UDP checksum verification and generation
  - Per-packet configurable offload
  - Recognition of VLAN, stacked-VLAN, 802.2, PPPoE session, MPLS stacks, and ESP/AH IP-Security headers
- Quality of service (QoS) support
  - Transmission from up to eight queues
    - Priority-based queue selection
    - Modified weighted round-robin queue selection with fair bandwidth allocation
  - Reception to up to eight physical queues
    - 64 virtual receive queues overlaid on 8 physical buffer descriptor rings
    - Table-oriented queue filing strategy based on 16 header fields or flags
    - Frame rejection support for filtering applications
    - Filing based on Ethernet, IP, and TCP/UDP properties, including VLAN fields, Ether-type, IP protocol type, IP TOS or differentiated services, IP source and destination addresses, TCP/UDP port numbers
- Interrupt coalescing
  - Packet-count-based thresholds for both receive and transmit
  - Timer-based thresholds
- Interrupt virtualization
  - Each ring mappable to one of two separate groups for interrupt and BD management; each group associated by software with a CPU.
  - Separate address spaces per group and for MDIO
  - Interrupt coalescing controls per ring in multi-group mode
- Full- and half-duplex Ethernet support (1000 Mbps supports only full duplex):
  - IEEE 802.3 full-duplex flow control (automatic PAUSE frame generation or software programmed PAUSE frame generation and recognition)
  - Programmable maximum frame length supports jumbo frames (up to 9.6 Kbytes) and IEEE 802.1 virtual local area network (VLAN) tags and priority
  - VLAN insertion and deletion
    - Per-frame VLAN control word or default VLAN for each eTSEC
    - Extracted VLAN control word passed to software separately
    - Programmable VLAN tag to support metropolitan bridging

  - Retransmission following a collision
  - Support for CRC generation and verification of inbound/outbound packets
  - Programmable Ethernet preamble insertion and extraction of up to 7 bytes
- MAC address recognition:
  - Exact match on 48-bit unicast addresses
    - VRRP and HSRP support for seamless router fail-over
    - In addition to primary station address, up to fifteen additional exact-match MAC addresses supported
  - Broadcast address (accept/reject)
  - Hash table match on up to 256 unicast/multicast or 512 multicast-only addresses
  - Promiscuous mode
- Remote network monitoring (RMON) statistics support
  - 32-bit byte counters
  - Carry/Overflow of counter interrupts
- Backward compatibility with MPC8540E/MPC8560E (PowerQUICC III) TSEC
  - PowerQUICC III buffer descriptor (BD) format and rings supported
  - Common register memory map, with specific exceptions:
    - Out-of-sequence transmit BD not supported
    - Internal DMA BD pointers and data counts not visible
    - MINFLR register not supported
  - Reset state of eTSEC defaults to common PowerQUICC III TSEC subset
  - TSEC_ID register permits TSEC versus enhanced TSEC differentiation
- Hardware assist for 1588 compliant time stamping (1588 not supported in conjunction with SGMII 10/100)
  - Per packet time stamp tag for Receive
  - Programmable time stamp capture for Transmit
  - Recognition of PTP packet
  - Periodic Pulse Generation
  - Self-correcting precision timer with nano-second resolution
  - Phase aligned adjustable (divide by N) clock output
  - Two 64-bit alarm (future time) registers for future time comparison

14.3 Modes of Operation

The eTSEC's primary operational modes are the following:

- Full- and half-duplex operation

  This is determined by the MACCFG2 register's full-duplex bit (MACCFG2[Full Duplex]). Full-duplex mode is intended for use on point-to-point links between switches or end node to

switch. Half-duplex mode is used in connections between an end node and a repeater or between repeaters.

If configured in half-duplex mode (10- and 100-Mbps operation; MACCFG2[Full Duplex] is cleared), the MAC complies with the IEEE CSMA/CD access method.

If configured in full-duplex mode (10/100/1000 Mbps operation; MACCFG2[Full Duplex] is set), the MAC supports flow control. If flow control is enabled, it allows the MAC to receive or send PAUSE frames.

- 10- and 100-Mbps MII interface operation

  The MAC–PHY interface operates in MII mode by setting MACCFG2[I/F Mode] = 01. The MII is the media-independent interface defined by the 802.3 standard for 10/100 Mbps operation. The speed of operation is determined by the TSEC*n*_TX_CLK and TSEC*n*_RX_CLK signals, which are driven by the transceiver. The transceiver either auto-negotiates the speed, or it may be controlled by software using the serial management interface (MDC/MDIO signals) to the transceiver.

  Clause 22.2.4 of the IEEE 802.3 specification describes the MII management interface.

- 10- and 100-Mbps RMII interface operation

  The RMII is the reduced media-independent interface defined by the RMII Consortium (March 1998) for 10/100 Mbps operation. The speed of operation is determined by the TSEC*n*_TX_CLK signal, which is driven by the transceiver.

- MAC address recognition options

  The options supported are promiscuous, broadcast, exact unicast address match, exact unicast virtual address match to support router redundancy, and multicast hash match. For detailed descriptions refer to Section 14.6.2.7, “Frame Recognition.”

  eTSEC supports automatic LAN-initiated wake-up during power management through the AMD Magic Packet™ protocol, as described in Section 14.6.2.8, “Magic Packet Mode.”

- Receive frame parsing options

  Frame parsing options are to disable parsing (no TCP/IP offload), IP header parsing, and TCP or UDP parsing. Parsing must be enabled to make use of receive queue filing algorithms. The options are detailed in Section 14.6.3, “TCP/IP Offload.”

- Receive queue selection options

  Received frames are by default sent to a single buffer descriptor ring. If multiple receive queues are enabled, a receive queue filer can be programmed with selection criteria to differentiate received frames and file them to different buffer descriptor rings. See Section 14.6.4, “Quality of Service (QoS) Provision,” for detailed descriptions.

- TCP/IP transmit options

  Frames for transmission may be sent as-is, with IP header processing, or TCP header processing. The transmit buffer descriptors, described in Section 14.6.7.2, “Transmit Data Buffer Descriptors (TxBD),” enable these options and operate with parameters prepended to frame buffers, as described in Section 14.6.3, “TCP/IP Offload.”

- Transmit queue selection options

The options supported are single transmit queue, priority-based queue selection, and modified weighted round-robin queueing. These options are described further in Section 14.5.3.2.1, "Transmit Control Register (TCTRL)."

- RMON support

  Standard Ethernet interface management information base (MIBs) can be generated through the RMON MIB counters.
- Internal loop back supported for all interfaces except when configured for half-duplex operation

  Internal loop back mode is selected through the loop back bit in the MACCFG1 register. See Section 14.7.1, "Interface Mode Configuration," for details.

14.4 External Signals Description

This section defines the eTSEC interface signals. The buses are described using the bus convention used in IEEE 802.3 because the PHY follows this same convention. (That is, TxD[7:0] means 0 is the lsb.) Note that except for external physical interfaces the buses and registers follow a big-endian format, where 0 denotes the msb.

Each eTSEC network interface supports multiple options, as follows:

- The MII option requires 18 I/O signals (including the MDIO and MDC MII management interface) and supports both a data and a management interface to the PHY (transceiver) device. The MII option supports both 10- and 100-Mbps Ethernet rates.
- The RMII, RGMII options are reduced-pin implementations of the MII, GMII interfaces, respectively.
- SGMII interfaces are offered via the SerDes interface signals.
- 1588 timer signals

Table 14-1 lists the network interface signals.

Table 14-1. eTSEC*n* Network Interface Signal Properties

Signal Name	Function	Reset State
TSEC*n*_COL	MII—Collision detect, input RMII, RGMII—Unused	—
TSEC*n*_CRS	MII—Carrier sense, input RMII, RGMII—Unused	—
TSEC*n*_GTX_CLK	MII—Transmit clock feedback when transmission is enabled, zero otherwise; output RMII—Transmit clock feedback when transmission is enabled, zero otherwise; output RGMII—Inverted transmit clock feedback, output	0
EC_GTX_CLK125	MII—Unused RMII—Unused RGMII—Oscillator source for transmit clock; This clock can be configured to feed eTSEC3 only or feed eTSEC1 and eTSEC3	—
TSEC1_GTX_CLK125	MII—unused RGMII—This can be configured to feed 125 MHz to eTSEC1	—

Table 14-1. eTSEC*n* Network Interface Signal Properties (continued)

Signal Name	Function	Reset State
EC_MDC	Management clock, output	0
EC_MDIO	Management data, bidirectional	Hi-Z (input)
TSEC*n*_RX_CLK	MII—Receive clock, input RMII—Unused RGMII—Receive clock, input	—
TSEC*n*_RX_DV	MII—Receive data valid, input RMII—CRS_DV carrier sense/data valid, input RGMII (RX_CLK rising)—Receive data valid, input RGMII (RX_CLK falling)—Receive error, input	—
TSEC*n*_RXD[7:4]	Unused	—
TSEC*n*_RXD[3:0]	MII—Receive data bits 3–0, input RMII—RXD[1:0] receive data bits, input RMII—RXD[3:2] are unused RGMII (RX_CLK rising)—Receive data bits 3–0, input RGMII (RX_CLK falling)—Receive data bits 7–4, input	—
TSEC*n*_RX_ER	MII—Receive error, input RMII—Receive error, input RGMII—Unused	—
TSEC*n*_TX_CLK	MII—Transmit clock, input RMII—Reference transmit and receive clock, input RGMII—Unused	—
TSEC*n*_TXD[7:4]	Unused	—
TSEC*n*_TXD[3:0]	MII—Transmit data bits 3–0, output RMII—TXD[1:0] transmit data bits, output RMII—TXD[3:2] unused, output driven zero RGMII (TX_CLK rising)—Transmit data bits 3–0, output RGMII (TX_CLK falling)—Transmit data bits 7–4, output	0000
TSEC*n*_TX_ER	MII—Transmit error, output RMII, RGMII—Unused, output driven zero	0
TSEC*n*_TX_EN	MII—Transmit data valid, output RMII—Transmit data valid, output RGMII (TX_CLK rising)—Transmit data enabled, output RGMII (TX_CLK falling)—Transmit error, output	0
TSEC_1588_ CLK_IN	1588—Clock input External high precision timer reference clock input (chip external input pin).	—
TSEC_1588_ CLK_OUT	1588—Clock out Phase aligned timer clock divider output (chip external output pin).	0
TSEC_1588_ TRIG_IN1	1588—Trigger in 1 External timer trigger input 1. This is an asynchronous general purpose input (chip external input pin).	—

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Table 14-1. eTSEC*n* Network Interface Signal Properties (continued)

Signal Name	Function	Reset State
TSEC_1588_ TRIG_IN2	1588—Trigger in 2 External timer trigger input 2. This is an asynchronous general purpose input (chip external input pin).	—
TSEC_1588_ PULSE_OUT1	1588—Pulse out 1 Timer pulse per period 1. It is phase aligned with 1588 timer clock (chip external output pin).	0
TSEC_1588_ PULSE_OUT2	1588—Pulse out 2 Timer pulse per period 2. It is phase aligned with 1588 timer clock (chip external output pin).	0
TSEC_1588_ ALARM_OUT1	1588—Timer alarm 1 Timer current time is equal to or greater than alarm time comparator register. User reprograms the TSEC_1588_ALARM*n*_H/L register to deactivate this output (chip external output pin).	0
TSEC_1588_ ALARM_OUT2	1588—Timer alarm 2 Timer current time is equal to or greater than alarm time comparator register. User reprograms the TSEC_1588_ALARM*n*_H/L register to deactivate this output (chip external output pin).	0
SD_TX[*n-1*], $\overline{\text{SD_TX[}n\text{-1]}}$	SGMII transmit data (and complement)	—
SD_RX[*n-1*], $\overline{\text{SD_RX[}n\text{-1]}}$	SGMII receive data (and complement)	—
SD_REF_CLK, $\overline{\text{SD_REF_CLK}}$	SerDes PLL reference clock (and complement)	—
SD*n*_IMP_CAL_TX	Transmitter impedance calibration	—
SD*n*_IMP_CAL_RX	Receiver impedance calibration	—
SD*n*_PLL_TPA	PLL test point analog	—
SD*n*_PLL_TPD	PLL test point digital	—

14.4.1 Detailed Signal Descriptions

For RGMII mode details, refer to the Hewlett-Packard reduced gigabit media-independent interface (RGMII) specification version 1.2a, dated 9/22/2000. RMII mode details follow the RMII Consortium Specification, dated 3/20/1998. All other modes follow the IEEE 802.3 standard, 2000 Edition. Input signals not used are internally disabled. Except for TSEC*n*_GTX_CLK, output signals not used are driven low.

Table 14-2. eTSEC Signals—Detailed Signal Descriptions

Signal	I/O	Description	
TSEC*n*_COL	I	Collision input. The behavior of this signal is not specified while in full-duplex mode. This signal is not used in the following mode(s): • RMII • RGMII	
		State Meaning	Asserted/Negated—In MII mode, this signal is asserted upon detection of a collision, and must remain asserted while the collision persists.
		Timing	Asserted/Negated—This signal is not required to transition synchronously with TSEC*n*_TX_CLK or TSEC*n*_RX_CLK.
TSEC*n*_CRS	I	Carrier sense input. This signal is not used in the following mode(s): • RMII • RGMII	
		State Meaning	Asserted/Negated—In MII mode, TSEC*n*_CRS is asserted while the transmit or receive medium is not idle. In the event of a collision, TSEC*n*_CRS must remain asserted for the duration of the collision.
		Timing	Asserted/Negated—This signal is not required to transition synchronously with TSEC*n*_TX_CLK or TSEC*n*_RX_CLK.
TSEC*n*_GTX_CLK	O	Gigabit transmit clock. This signal is an output from the eTSEC into the PHY. • In RGMII mode, TSEC*n*_GTX_CLK becomes the transmit clock and provides timing reference during 1000Base-T (125 MHz), 100Base-T (25 MHz) and 10Base-T (2.5 MHz) transmissions. • In RGMII mode, note that this signal feeds back the inverted transmit clock. • This signal is driven low unless transmission is enabled.	
EC_GTX_CLK125	I	Gigabit transmit 125-MHz source. This signal must be generated externally with a crystal or oscillator, or is sometimes provided by the PHY. EC_GTX_CLK125 is a 125-MHz input into the eTSEC and is used to generate all 125-MHz related signals and clocks in the following mode(s): • RGMII This input is not used in these mode(s): • MII • RMII • SGMII	
TSEC1_GTX_CLK125	I	Gigabit reference clock. This signal can be configured to feed 125 MHz to eTSEC1 in RGMII mode.	
EC_MDC	O	Management data clock. This signal is a clock (typically 2.5 MHz) supplied by the MAC (IEEE set minimum period of 400 ns or a frequency of 2.5 MHz, but the device may be configured up to 12.5 MHz if supported by the PHY at that speed.) The frequency can be modified by writing to MIIMCFG[28:31] of the eTSEC1 controller.	
EC_MDIO	I/O	Management data input/output.	
		State Meaning	Asserted/Negated—EC_MDIO is a bidirectional signal to input PHY-supplied status during management read cycles and output control during MII management write cycles. Addressed using eTSEC1 memory-mapped registers.
		Timing	Asserted/Negated—This signal is required to be synchronous with the EC_MDC signal.

Table 14-2. eTSEC Signals—Detailed Signal Descriptions (continued)

Signal	I/O	Description
TSEC*n*_RX_CLK	I	Receive clock. • In MII, RGMII mode, the receive clock TSEC*n*_RX_CLK is a continuous clock (2.5, 25, or 125 MHz) that provides a timing reference for TSEC*n*_RX_DV, TSEC*n*_RXD, and TSEC*n*_RX_ER. • In RMII mode this clock is not used for the receive clock, as RMII uses a shared reference clock.
TSEC*n*_RX_DV	I	Receive data valid. • In MII mode, if TSEC*n*_RX_DV is asserted, the PHY is indicating that valid data is present on the MII interface. • In RMII mode the PHY asserts TSEC*n*_RX_DV (CRS_DV) when the receive medium is non-idle. This signal asserts asynchronously with respect to the RMII reference clock, but negates synchronously to indicate loss of carrier. • In RGMII mode, TSEC*n*_RX_DV becomes RX_CTL. The RX_DV and RX_ERR are received on this signal on the rising and falling edges of TSEC*n*_RX_CLK.
TSEC*n*_RXD[7:4]	I	Unused
TSEC*n*_RXD[3:0]	I	Receive data in. • In MII mode, TSEC*n*_RXD[3:0] represents a nibble of data to be transferred from the PHY to the MAC when TSEC*n*_RX_DV is asserted. A completely-formed SFD must be passed across the MII. While TSEC*n*_RX_DV is not asserted, TSEC*n*_RXD has no meaning. • In RMII mode, TSEC*n*_RXD[1:0] represents RXD[1:0], which is considered valid when TSEC*n*_RX_DV (CRS_DV) is asserted, or invalid otherwise. • In RGMII mode, data bits 3–0 are received on the rising edge of TSEC*n*_RX_CLK and data bits 7–4 are received on the falling edge of TSEC*n*_RX_CLK.
TSEC*n*_RX_ER	I	Receive error. This signal is not used in the following mode(s): • RGMII **State Meaning**: Asserted/Negated— • In MII mode, if TSEC*n*_RX_ER and TSEC*n*_RX_DV are asserted, the PHY has detected an error in the current frame. • In RMII mode, if TSEC*n*_RX_ER and TSEC*n*_RX_DV are asserted, the PHY has detected an error in the current frame.
TSEC*n*_TX_CLK	I	Transmit clock in. • In MII mode, TSEC*n*_TX_CLK is a continuous clock (2.5 or 25 MHz) that provides a timing reference for the TSEC*n*_TX_EN, TSEC*n*_TXD, and TSEC*n*_TX_ER signals. • In RMII mode this signal is the reference clock shared between transmit and receive, and is supplied by the PHY. This signal is not used in the following mode(s): • RGMII
TSEC*n*_TXD[7:4]	O	Unused

Table 14-2. eTSEC Signals—Detailed Signal Descriptions (continued)

Signal	I/O	Description
TSEC*n*_TXD[3:0]	O	Transmit data out. • In MII mode, TSEC*n*_TXD[3:0] represent a nibble of data to be sent from the MAC to the PHY when TSEC*n*_TX_EN is asserted and have no meaning while TSEC*n*_TX_EN is negated. • In RMII mode TSEC*n*_TXD[1:0] represents TXD[1:0], which is valid data sent to the PHY when TSEC*n*_TX_EN is asserted, or undefined otherwise. • In RGMII mode, data bits 3–0 are transmitted on the rising edge of TSEC*n*_GTX_CLK, and data bits 7–4 are transmitted on the falling edge of TSEC*n*_GTX_CLK. Note that some of these signals are also used during reset to configure the eTSEC interface mode.
TSEC*n*_TX_EN	O	Transmit data valid. • In MII mode, if TSEC*n*_TX_EN is asserted, the MAC is indicating that valid data is present on the MII's TSEC*n*_TXD signals. • In RMII mode, if TSEC*n*_TX_EN is asserted, the MAC is indicating that valid data is present on the MII's TSEC*n*_TXD signals. • In RGMII mode, TSEC*n*_TX_EN becomes TX_CTL. TX_EN and TX_ERR are asserted on this signal on rising and falling edges of the TSEC*n*_GTX_CLK, respectively.
TSEC*n*_TX_ER	O	Transmit error. • In MII mode, assertion of TSEC*n*_TX_ER for one or more clock cycles while TSEC*n*_TX_EN is asserted causes the PHY to transmit one or more illegal symbols. Asserting TSEC*n*_TX_ER has no effect while operating at 10 Mbps or while TSEC*n*_TX_EN is negated. This signal transitions synchronously with respect to TSEC*n*_TX_CLK. This signal is not used in the following mode(s) and is driven low: • RMII • RGMII
TSEC_1588_ CLK_IN	I	1588 clock in. External high precision timer reference clock input (chip external input pin).
TSEC_1588_ CLK_OUT	O	1588 clock out. Phase aligned timer clock divider output (chip external output pin).
TSEC_1588_ TRIG_IN1	I	1588 trigger in 1. External timer trigger input 1. This is an asynchronous general purpose input (chip external input pin).
TSEC_1588_ TRIG_IN2	i	1588 trigger in 2. External timer trigger input 2. This is an asynchronous general purpose input (chip external input pin).
TSEC_1588_ PULSE_OUT1	O	1588 pulse out 1. Timer pulse per period 1. It is phase aligned with 1588 timer clock (chip external output pin)
TSEC_1588_ PULSE_OUT2	O	1588 pulse out 2. Timer pulse per period 2. It is phase aligned with 1588 timer clock (chip external output pin)
TSEC_1588_ ALARM_OUT1	O	1588 timer alarm 1. Timer current time is equal to or greater than alarm time comparator register. User reprograms the TMR_ALARMn_H/L register to deactivate this output (chip external output pin)
TSEC_1588_ ALARM_OUT2	O	1588 timer alarm 2. Timer current time is equal to or greater than alarm time comparator register. User reprograms the TMR_ALARMn_H/L register to deactivate this output (chip external output pin)

14.5 Memory Map/Register Definition

The eTSECs use a software model that is a superset of the PowerQUICC III TSEC functionality and is similar to that employed by the Fast Ethernet function supported on the Freescale MPC8260 CPM FCC and in the FEC of the MPC860T.

The eTSEC device is programmed by a combination of control/status registers (CSRs) and buffer descriptors. The CSRs are used for mode control, interrupts, and to extract status information. The descriptors are used to pass data buffers and related buffer status or frame information between the hardware and software.

All accesses to and from the registers must be made as 32-bit accesses. There is no support for accesses of sizes other than 32 bits. Writes to reserved register bits must always store 0, as writing 1 to reserved bits may have unintended side-effects. Reads from unmapped register addresses return zero. Unless otherwise specified, the read value of reserved bits in mapped registers is not defined, and must not be assumed to be 0.

This section of the document defines the memory map and describes the registers in detail. The buffer descriptor is described in Section 14.6.7, “Buffer Descriptors.”

The ten-bit interface (TBI) module MII registers, are described in Section 14.5.4, “Ten-Bit Interface (TBI).” The TBI registers are defined similar to PHY registers and are accessed through the MII management interface in the same way the PHYs are accessed. These registers are also used for SGMII.

14.5.1 Top-Level Module Memory Map

Each of the eTSECs is allocated 12 Kbytes of memory-mapped space—one 4 Kbyte region per group and a separate 4 Kbyte region for MDIO. The 4 Kbyte group memory-mapped space for each eTSEC is divided as indicated in Table 14-3.

Table 14-3. Group Memory Map Summary

Address Offset	Function
0x000–0x0FF	eTSEC general control/status registers
0x100–0x2FF	eTSEC transmit control/status registers
0x300–0x4FF	eTSEC receive control/status registers
0x500–0x5FF	MAC registers
0x600–0x7FF	RMON MIB registers
0x800–0x8FF	Hash table registers
0x900–0xAFF	Reserved
0xB00–0xBFF	DMA system registers
0xC00–0xC3F	Lossless Flow Control registers
0xC40–0xDFF	Reserved
0xE00–0xEAF	1588 Hardware Assist
0xEB0–0xEFF	Interrupt Steering and Coalescing
0xF00–0xFFF	Reserved

14.5.2 Detailed Memory Map

The eTSEC memory mapped registers are accessed by reading and writing to an address comprised of the base address (specified in CCSRBAR as defined in Chapter 2, "Memory Map") plus the block base address, plus the offset of the specific register to be accessed. Note that all memory-mapped registers must only be accessed as 32-bit quantities.

Table 14-4 lists the offset, name, and a cross-reference to the complete description of each register. The offsets to the memory map table are applicable to each eTSEC. Block base addresses are as follows:

- eTSEC1 MDIO starts at 0x2_4000 address offset
- eTSEC2 MDIO starts at 0x2_5000 address offset
- eTSEC3 MDIO starts at 0x2_6000 address offset
- eTSEC1 group 0 starts at 0xB_0000 address offset
- eTSEC2 group 0 starts at 0xB_1000 address offset
- eTSEC3 group 0 starts at 0xB_2000 address offset
- eTSEC1 group 1 starts at 0xB_4000 address offset
- eTSEC2 group 1 starts at 0xB_5000 address offset
- eTSEC3 group 1 starts at 0xB_6000 address offset

Unless otherwise noted, each register has one instance with multiple aliased addresses (one per group). Some registers have one instance per group and are marked as such with an '*n*' suffix in the name and a 'G-' prefix in the access column.

In this table and in the register figures and field descriptions, the following access definitions apply:

- Reserved fields are always ignored for the purposes of determining access type.
- R/W, R, and W (read/write, read only, and write only) indicate that all the non-reserved fields in a register have the same access type.
- w1c indicates that all of the non-reserved fields in a register are cleared by writing ones to them.
- Mixed indicates a combination of access types.
- Special is used when no other category applies. In this case the register figure and field description table should be read carefully.

Table 14-4. Group Memory Map

eTSEC Block Base Address: Group 0: 0xB_0000 (eTSEC1), 0xB_1000 (eTSEC2), 0xB_2000 (eTSEC3)				
Offset	**Name[1]**	**Access [2]**	**Reset**	**Section/Page**
eTSEC General Control and Status Registers				
0x0000	TSEC_ID*—Controller ID register	R	0x0124_0200	14.5.3.1.1/14-26
0x0004	TSEC_ID2*—Controller ID register	R	0x00*nn*_00*nn*[3]	14.5.3.1.2/14-26
0x0008– 0x000C	Reserved	—	—	—
0x0010	IEVENTG*g*—Group Interrupt event register	G-w1c	All zeros	14.5.3.1.3/14-27

Table 14-4. Group Memory Map (continued)

eTSEC Block Base Address: Group 0: 0xB_0000 (eTSEC1), 0xB_1000 (eTSEC2), 0xB_2000 (eTSEC3)				
Offset	**Name[1]**	**Access [2]**	**Reset**	**Section/Page**
0x0014	IMASKG*g*—Group Interrupt mask register	G-R/W	All zeros	14.5.3.1.5/14-32
0x0018	EDIS—Error disabled register	R/W	All zeros	14.5.3.1.7/14-35
0x001C	EMAPG—Group Error mapping register	R/W	All zeros	14.5.3.1.8/14-36
0x0020	ECNTRL—Ethernet control register	Mixed	All zeros	14.5.3.1.10/14-40
0x0024	Reserved	—	—	—
0x0028	PTV—Pause time value register	R/W	All zeros	14.5.3.1.11/14-42
0x002C	DMACTRL—DMA control register	R/W	All zeros	14.5.3.1.12/14-43
0x0030	TBIPA—TBI PHY address register	R/W	All zeros	14.5.3.1.13/14-44
0x0034–0x00FC	Reserved	—	—	—
eTSEC Transmit Control and Status Registers				
0x0100	TCTRL—Transmit control register	Mixed	All zeros	14.5.3.2.1/14-45
0x0104	TSTAT*n*—Transmit status register	G-w1c	All zeros	14.5.3.2.2/14-46
0x0108	DFVLAN*—Default VLAN control word	R/W	0x8100_0000	14.5.3.2.3/14-50
0x010C	Reserved	—	—	—
0x0110	TXIC—Transmit interrupt coalescing register	R/W	All zeros	14.5.3.2.4/14-51
0x0114	TQUEUE*—Transmit queue control register	R/W	0x0000_8000	14.5.3.2.5/14-52
0x0118–0x013C	Reserved	—	—	—
0x0140	TR03WT*—TxBD Rings 0–3 round-robin weightings	R/W	All zeros	14.5.3.2.6/14-53
0x0144	TR47WT*—TxBD Rings 4–7 round-robin weightings	R/W	All zeros	14.5.3.2.7/14-54
0x0148–0x017C	Reserved	—	—	—
0x0180	TBDBPH*—Tx data buffer pointer high bits	R/W	All zeros	14.5.3.2.8/14-54
0x0184	TBPTR0—TxBD pointer for ring 0	R/W	All zeros	14.5.3.2.9/14-55
0x0188	Reserved	—	—	—
0x018C	TBPTR1*—TxBD pointer for ring 1	R/W	All zeros	14.5.3.2.9/14-55
0x0190	Reserved	—	—	—
0x0194	TBPTR2*—TxBD pointer for ring 2	R/W	All zeros	14.5.3.2.9/14-55
0x0198	Reserved	—	—	—
0x019C	TBPTR3*—TxBD pointer for ring 3	R/W	All zeros	14.5.3.2.9/14-55
0x01A0	Reserved	—	—	—
0x01A4	TBPTR4*—TxBD pointer for ring 4	R/W	All zeros	14.5.3.2.9/14-55
0x01A8	Reserved	—	—	—

Table 14-4. Group Memory Map (continued)

eTSEC Block Base Address: Group 0: 0xB_0000 (eTSEC1), 0xB_1000 (eTSEC2), 0xB_2000 (eTSEC3)				
Offset	**Name[1]**	**Access [2]**	**Reset**	**Section/Page**
0x01AC	TBPTR5*—TxBD pointer for ring 5	R/W	All zeros	14.5.3.2.9/14-55
0x01B0	Reserved	—	—	—
0x01B4	TBPTR6*—TxBD pointer for ring 6	R/W	All zeros	14.5.3.2.9/14-55
0x01B8	Reserved	—	—	—
0x01BC	TBPTR7*—TxBD pointer for ring 7	R/W	All zeros	14.5.3.2.9/14-55
0x01C0–0x01FC	Reserved	—	—	—
0x0200	TBASEH*—TxBD base address high bits	R/W	All zeros	14.5.3.2.10/14-55
0x0204	TBASE0—TxBD base address of ring 0	R/W	All zeros	14.5.3.2.11/14-56
0x0208	Reserved	—	—	—
0x020C	TBASE1*—TxBD base address of ring 1	R/W	All zeros	14.5.3.2.11/14-56
0x0210	Reserved	—	—	—
0x0214	TBASE2*—TxBD base address of ring 2	R/W	All zeros	14.5.3.2.11/14-56
0x0218	Reserved	—	—	—
0x021C	TBASE3*—TxBD base address of ring 3	R/W	All zeros	14.5.3.2.11/14-56
0x0220	Reserved	—	—	—
0x0224	TBASE4*—TxBD base address of ring 4	R/W	All zeros	14.5.3.2.11/14-56
0x0228	Reserved	—	—	—
0x022C	TBASE5*—TxBD base address of ring 5	R/W	All zeros	14.5.3.2.11/14-56
0x0230	Reserved	—	—	—
0x0234	TBASE6*—TxBD base address of ring 6	R/W	All zeros	14.5.3.2.11/14-56
0x0238	Reserved	—	—	—
0x023C	TBASE7*—TxBD base address of ring 7	R/W	All zeros	14.5.3.2.11/14-56
0x0240–0x027C	Reserved	—	—	—
0x0280	TMR_TXTS1_ID*—Tx time stamp identification tag (set 1)	R	All zeros	14.5.3.2.12/14-56
0x0284	TMR_TXTS2_ID*—Tx time stamp identification tag (set 2)	R	All zeros	14.5.3.2.12/14-56
0x0288–0x02BC	Reserved	—	—	—
0x02C0	TMR_TXTS1_H*—Tx time stamp high (set 1)	R	All zeros	14.5.3.2.13/14-57
0x02C4	TMR_TXTS1_L*—Tx time stamp low (set 1)	R	All zeros	14.5.3.2.13/14-57
0x02C8	TMR_TXTS2_H*—Tx time stamp high (set 2)	R	All zeros	14.5.3.2.13/14-57
0x02CC	TMR_TXTS2_L*—Tx time stamp low (set 2)	R	All zeros	14.5.3.2.13/14-57

Table 14-4. Group Memory Map (continued)

eTSEC Block Base Address: Group 0: 0xB_0000 (eTSEC1), 0xB_1000 (eTSEC2), 0xB_2000 (eTSEC3)				
Offset	**Name[1]**	**Access [2]**	**Reset**	**Section/Page**
0x02D0–0x02FC	Reserved	—	—	—
eTSEC Receive Control and Status Registers				
0x0300	RCTRL—Receive control register	R/W	All zeros	14.5.3.3.1/14-58
0x0304	RSTAT*n*—Receive status register	G-w1c	All zeros	14.5.3.3.2/14-60
0x0308–0x030C	Reserved	—	—	—
0x0310	RXIC*r*—Receive interrupt coalescing register	R/W	All zeros	14.5.3.3.3/14-63
0x0314	RQUEUE*—Receive queue control register.	R/W	0x0080_0080	14.5.3.3.4/14-64
0x0318	RIR0*—Ring mapping register 0	R/W	All zeros	14.5.3.3.5/14-65
0x031C	RIR1*—Ring mapping register 1	R/W	All zeros	14.5.3.3.5/14-65
0x0320	RIR2*—Ring mapping register 2	R/W	All zeros	14.5.3.3.5/14-65
0x0324	RIR3*—Ring mapping register 3	R/W	All zeros	14.5.3.3.5/14-65
0x0328–0x032C	Reserved	—	—	—
0x0330	RBIFX*—Receive bit field extract control register	R/W	All zeros	14.5.3.3.6/14-66
0x0334	RQFAR*—Receive queue filing table address register	R/W	All zeros	14.5.3.3.7/14-67
0x0338	RQFCR*—Receive queue filing table control register	R/W	All zeros	14.5.3.3.8/14-68
0x033C	RQFPR*—Receive queue filing table property register	R/W	0x*nnnn_nnnn*	14.5.3.3.9/14-69
0x0340	MRBLR—Maximum receive buffer length register	R/W	All zeros	14.5.3.3.10/14-73
0x0344–0x034C	Reserved	—	—	—
0x0350	RPWT—Receive packet wakeup timer register	R/W	All zeros	14.5.3.3.11/14-74
0x0354–0x037C	Reserved	—	—	—
0x0380	RBDBPH*—Rx data buffer pointer high bits	R/W	All zeros	14.5.3.3.12/14-74
0x0384	RBPTR0—RxBD pointer for ring 0	R/W	All zeros	14.5.3.3.13/14-75
0x0388	Reserved	—	—	—
0x038C	RBPTR1*—RxBD pointer for ring 1	R/W	All zeros	14.5.3.3.13/14-75
0x0390	Reserved	—	—	—
0x0394	RBPTR2*—RxBD pointer for ring 2	R/W	All zeros	14.5.3.3.13/14-75
0x0398	Reserved	—	—	—
0x039C	RBPTR3*—RxBD pointer for ring 3	R/W	All zeros	14.5.3.3.13/14-75
0x03A0	Reserved	—	—	—
0x03A4	RBPTR4*—RxBD pointer for ring 4	R/W	All zeros	14.5.3.3.13/14-75

Table 14-4. Group Memory Map (continued)

eTSEC Block Base Address: Group 0: 0xB_0000 (eTSEC1), 0xB_1000 (eTSEC2), 0xB_2000 (eTSEC3)				
Offset	**Name[1]**	**Access [2]**	**Reset**	**Section/Page**
0x03A8	Reserved	—	—	—
0x03AC	RBPTR5*—RxBD pointer for ring 5	R/W	All zeros	14.5.3.3.13/14-75
0x03B0	Reserved	—	—	—
0x03B4	RBPTR6*—RxBD pointer for ring 6	R/W	All zeros	14.5.3.3.13/14-75
0x03B8	Reserved	—	—	—
0x03BC	RBPTR7*—RxBD pointer for ring 7	R/W	All zeros	14.5.3.3.13/14-75
0x03C0–0x03FC	Reserved	—	—	—
0x0400	RBASEH*—RxBD base address high bits	R/W	All zeros	14.5.3.3.14/14-75
0x0404	RBASE0—RxBD base address of ring 0	R/W	All zeros	14.5.3.3.15/14-76
0x0408	Reserved	—	—	—
0x040C	RBASE1*—RxBD base address of ring 1	R/W	All zeros	14.5.3.3.15/14-76
0x0410	Reserved	—	—	—
0x0414	RBASE2*—RxBD base address of ring 2	R/W	All zeros	14.5.3.3.15/14-76
0x0418	Reserved	—	—	—
0x041C	RBASE3*—RxBD base address of ring 3	R/W	All zeros	14.5.3.3.15/14-76
0x0420	Reserved	—	—	—
0x0424	RBASE4*—RxBD base address of ring 4	R/W	All zeros	14.5.3.3.15/14-76
0x0428	Reserved	—	—	—
0x042C	RBASE5*—RxBD base address of ring 5	R/W	All zeros	14.5.3.3.15/14-76
0x0430	Reserved	—	—	—
0x0434	RBASE6*—RxBD base address of ring 6	R/W	All zeros	14.5.3.3.15/14-76
0x0438	Reserved	—	—	—
0x043C	RBASE7*—RxBD base address of ring 7	R/W	All zeros	14.5.3.3.15/14-76
0x0440–0x04BC	Reserved	—	—	—
0x04C0	TMR_RXTS_H*—Rx timer time stamp register high	R/W	All zeros	14.5.3.3.16/14-77
0x04C4	TMR_RXTS_L*—Rx timer time stamp register low	R/W	All zeros	14.5.3.3.16/14-77
0x04C8–0x04FC	Reserved	—	—	—
eTSEC MAC Registers				
0x0500	MACCFG1—MAC configuration register 1	Mixed	All zeros	14.5.3.5.1/14-80
0x0504	MACCFG2—MAC configuration register 2	R/W	0x0000_7000	14.5.3.5.2/14-82
0x0508	IPGIFG—Interpacket/interframe gap register	R/W	0x4060_5060	14.5.3.5.3/14-84

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Table 14-4. Group Memory Map (continued)

eTSEC Block Base Address: Group 0: 0xB_0000 (eTSEC1), 0xB_1000 (eTSEC2), 0xB_2000 (eTSEC3)				
Offset	**Name[1]**	**Access [2]**	**Reset**	**Section/Page**
0x050C	HAFDUP—Half-duplex control	R/W	0x00A1_F037	14.5.3.5.4/14-85
0x0510	MAXFRM—Maximum frame length	R/W	0x0000_0600	14.5.3.5.5/14-86
0x0514–0x0538	Reserved	—	—	—
0x053C	IFSTAT—Interface status	R	All zeros	14.5.3.5.12/14-90
0x0540	MACSTNADDR1—MAC station address register 1	R/W	All zeros	14.5.3.5.13/14-90
0x0544	MACSTNADDR2—MAC station address register 2	R/W	All zeros	14.5.3.5.14/14-91
0x0548	MAC01ADDR1*—MAC exact match address 1, part 1	R/W	All zeros	14.5.3.5.15/14-91 14.5.3.5.16/14-92
0x054C	MAC01ADDR2*—MAC exact match address 1, part 2	R/W	All zeros	
0x0550	MAC02ADDR1*—MAC exact match address 2, part 1	R/W	All zeros	
0x0554	MAC02ADDR2*—MAC exact match address 2, part 2	R/W	All zeros	
0x0558	MAC03ADDR1*—MAC exact match address 3, part 1	R/W	All zeros	
0x055C	MAC03ADDR2*—MAC exact match address 3, part 2	R/W	All zeros	
0x0560	MAC04ADDR1*—MAC exact match address 4, part 1	R/W	All zeros	
0x0564	MAC04ADDR2*—MAC exact match address 4, part 2	R/W	All zeros	
0x0568	MAC05ADDR1*—MAC exact match address 5, part 1	R/W	All zeros	
0x056C	MAC05ADDR2*—MAC exact match address 5, part 2	R/W	All zeros	
0x0570	MAC06ADDR1*—MAC exact match address 6, part 1	R/W	All zeros	
0x0574	MAC06ADDR2*—MAC exact match address 6, part 2	R/W	All zeros	
0x0578	MAC07ADDR1*—MAC exact match address 7, part 1	R/W	All zeros	
0x057C	MAC07ADDR2*—MAC exact match address 7, part 2	R/W	All zeros	
0x0580	MAC08ADDR1*—MAC exact match address 8, part 1	R/W	All zeros	
0x0584	MAC08ADDR2*—MAC exact match address 8, part 2	R/W	All zeros	
0x0588	MAC09ADDR1*—MAC exact match address 9, part 1	R/W	All zeros	
0x058C	MAC09ADDR2*—MAC exact match address 9, part 2	R/W	All zeros	
0x0590	MAC10ADDR1*—MAC exact match address 10, part 1	R/W	All zeros	

Table 14-4. Group Memory Map (continued)

eTSEC Block Base Address: Group 0: 0xB_0000 (eTSEC1), 0xB_1000 (eTSEC2), 0xB_2000 (eTSEC3)				
Offset	**Name[1]**	**Access [2]**	**Reset**	**Section/Page**
0x0594	MAC10ADDR2*—MAC exact match address 10, part 2	R/W	All zeros	14.5.3.5.15/14-91 14.5.3.5.16/14-92
0x0598	MAC11ADDR1*—MAC exact match address 11, part 1	R/W	All zeros	
0x059C	MAC11ADDR2*—MAC exact match address 11, part 2	R/W	All zeros	
0x05A0	MAC12ADDR1*—MAC exact match address 12, part 1	R/W	All zeros	
0x05A4	MAC12ADDR2*—MAC exact match address 12, part 2	R/W	All zeros	
0x05A8	MAC13ADDR1*—MAC exact match address 13, part 1	R/W	All zeros	
0x05AC	MAC13ADDR2*—MAC exact match address 13, part 2	R/W	All zeros	
0x05B0	MAC14ADDR1*—MAC exact match address 14, part 1	R/W	All zeros	
0x05B4	MAC14ADDR2*—MAC exact match address 14, part 2	R/W	All zeros	
0x05B8	MAC15ADDR1*—MAC exact match address 15, part 1	R/W	All zeros	
0x05BC	MAC15ADDR2*—MAC exact match address 15, part 2	R/W	All zeros	
0x05C0–0x067C	Reserved	—	—	—
eTSEC Transmit and Receive Counters				
0x0680	TR64—Transmit and receive 64-byte frame counter	R/W	All zeros	14.5.3.6.1/14-93
0x0684	TR127—Transmit and receive 65- to 127-byte frame counter	R/W	All zeros	14.5.3.6.2/14-93
0x0688	TR255—Transmit and receive 128- to 255-byte frame counter	R/W	All zeros	14.5.3.6.3/14-94
0x068C	TR511—Transmit and receive 256- to 511-byte frame counter	R/W	All zeros	14.5.3.6.4/14-94
0x0690	TR1K—Transmit and receive 512- to 1023-byte frame counter	R/W	All zeros	14.5.3.6.5/14-95
0x0694	TRMAX—Transmit and receive 1024- to 1518-byte frame counter	R/W	All zeros	14.5.3.6.6/14-95
0x0698	TRMGV—Transmit and receive 1519- to 1522-byte good VLAN frame count	R/W	All zeros	14.5.3.6.7/14-95
eTSEC Receive Counters				
0x069C	RBYT—Receive byte counter	R/W	All zeros	14.5.3.6.8/14-96
0x06A0	RPKT—Receive packet counter	R/W	All zeros	14.5.3.6.9/14-96
0x06A4	RFCS—Receive FCS error counter	R/W	All zeros	14.5.3.6.10/14-97
0x06A8	RMCA—Receive multicast packet counter	R/W	All zeros	14.5.3.6.11/14-97
0x06AC	RBCA—Receive broadcast packet counter	R/W	All zeros	14.5.3.6.12/14-97
0x06B0	RXCF—Receive control frame packet counter	R/W	All zeros	14.5.3.6.13/14-98
0x06B4	RXPF—Receive PAUSE frame packet counter	R/W	All zeros	14.5.3.6.14/14-98
0x06B8	RXUO—Receive unknown OP code counter	R/W	All zeros	14.5.3.6.15/14-99
0x06BC	RALN—Receive alignment error counter	R/W	All zeros	14.5.3.6.16/14-99
0x06C0	RFLR—Receive frame length error counter	R/W	All zeros	14.5.3.6.17/14-99
0x06C4	RCDE—Receive code error counter	R/W	All zeros	14.5.3.6.18/14-100

Table 14-4. Group Memory Map (continued)

eTSEC Block Base Address: Group 0: 0xB_0000 (eTSEC1), 0xB_1000 (eTSEC2), 0xB_2000 (eTSEC3)				
Offset	**Name[1]**	**Access [2]**	**Reset**	**Section/Page**
0x06C8	RCSE—Receive carrier sense error counter	R/W	All zeros	14.5.3.6.19/14-100
0x06CC	RUND—Receive undersize packet counter	R/W	All zeros	14.5.3.6.20/14-101
0x06D0	ROVR—Receive oversize packet counter	R/W	All zeros	14.5.3.6.21/14-101
0x06D4	RFRG—Receive fragments counter	R/W	All zeros	14.5.3.6.22/14-101
0x06D8	RJBR—Receive jabber counter	R/W	All zeros	14.5.3.6.23/14-102
0x06DC	RDRP—Receive drop counter	R/W	All zeros	14.5.3.6.24/14-102
eTSEC Transmit Counters				
0x06E0	TBYT—Transmit byte counter	R/W	All zeros	14.5.3.6.25/14-103
0x06E4	TPKT—Transmit packet counter	R/W	All zeros	14.5.3.6.26/14-103
0x06E8	TMCA—Transmit multicast packet counter	R/W	All zeros	14.5.3.6.27/14-103
0x06EC	TBCA—Transmit broadcast packet counter	R/W	All zeros	14.5.3.6.28/14-104
0x06F0	TXPF—Transmit PAUSE control frame counter	R/W	All zeros	14.5.3.6.29/14-104
0x06F4	TDFR—Transmit deferral packet counter	R/W	All zeros	14.5.3.6.30/14-105
0x06F8	TEDF—Transmit excessive deferral packet counter	R/W	All zeros	14.5.3.6.31/14-105
0x06FC	TSCL—Transmit single collision packet counter	R/W	All zeros	14.5.3.6.32/14-105
0x0700	TMCL—Transmit multiple collision packet counter	R/W	All zeros	14.5.3.6.33/14-106
0x0704	TLCL—Transmit late collision packet counter	R/W	All zeros	14.5.3.6.34/14-106
0x0708	TXCL—Transmit excessive collision packet counter	R/W	All zeros	14.5.3.6.35/14-107
0x070C	TNCL—Transmit total collision counter	R/W	All zeros	14.5.3.6.36/14-107
0x0710	Reserved	—	—	—
0x0714	TDRP—Transmit drop frame counter	R/W	All zeros	14.5.3.6.37/14-107
0x0718	TJBR—Transmit jabber frame counter	R/W	All zeros	14.5.3.6.38/14-108
0x071C	TFCS—Transmit FCS error counter	R/W	All zeros	14.5.3.6.39/14-108
0x0720	TXCF—Transmit control frame counter	R/W	All zeros	14.5.3.6.40/14-109
0x0724	TOVR—Transmit oversize frame counter	R/W	All zeros	14.5.3.6.41/14-109
0x0728	TUND—Transmit undersize frame counter	R/W	All zeros	14.5.3.6.42/14-109
0x072C	TFRG—Transmit fragments frame counter	R/W	All zeros	14.5.3.6.43/14-110
eTSEC Counter Control and TOE Statistics Registers				
0x0730	CAR1—Carry register one register[4]	Special	All zeros	14.5.3.6.44/14-110
0x0734	CAR2—Carry register two register [4]	Special	All zeros	14.5.3.6.45/14-112
0x0738	CAM1—Carry register one mask register	R/W	0xFE03_FFFF	14.5.3.6.46/14-113
0x073C	CAM2—Carry register two mask register	R/W	0x000F_FFFD	14.5.3.6.47/14-114
0x0740	RREJ*—Receive filer rejected packet counter	R/W	All zeros	14.5.3.6.48/14-115

Table 14-4. Group Memory Map (continued)

eTSEC Block Base Address: Group 0: 0xB_0000 (eTSEC1), 0xB_1000 (eTSEC2), 0xB_2000 (eTSEC3)				
Offset	**Name[1]**	**Access [2]**	**Reset**	**Section/Page**
0x0744– 0x07FC	Reserved	—	—	—
Hash Function Registers				
0x0800	IGADDR0—Individual/group address register 0	R/W	All zeros	14.5.3.7.1/14-116
0x0804	IGADDR1—Individual/group address register 1	R/W	All zeros	
0x0808	IGADDR2—Individual/group address register 2	R/W	All zeros	
0x080C	IGADDR3—Individual/group address register 3	R/W	All zeros	
0x0810	IGADDR4—Individual/group address register 4	R/W	All zeros	
0x0814	IGADDR5—Individual/group address register 5	R/W	All zeros	
0x0818	IGADDR6—Individual/group address register 6	R/W	All zeros	
0x081C	IGADDR7—Individual/group address register 7	R/W	All zeros	
0x0820– 0x087C	Reserved	—	—	—
0x0880	GADDR0—Group address register 0	R/W	All zeros	14.5.3.7.2/14-116
0x0884	GADDR1—Group address register 1	R/W	All zeros	
0x0888	GADDR2—Group address register 2	R/W	All zeros	
0x088C	GADDR3—Group address register 3	R/W	All zeros	
0x0890	GADDR4—Group address register 4	R/W	All zeros	
0x0894	GADDR5—Group address register 5	R/W	All zeros	
0x0898	GADDR6—Group address register 6	R/W	All zeros	
0x089C	GADDR7—Group address register 7	R/W	All zeros	
0x08A0– 0x0AFC	Reserved	—	—	—
eTSEC DMA Attribute Registers				
0x0B00– 0x0BF4	Reserved	—	—	—
0x0BF8	ATTR—Attribute register	R/W	All zeros	14.5.3.8.1/14-117
0x0BFC	ATTRELI*—Attribute extract length and extract index register	R/W	All zeros	14.5.3.8.2/14-118

Table 14-4. Group Memory Map (continued)

eTSEC Block Base Address: Group 0: 0xB_0000 (eTSEC1), 0xB_1000 (eTSEC2), 0xB_2000 (eTSEC3)				
Offset	**Name[1]**	**Access [2]**	**Reset**	**Section/Page**
eTSEC Lossless Flow Control Registers				
0x0C00	RQPRM0*—Receive Queue Parameters register 0	R/W	All zeros	14.5.3.9.1/14-119
0x0C04	RQPRM1*—Receive Queue Parameters register 1	R/W	All zeros	
0x0C08	RQPRM2*—Receive Queue Parameters register 2	R/W	All zeros	
0x0C0C	RQPRM3*—Receive Queue Parameters register 3	R/W	All zeros	
0x0C10	RQPRM4*—Receive Queue Parameters register 4	R/W	All zeros	
0x0C14	RQPRM5*—Receive Queue Parameters register 5	R/W	All zeros	
0x0C18	RQPRM6*—Receive Queue Parameters register 6	R/W	All zeros	
0x0C1C	RQPRM7*—Receive Queue Parameters register 7	R/W	All zeros	
0x0C20–0x0C40	Reserved	—	—	—
0x0C44	RFBPTR0*—Last Free RxBD pointer for ring 0	R/W	All zeros	14.5.3.9.2/14-120
0x0C48	Reserved	—	—	—
0x0C4C	RFBPTR1*—Last Free RxBD pointer for ring 1	R/W	All zeros	14.5.3.9.2/14-120
0x0C50	Reserved	—	—	—
0x0C54	RFBPTR2*—Last Free RxBD pointer for ring 2	R/W	All zeros	14.5.3.9.2/14-120
0x0C58	Reserved	—	—	—
0x0C5C	RFBPTR3*—Last Free RxBD pointer for ring 3	R/W	All zeros	14.5.3.9.2/14-120
0x0C60	Reserved	—	—	—
0x0C64	RFBPTR4*—Last Free RxBD pointer for ring 4	R/W	All zeros	14.5.3.9.2/14-120
0x0C68	Reserved	—	—	—
0x0C6C	RFBPTR5*—Last Free RxBD pointer for ring 5	R/W	All zeros	14.5.3.9.2/14-120
0x0C70	Reserved	—	—	—
0x0C74	RFBPTR6*—Last Free RxBD pointer for ring 6	R/W	All zeros	14.5.3.9.2/14-120
0x0C78	Reserved	—	—	—
0x0C7C	RFBPTR7*—Last Free RxBD pointer for ring 7	R/W	All zeros	14.5.3.9.2/14-120
eTSEC Future Expansion Space				
0x0CC0–0x0DFC	Reserved	—	—	—
eTSEC IEEE 1588 Registers				
0x0E00	TMR_CTRL*—Timer control register	R/W	0x0001_0001	14.5.3.10.1/14-120
0x0E04	TMR_TEVENT*—time stamp event register	R/W	All zeros	14.5.3.10.2/14-123
0x0E08	TMR_TEMASK*—Timer event mask register	R/W	All zeros	14.5.3.10.3/14-124

Table 14-4. Group Memory Map (continued)

eTSEC Block Base Address: Group 0: 0xB_0000 (eTSEC1), 0xB_1000 (eTSEC2), 0xB_2000 (eTSEC3)				
Offset	**Name[1]**	**Access [2]**	**Reset**	**Section/Page**
0x0E0C	TMR_PEVENT*—time stamp event register	w1c	All zeros	14.5.3.10.4/14-125
0x0E10	TMR_PEMASK*—Timer event mask register	R/W	All zeros	14.5.3.10.5/14-126
0x0E14	TMR_STAT*—time stamp status register	Mixed	All zeros	14.5.3.10.6/14-126
0x0E18	TMR_CNT_H*—timer counter high register	R/W	All zeros	14.5.3.10.7/14-127
0x0E1C	TMR_CNT_L*—timer counter low register	R/W	All zeros	14.5.3.10.7/14-127
0x0E20	TMR_ADD*—Timer drift compensation addend register	R/W	All zeros	14.5.3.10.8/14-127
0x0E24	TMR_ACC*—Timer accumulator register	R	All zeros	14.5.3.10.9/14-128
0x0E28	TMR_PRSC*—timer prescale	R/W	0x0000_0002	14.5.3.10.10/14-128
0x0E2C	Reserved	—	—	—
0x0E30	TMROFF_H*—Timer offset high	R/W	All zeros	14.5.3.10.11/14-129
0x0E34	TMROFF_L*—Timer offset low	R/W	All zeros	14.5.3.10.11/14-129
0x0E40	TMR_ALARM1_H*—Timer alarm 1 high register	R/W	0xFFFF_FFFF	14.5.3.10.12/14-130
0x0E44	TMR_ALARM1_L*—Timer alarm 1 high register	R/W	0xFFFF_FFFF	
0x0E48	TMR_ALARM2_H*—Timer alarm 2 high register	R/W	0xFFFF_FFFF	
0x0E4C	TMR_ALARM2_L*—Timer alarm 2 high register	R/W	0xFFFF_FFFF	
0x0E50–0x0E7C	Reserved	—	—	—
0x0E80	TMR_FIPER1*—Timer fixed period interval	R/W	0xFFFF_FFFF	14.5.3.10.13/14-130
0x0E84	TMR_FIPER2*—Timer fixed period interval	R/W	0xFFFF_FFFF	
0x0E88	TMR_FIPER*3—Timer fixed period interval	R/W	0xFFFF_FFFF	
0x0EA0	TMR_ETTS1_H*—Time stamp of general purpose external trigger	R	All zeros	14.5.3.10.14/14-131
0x0EA4	TMR_ETTS1_L*—Time stamp of general purpose external trigger	R	All zeros	
0x0EA8	TMR_ETTS2_H*—Time stamp of general purpose external trigger	R	All zeros	
0x0EAC	TMR_ETTS2_L*—Time stamp of general purpose external trigger	R	All zeros	
Interrupt Steering and Coalescing Registers				
0x0EB0	ISRG0—Interrupt steering register group 0	R/W	All zeros	14.5.3.11.1/14-132
0x0EB4	ISRG1—Interrupt steering register group 1	R/W	All zeros	14.5.3.11.1/14-132
0x0EB8–0x0ECC	Reserved	—	—	
0x0ED0	RXIC*r*/RXIC0—Rx interrupt coalescing/Ring 0 Rx interrupt coalescing	R/W	All zeros	14.5.3.11.2/14-134

Table 14-4. Group Memory Map (continued)

eTSEC Block Base Address: Group 0: 0xB_0000 (eTSEC1), 0xB_1000 (eTSEC2), 0xB_2000 (eTSEC3)				
Offset	**Name[1]**	**Access [2]**	**Reset**	**Section/Page**
0x0ED4	RXIC1—Ring 1 Rx interrupt coalescing	R/W	All zeros	14.5.3.11.2/14-134
0x0ED8	RXIC2—Ring 2 Rx interrupt coalescing	R/W	All zeros	14.5.3.11.2/14-134
0x0EDC	RXIC3—Ring 3 Rx interrupt coalescing	R/W	All zeros	14.5.3.11.2/14-134
0x0EE0	RXIC4—Ring 4 Rx interrupt coalescing	R/W	All zeros	14.5.3.11.2/14-134
0x0EE4	RXIC5—Ring 5 Rx interrupt coalescing	R/W	All zeros	14.5.3.11.2/14-134
0x0EE8	RXIC6—Ring 6 Rx interrupt coalescing	R/W	All zeros	14.5.3.11.2/14-134
0x0EEC	RXIC7—Ring 7 Rx interrupt coalescing	R/W	All zeros	14.5.3.11.2/14-134
0x0EF0–0x0F0C	Reserved	—	—	—
0x0F10	TXIC*r*/TXIC0—Tx interrupt coalescing/Ring 0 Tx interrupt coalescing	R/W	All zeros	14.5.3.11.3/14-135
0x0F14	TXIC1—Ring 1 Tx interrupt coalescing	R/W	All zeros	14.5.3.11.3/14-135
0x0F18	TXIC2—Ring 2 Tx interrupt coalescing	R/W	All zeros	14.5.3.11.3/14-135
0x0F1C	TXIC3—Ring 3 Tx interrupt coalescing	R/W	All zeros	14.5.3.11.3/14-135
0x0F20	TXIC4—Ring 4 Tx interrupt coalescing	R/W	All zeros	14.5.3.11.3/14-135
0x0F24	TXIC5—Ring 5 Tx interrupt coalescing	R/W	All zeros	14.5.3.11.3/14-135
0x0F28	TXIC6—Ring 6 Tx interrupt coalescing	R/W	All zeros	14.5.3.11.3/14-135
0x0F2C	TXIC7—Ring 7 Tx interrupt coalescing	R/W	All zeros	14.5.3.11.3/14-135
0x0F30–0x0FFC	Reserved	—	—	—
Other eTSECs and Group				
0x1000–0x1FFC	eTSEC2 group 0 Registers			
0x2000–0x2FFC	eTSEC3 group 0 Registers			
0x4000–0x4FFC	eTSEC1 group 1 Registers			
0x5000–0x5FFC	eTSEC2 group 1 Registers			
0x6000–0x6FFC	eTSEC3 group 1 Registers			

1 Registers denoted * are new to the TSEC and not supported by PowerQUICC III TSECs.

2 Key: R = read only, WO = write only, R/W = read and write, LH = latches high, SC = self-clearing.

3 n depends on the modes supported by the device.

4 Cleared on read.

Table 14-5 lists the offset, name, and a cross-reference to the complete description of each eTSEC MDIO register.

Table 14-5. Module Memory Map (MDIO space)

eTSEC MDIO—Block Base Address 0x2_4000				
Offset	**Name**	**Access [1]**	**Reset**	**Section/Page**
eTSEC MDIO General Control and Status Registers				
0x4000–0x400C	Reserved	—	—	—
0x4010	IEVENTM—MDIO Interrupt event register	w1c	All zeros	14.5.3.1.4/14-31
0x4014	IMASKM—MDIO Interrupt mask register	R/W	All zeros	14.5.3.1.6/14-34
0x4018	Reserved	—	—	—
0x401C	EMAPM—MDIO Event mapping register	R/W	All zeros	14.5.3.1.9/14-39
0x4020–0x44FC	Reserved	—	—	—
eTSEC MAC Registers				
0x4500–0x451C	Reserved	—	—	—
0x4520	MIIMCFG—MII management configuration	R/W	0x0000_0007	14.5.3.5.6/14-86
0x4524	MIIMCOM—MII management command	R/W	All zeros	14.5.3.5.7/14-87
0x4528	MIIMADD—MII management address	R/W	All zeros	14.5.3.5.8/14-88
0x452C	MIIMCON—MII management control	R/W	All zeros	14.5.3.5.9/14-88
0x4530	MIIMSTAT—MII management status	R	All zeros	14.5.3.5.10/14-88
0x4534	MIIMIND—MII management indicator	R	All zeros	14.5.3.5.11/14-89
0x4538–0x4FFC	Reserved	—	—	—
Other eTSECs				
0x2_5000–0x2_5FFF	eTSEC2 MDIO registers			
0x2_6000–0x2_6FFF	eTSEC3 MDIO registers			

[1] Key: R = read only, WO = write only, R/W = read and write, LH = latches high, SC = self-clearing.

14.5.3 Memory-Mapped Register Descriptions

This section provides a detailed description of all the eTSEC registers. Because all of the eTSEC registers are 32 bits wide, only 32-bit register accesses are supported.

Note that all, except the unique per-group (×G*g*) registers, have address aliases in all groups of the form a + 0x4000×g. Only the group 0 register offsets are listed for the shared registers.

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

14.5.3.1 eTSEC General Control and Status Registers

This section describes general control and status registers used for both transmitting and receiving Ethernet frames. All of the registers are 32 bits wide.

14.5.3.1.1 Controller ID Register (TSEC_ID)

The controller ID register (TSEC_ID) is a read-only register. The TSEC_ID register is used to identify the eTSEC block and revision.

Offset eTSEC1:0xB_0000; eTSEC2:0xB_1000 eTSEC3:0xB_2000 — Access: Read only

	0–15	16–23	24–31
R	TSEC_ID	TSEC_REV_MJ	TSEC_REV_MN
W			
Reset	0 0 0 0 0 0 0 1 0 0 1 0 0 1 0 0	0 0 0 0 0 0 1 0	0 0 0 0 0 0 0 0

Figure 14-2. TSEC_ID Register

Table 14-6. TSEC_ID Field Descriptions

Bits	Name	Description
0–15	TSEC_ID	Value identifying the eTSEC (10/100/1000 Ethernet MAC). 0124 Unique identifier for eTSEC with 8 Rx and 8 Tx BD rings.
16–23	TSEC_REV_MJ	Value identifies the major revision of the eTSEC. 02 Initial revision
24–31	TSEC_REV_MN	Value identifies the minor revision of the eTSEC. 00 Initial revision

14.5.3.1.2 Controller ID Register (TSEC_ID2)

The controller ID register (TSEC_ID2) is a read-only register. The TSEC_ID2 register is used to identify the eTSEC block configuration.

Offset eTSEC1:0xB_0004; eTSEC2:0xB_1004 eTSEC3:0xB_2004 — Access: Read only

	0–7	8–15	16–23	24–31
R	—	TSEC_INT	—	TSEC_CFG
W				
Reset	0 0 0 0 0 0 0 0	*n*[1] *n n n n n n n*	0 0 0 0 0 0 0 0	*n n n n n n n n*

Figure 14-3. TSEC_ID2 Register

[1] *n* depends on the modes supported by the device.

Table 14-7. TSEC_ID2 Field Descriptions

Bits	Name	Description
0–7	—	Reserved
8–15	TSEC_INT	Interface mode support. See Table 14-8 for settings.
16–23	—	Reserved
24–31	TSEC_CFG	Value identifies configuration options of the eTSEC. 00 eTSEC multiple ring, Rx TOE, Filer and Tx TOE supports are off F0 eTSEC multiple ring, Rx TOE, Filer and Tx TOE supports are on 30 eTSEC multiple ring support is OFF and Rx TOE, Filer and Tx TOE supports are on 50 eTSEC multiple ring and filer supports are OFF and Rx TOE and Tx TOE supports are on

Table 14-8. TSEC_ID2[TSEC_INT] Field Settings

Bit	Mode
8	0 1588 timer not supported 1 1588 timer supported
9	0 SGMII not supported 1 SGMII supported
10	0 Ethernet mode not supported 1 Ethernet mode supported
11–13	Reserved
14	0 Can be configured to run in Ethernet normal/full mode 1 Ethernet normal/full mode off
15	0 Can be configured to run in Ethernet reduced mode 1 Ethernet reduced mode off

14.5.3.1.3 Group Interrupt Event Register (IEVENTG*g*)

Group interrupt events cause bits in the IEVENTG*g* register to be set. This register is unique per group. Software may poll this register at any time to check for pending interrupts. If an event occurs and is not masked (its corresponding enable bit is set in the interrupt mask register (IMASKG*g*), and either the event is specific to group *g* (per-ring events) or it is mapped via EMAPG to the current group), the event also causes a hardware interrupt at the PIC. A bit in the interrupt event register is cleared by writing a 1 to that bit position. A write of 0 has no effect.Each eTSEC can issue the following kinds of hardware interrupt to the PIC:

1. Transmit interrupts for group *g*—issued whenever bits TXB or TXF of IEVENTG*g* are set to 1 and either transmit interrupt coalescing is disabled or the interrupt coalescing thresholds have been met. To negate this hardware interrupt, software must clear both TXB and TXF bits.
2. Receive interrupts for group *g*—issued whenever bits RXB or RXF or FGPI of IEVENTG*g* are set to 1 and either receive interrupt coalescing is disabled or the interrupt coalescing thresholds have been met. To negate this hardware interrupt, software must clear both RXB and RXF bits.

3. Error and diagnostic interrupts for group *g*—issued whenever bits MAG, GTSC, GRSC, TXC, RXC, BABR, BABT, LC, CRL, FIR, FIQ, DPE, PERR, EBERR, XFUN, TWK, BSY of IEVENTG*g* are set to 1. Software must clear all of these bits to negate an error/diagnostic hardware interrupt.
   - Magic Packet reception event is: MAG
   - Operational diagnostics are events on: GTSC, GRSC, TXC and RXC
   - Interrupts resulting from errors/problems detected in the network or transceiver are: BABR, BABT, LC and CRL
   - Interrupts resulting from internal errors are: FIR, FIQ, DPE, PERR, EBERR, XFUN and BSY
   - Each error/diagnostic event except BSY is mappable to any group based on register EMAPG at offset 0x01C.
   - BSY is mapped to the group corresponding to the ring detecting the event. See 14.5.3.11.1/14-132 for more detail.

Some of the error interrupts are independently counted in the MIB block counters. Software may choose to mask off these interrupts because these errors are visible to network management through the MIB counters.

Offset eTSEC1:0xB_0010 + 0x4000 × *n*; eTSEC2: 0xB_1010 + 0x4000 × *n* G-Access: w1c
eTSEC3:0xB_2010 + 0x4000 × *n*

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	BABR	RXC	BSY	EBERR	—	MSRO	GTSC	BABT	TXC	—	TXB	TXF	—	LC	CRL/EXD	XFUN
W	w1c	w1c	w1c	w1c		w1c	w1c	w1c	w1c		w1c	w1c		w1c	w1c	w1c
Reset	All zeros															

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RXB	—		TWK	MAG	—		GRSC	RXF	—		FGPI	FIR	FIQ	DPE	PERR
W	w1c			w1c	w1c			w1c	w1c			w1c	w1c	w1c	w1c	w1c
Reset	All zeros															

Figure 14-4. Group Interrupt Event Register (IEVENTG*g*)

Table 14-9. IEVENTG*g* Field Descriptions

Bits	Name	Description
0	BABR	Babbling receive error. This bit indicates that a frame was received with length in excess of the MAC's maximum frame length register while MACCFG2[Huge Frame] is set. 0 Excessive frame not received 1 Excessive frame received
1	RXC	Receive control interrupt. A control frame was received while MACCFG1[Rx_Flow] is set. As soon as the transmitter finishes sending the current frame, a pause operation is performed. 0 Control frame not received 1 Control frame received
2	BSY	Busy condition interrupt. Indicates that a frame was received and discarded due to a lack of buffers. 0 No frame received and discarded 1 Frame received and discarded

Table 14-9. IEVENTG*g* Field Descriptions (continued)

Bits	Name	Description
3	EBERR	Internal bus error. This bit indicates that a system bus error occurred while a DMA transaction was underway. As a result, transferred data is expected to be partially or completely invalid. 0 No system bus error occurred 1 System bus error occurred
4	—	Reserved
5	MSRO	MIB counter overflow. This interrupt is asserted if the count for one of the MIB counters has exceeded the size of its register. 0 MIB count not exceeding its register size 1 MIB count exceeds its register size
6	GTSC	Graceful transmit stop complete. This interrupt is asserted for one of two reasons. Graceful stop means that the transmitter is put into a pause state after completion of the frame currently being transmitted. • A graceful stop, which was initiated by setting DMACTRL[GTS], is now complete. • A transmission of a flow control PAUSE frame, which was initiated by setting TCTRL[TFC_PAUSE], is now complete. 0 No graceful stop interrupt 1 Graceful stop requested
7	BABT	Babbling transmit error. This bit indicates that the transmitted frame length has exceeded the value in the MAC's maximum frame length register and MACCFG2[Huge Frame] is cleared. Frame truncation occurs when this condition occurs. 0 Transmitted frame length not exceeding maximum frame length 1 Transmitted frame length exceeding maximum frame length when MACCFG2[Huge Frame] = 0
8	TXC	Transmit control interrupt. This bit indicates that a control frame was transmitted. 0 Control frame not transmitted 1 Control frame transmitted
9	—	Reserved
10	TXB	Transmit buffer. This bit indicates that a transmit buffer descriptor was updated whose I (interrupt) bit was set in its status word and was not the last buffer descriptor of the frame. 0 No transmit buffer descriptor updated 1 Transmit buffer descriptor updated
11	TXF	Transmit frame interrupt. This bit indicates that a frame was transmitted and that the last corresponding transmit buffer descriptor (TxBD) was updated. This only occurs if the I (interrupt) bit in the status word of the buffer descriptor is set. The specific transmit queue that was updated has its TXF bit set in TSTAT*n*. If transmit interrupt coalescing is enabled, this bit is set only if the requirements for transmit coalescing interrupt are met. See Section 14.5.3.2.4, "Transmit Interrupt Coalescing Register (TXIC)," for more details. 0 No frame transmitted/TxBD not updated 1 Frame transmitted/TxBD updated
12	—	Reserved
13	LC	Late collision. This bit indicates that a collision occurred beyond the collision window (slot time) in half-duplex mode. The frame is truncated with a bad CRC and the remainder of the frame is discarded. 0 No late collision occurred 1 Late collision occurred

Table 14-9. IEVENTG*g* Field Descriptions (continued)

Bits	Name	Description
14	CRL/EXD	Collision retry limit. This bit indicates that the number of successive transmission collisions has exceeded the MAC's half-duplex register's retransmission maximum count (HAFDUP[Retransmission Maximum]). The frame is discarded without being transmitted and the queue halts (TSTAT[THLT*n*] set to 1). This only occurs while in half-duplex mode. 0 Successive transmission collisions do not exceed maximum 1 Successive transmission collisions exceed maximum Excessive defer. This bit indicates that a transmitted frame has been aborted due to excessive defer condition on the bus (HAFDUP[Excessive Defer] = 0). The frame is discarded without being transmitted and transmission of the next frame commences. 0 No excessive defer condition seen 1 Excessive defer condition seen
15	XFUN	Transmit FIFO underrun. This bit indicates that the transmit FIFO became empty before the complete frame was transmitted. 0 Transmit FIFO not underrun 1 Transmit FIFO underrun
16	RXB	Receive buffer. This bit indicates that a receive buffer descriptor was updated which had the I (Interrupt) bit set in its status word and was not the last buffer descriptor of the frame. 0 Receive buffer descriptor not updated 1 Receiver buffer descriptor updated
17–18	—	Reserved
19	TWK	Timer wakeup. This bit indicates that either a frame was accepted and written to memory while eTSEC is in sleep mode or the number of free RxBD is equal to or less than the threshold value while in LFC mode (RCTRL[LFC] = 1) and eTSEC is in sleep mode. 0 No wakeup timer event detected 1 Wakeup timer event detected
20	MAG	Magic Packet detected when the eTSEC is in Magic Packet detection mode (MACCFG2[MPEN] = 1). 0 No Magic Packet received or Magic Packet mode was not enabled 1 A Magic Packet was received while in Magic Packet mode. MACCFG2[MPEN] is also cleared upon receiving the Magic Packet.
21–22	—	Reserved
23	GRSC	Graceful receive stop complete. This interrupt is asserted if a graceful receive stop is completed. It allows the user to know if the system has completed the stop and it is safe to write to receive registers (status, control or configuration registers) that are used by the system during normal operation. 0 Graceful stop not completed 1 Graceful stop completed
24	RXF	Receive frame interrupt. This bit indicates that a frame was received and the last receive buffer descriptor (RxBD) in that frame was updated. This occurs either if the I (interrupt) bit in the buffer descriptor status word is set, or an overrun error occurs. The specific receive queue that was updated has its RXF bit set in RSTATn. If receive interrupt coalescing is enabled, this bit is set only if the requirements for receive coalescing interrupt are met. See Section 14.5.3.3.3, "Receive Interrupt Coalescing Register (RXIC)," for more details. 0 Frame not received 1 Frame received
25–26	—	Reserved

Table 14-9. IEVENTG*g* Field Descriptions (continued)

Bits	Name	Description
27	FGPI	Filer generated general purpose interrupt on a set of filer rule match. This bit will be set upon reception of a frame that matches a GPI rule sequence that is specified in the filer. It is synchronized with the setting of RXF. 0 No filer generated interrupt has occurred. 1 The filer has accepted a frame via a matching rule that the RQFCR[GPI] bit set.
28	FIR	The receive queue filer result is invalid, either because not enough time between frames was available to find a matching rule, or no entry in the filer table could be matched. 0 Receive queue filer reached a definite result; however, bit FIQ may still be set if a frame was filed to a disabled RxBD ring. 1 Receive queue filer was unable to reach a definite result. In this case, bit FIQ is also set if no entry in the filer table could provide a rule match.
29	FIQ	Filed frame to invalid receive queue. This bit indicates that either the receive queue filer chose to DMA a received frame to a disabled RxBD ring, or that no rule in the filer table could be matched. 0 Received frames filed to valid queues or rejected. Note that a frame may be rejected if the filer has insufficient time to reach a conclusive result between frames, in which case bit FIR is set. 1 Received frames filed to RxBD rings that are not enabled. The frame is discarded. If bit FIR is also set this indicates that the filer exhausted all of its table entries without a rule match.
30	DPE	Internal data parity error. This bit indicates that the eTSEC has detected a parity error on its stored data, which is likely to compromise the validity of recently transferred frames. 0 No parity errors detected. 1 Data held in the FIFO or filer arrays is expected to be corrupted due to a parity error.
31	PERR	Receive frame parse error for TCP/IP offload. This bit indicates that a received frame could not be parsed unambiguously, due to encapsulated header type fields contradicting each other. 0 Received frame parsed successfully. 1 Received frame parse revealed header inconsistencies.

14.5.3.1.4 MDIO Interrupt Event Register (IEVENTM)

MDIO interrupt events cause bits in the IEVENTM register to be set. This register is unique to the MDIO address space. Software may poll this register at any time to check for pending interrupts. If an event occurs, its corresponding enable bit is set in the MDIO interrupt mask register (IMASKM), the event also causes a hardware interrupt at the PIC. A bit in the interrupt event register is cleared by writing a 1 to that bit position. A write of 0 has no effect.

The MDIO events are considered operational diagnostic events to the PIC, and are mapped to an error interrupt via EMAPM.

Offset eTSEC1:0x2_4010; eTSEC2: 0x2_5010 eTSEC3:0x2_6010 Access: w1c

	0–15
R	—
W	
Reset	All zeros

	16–20	21	22	23–31
R	—	MMRD	MMWR	—
W		w1c	w1c	
Reset	All zeros			

Figure 14-5. MDIO Interrupt Event Register (IEVENTM)

Table 14-10. IEVENTM Field Descriptions

Bits	Name	Description
0–20	—	Reserved
21	MMRD	MII management read completion 0 MII management read not issued or in process. 1 MII management read completed that was initiated by a user through the MII Scan or Read cycle command.
22	MMWR	MII management write completion 0 MII management write not issued or in process. 1 MII management write completed that was initiated by a user write to the MIIMCON register.
23–31	—	Reserved

14.5.3.1.5 Group Interrupt Mask Register (IMASKG*g*)

The group interrupt mask register provides control over which possible interrupt events in the IEVENTG*g* register are permitted to participate in generating hardware interrupts to the PIC. All implemented bits in this register are R/W and cleared upon a hardware reset. If the corresponding bits in both the IEVENTG*g* and IMASKG*g* registers are set, and either the interrupt is not mappable via EMAPG, or the corresponding field in EMAPG is set to group *g*, the PIC receives an interrupt (for each eTSEC these are grouped into transmit, receive, and error/diagnostic interrupts). The interrupt signal remains asserted until either the IEVENTG*g* bit is cleared, by writing a 1 to it, or by writing a 0 to the corresponding IMASKG*g* bit.

Offset eTSEC1:0xB_0014 + 0x4000 × *n*; eTSEC2:0xB_1014 + 0x4000 × *n* eTSEC3:0xB_2014 + 0x4000 × *n* Access: G-Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R/W	BREN	RXCEN	BSYEN	EBERREN	—	MSROEN	GTSCEN	BTEN	TXCEN	—	TXBEN	TXFEN	—	LCEN	CRLEN	XFUNEN
Reset	All zeros															

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R/W	RXBEN	—		TWKEN	MAGEN	—		GRSCEN	RXFEN	—		FGPIEN	FIREN	FIQEN	DPEEN	PERREN
Reset	All zeros															

Figure 14-6. Group Interrupt Mask Register (IMASKG*g*)

Table 14-11. IMASKG*g* Field Descriptions

Bits	Name	Description
0	BREN	Babbling receiver interrupt enable
1	RXCEN	Receive control interrupt enable
2	BSYEN	Busy interrupt enable
3	EBERREN	Ethernet controller bus error enable
4	—	Reserved
5	MSROEN	MIB counter overflow interrupt enable
6	GTSCEN	Graceful transmit stop complete interrupt enable
7	BTEN	Babbling transmitter interrupt enable
8	TXCEN	Transmit control interrupt enable
9	—	Reserved
10	TXBEN	Transmit buffer interrupt enable
11	TXFEN	Transmit frame interrupt enable
12	—	Reserved
13	LCEN	Late collision enable
14	CRLEN	Collision retry limit enable
15	XFUNEN	Transmit FIFO underrun enable
16	RXBEN	Receive buffer interrupt enable
17–18	—	Reserved
19	TWKEN	Timer wakeup event enable
20	MAGEN	Magic packet received interrupt enable
21–22	—	Reserved
23	GRSCEN	Graceful receive stop complete interrupt enable
24	RXFEN	Receive frame interrupt enable

Table 14-11. IMASKG*g* Field Descriptions (continued)

Bits	Name	Description
25–26	—	Reserved
27	FGPIEN	Filer general purpose interrupt enable
28	FIREN	Filer invalid result interrupt enable
29	FIQEN	Filed frame to invalid queue interrupt enable
30	DPEEN	Data parity error interrupt enable
31	PERREN	Receive frame parse error enable

14.5.3.1.6 MDIO Interrupt Mask Register (IMASKM)

The MDIO interrupt mask register provides control over which possible interrupt events in the IEVENTM register are permitted to participate in generating hardware interrupts to the PIC. All implemented bits in this register are R/W and cleared upon a hardware reset. If the corresponding bits in both the IEVENTM and IMASKM registers are set, the PIC receives an error/diagnostic interrupts. The interrupt signal remains asserted until either the IEVENTM bit is cleared, either by writing a 1 to it or by writing a 0 to the corresponding IMASKM bit.

Offset eTSEC1:0x2_4014; eTSEC2:0x2_5014 eTSEC3:0x2_6014 — Access: Read/Write

	0–20	21	22	23–31
R/W	—	MMRDEN	MMWREN	—
Reset	All zeros			

Figure 14-7. IMASKM Register Definition

Table 14-12. IMASKM Field Descriptions

Bits	Name	Description
0–12	—	Reserved
21	MMRDEN	MII management read completion interrupt enable
22	MMWREN	MII management write completion interrupt enable
23–31	—	Reserved

14.5.3.1.7 Error Disabled Register (EDIS)

The error disabled register allows the user to disable an error interruption, possibly to avoid spurious error indications external to the eTSECs.

Offset eTSEC1:0xB_0018; eTSEC2:0xB_1018 eTSEC3:0xB_2018 — Access: Read/Write

	0–1	2	3	4–6	7	8–12	13	14	15
R/W	—	BSYDIS	EBERRDIS	—	BABTDIS	—	LCDIS	CRLDIS	XFUNDIS
Reset	All zeros								

	16–27	28	29	30	31
R/W	—	FIRDIS	FIQDIS	DPEDIS	PERRDIS
Reset	All zeros				

Figure 14-8. Error Disabled Register (EDIS)

Table 14-13. EDIS Field Descriptions

Bits	Name	Description
0–1	—	Reserved
2	BSYDIS	Busy disable. 0 Allow eTSEC to report IEVENTG*g*[BSY] status and halt buffer descriptor queue if BSY condition occurs. 1 Do not set IEVENTG*g*[BSY] and do not halt buffer descriptor queue if BSY condition occurs.
3	EBERRDIS	Ethernet controller bus error disable. 0 Allow eTSEC to report IEVENTG*g*[EBERR] status and halt buffer descriptor queue if EBERR condition occurs. 1 Do not set IEVENTG*g*[EBERR] and do not halt buffer descriptor queue if EBERR condition occurs.
4–6	—	Reserved
7	BABTDIS	Babbling transmit error disable. 0 Allow eTSEC to report IEVENTG*g*[BABT] status and set the buffer descriptor TR field. 1 Do not set IEVENTG*g*[BABT] nor the buffer descriptor TR field.
8–12	—	Reserved
13	LCDIS	Late collision disable. 0 Allow eTSEC to report IEVENTG*g*[LC] status, set the buffer descriptor LC field, and halt buffer descriptor queue if LC condition occurs. 1 Do not set IEVENTG*g*[LC] nor the buffer descriptor LC field, and do not halt buffer descriptor queue if LC condition occurs.
14	CRLDIS	Collision retry limit disable. 0 Allow eTSEC to report IEVENTG*g*[CRL] status, set the buffer descriptor RL field, and halt buffer descriptor queue if CRL condition occurs. 1 Do not set IEVENTG*g*[CRL] nor the buffer descriptor RL field, and do not halt buffer descriptor queue if CRL condition occurs.

Table 14-13. EDIS Field Descriptions (continued)

Bits	Name	Description
15	XFUNDIS	Transmit FIFO underrun disable. 0 Allow eTSEC to report IEVENTG*g*[XFUN] status, set the buffer descriptor UN field, and halt buffer descriptor queue if XFUN condition occurs. 1 Do not set IEVENTG*g*[XFUN] nor the buffer descriptor UN field, and do not halt buffer descriptor queue if XFUN condition occurs.
16–27	—	Reserved
28	FIRDIS	Filer invalid result error disable. 0 Allow eTSEC to report IEVENTG*g*[FIR] status. 1 Do not set IEVENTG*g*[FIR] if eTSEC fails to reach a definite filer result when attempting to file a received frame, but discard the frame silently.
29	FIQDIS	Filed frame to invalid queue error disable. 0 Allow eTSEC to report IEVENTG*g*[FIQ] status. 1 Do not set IEVENTG*g*[FIQ] if eTSEC attempts to file a received frame to an invalid (disabled) RxBD ring, but discard the frame silently.
30	DPEDIS	Data parity error disable. 0 Allow eTSEC to report IEVENTG*g*[DPE] status. 1 Do not set IEVENTG*g*[DPE] if a parity error occurs in eTSEC's FIFO or filer arrays.
31	PERRDIS	Receive frame parse error disable. 0 Allow eTSEC to report IEVENTG*g*[PERR] status. 1 Do not set IEVENTG*g*[PERR] if a parse error occurs on a received frame.

14.5.3.1.8 Group Error Mapping Register (EMAPG)

The error mapping register allows the user to route errors to a particular group error interrupt.

Offset eTSEC1:0xB_001C; eTSEC2:0xB_101C eTSEC3:0xB_201C — Access: Read/Write

	0 1	2 3	4 5	6 7	8 9	10 11	12 13	14 15
R/W	BABRGP	RXCGP	EBERRGP	MSROGP	GTSCGP	BABTGP	TXCGP	LCGP
Reset	All zeros							

	16 17	18 19	20 21	22 23	24 25	26 27	28 29	30 31
R/W	CRLGP	XFUNGP	MAGGP/TWKGP	GRSCGP	FIRGP	FIQGP	DPEGP	PERRGP
Reset	All zeros							

Figure 14-9. Group Error Mapping Register (EMAPG)

Table 14-14. EMAPG Field Descriptions

Bits	Name	Description
0–1	BABRGP	Babbling receiver interrupt group mapping. 00 Map to group 0 01 Map to group 1 10 Reserved 11 Reserved
2–3	RXCGP	Receive control interrupt group mapping. 00 Map to group 0 01 Map to group 1 10 Reserved 11 Reserved
4–5	EBERRGP	Internal bus error interrupt group mapping. 00 Map to group 0 01 Map to group 1 10 Reserved 11 Reserved
6–7	MSROGP	MIB counter overflow interrupt group mapping. 00 Map to group 0 01 Map to group 1 10 Reserved 11 Reserved
8–9	GTSCGP	Graceful Transmit Stop interrupt group mapping. 00 Map to group 0 01 Map to group 1 10 Reserved 11 Reserved
10–11	BABTGP	Babling transmit interrupt group mapping. 00 Map to group 0 01 Map to group 1 10 Reserved 11 Reserved
12–13	TXCGP	Transmit control interrupt group mapping. 00 Map to group 0 01 Map to group 1 10 Reserved 11 Reserved
14–15	LCGP	Late collision interrupt group mapping. 00 Map to group 0 01 Map to group 1 10 Reserved 11 Reserved
16–17	CRLGP	Collision retry limit interrupt group mapping. 00 Map to group 0 01 Map to group 1 10 Reserved 11 Reserved

Table 14-14. EMAPG Field Descriptions (continued)

Bits	Name	Description
18–19	XFUNGP	Transmit underrun interrupt group mapping. 00 Map to group 0 01 Map to group 1 10 Reserved 11 Reserved
20–21	MAGGP/TWKTP	Magic packet received and wakeup timer interrupt group mapping. 00 Map to group 0 01 Map to group 1 10 Reserved 11 Reserved
22–23	GRSCGP	Graceful Receive Stop interrupt group mapping. 00 Map to group 0 01 Map to group 1 10 Reserved 11 Reserved
24–25	FIRGP	Filer Result error interrupt group mapping. 00 Map to group 0 01 Map to group 1 10 Reserved 11 Reserved
26–27	FIQGP	Filer Queue error interrupt group mapping. 00 Map to group 0 01 Map to group 1 10 Reserved 11 Reserved
28–29	DPEGP	Internal Data error interrupt group mapping. 00 Map to group 0 01 Map to group 1 10 Reserved 11 Reserved
30–31	PERRGP	Receive frame parse error interrupt group mapping. 00 Map to group 0 01 Map to group 1 10 Reserved 11 Reserved

14.5.3.1.9 MDIO Error Mapping Register (EMAPM)

The error mapping register allows the user to route MDIO events to a particular group error interrupt.

Offset eTSEC1:0x2_401C; eTSEC2:0x2_501C eTSEC3:0x2_601C — Access: Read/Write

	0–1	2–3	4–15
R/W	MMRDGP	MMWRGP	—
Reset	All zeros		

	16–31
R/W	—
Reset	All zeros

Figure 14-10. MDIO Error Mapping Register (EMAPM)

Table 14-15. EMAPM Field Descriptions

Bits	Name	Description
0–1	MMRDGP	MII management read completion interrupt group mapping 00 Map to group 0 01 Map to group 1 10 Reserved 11 Reserved
2–3	MMWRGP	MII management write completion interrupt group mapping 00 Map to group 0 01 Map to group 1 10 Reserved 11 Reserved
4–31	—	Reserved

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

14.5.3.1.10 Ethernet Control Register (ECNTRL)

ECNTRL is a register writable by the user to reset, configure, and initialize the eTSEC. Note that the FIFM, GMIIM, TBIM, RMM, and RPM fields are read-only, having been set after sampling signals at power-on-reset.

Offset eTSEC1:0xB_0020; eTSEC2:0xB_1020 eTSEC3:0xB_2020 Access: Mixed

	0–15
R / W	—
Reset	All zeros

	16	17	18	19	20–24	25	26	27	28	29	30	31
R	FIFM	CLRCNT	AUTOZ	STEN	—	GMIIM	TBIM	RPM	R100M	RMM	SGMIIM	—
W												
Reset	All zeros											

Figure 14-11. Ethernet Control Register (ECNTRL)

Table 14-16. ECNTRL Field Descriptions

Bits	Name	Description
0–15	—	Reserved
16	FIFM	FIFO mode. Not supported.
17	CLRCNT	Clear all statistics counters and carry registers. 0 Allow MIB counters to continue to increment and keep any overflow indicators. 1 Reset all MIB counters and CAR1 and CAR2. This bit is self-resetting.
18	AUTOZ	Automatically zero MIB counter values and carry registers. 0 The user must write the addressed counter zero after a host read. 1 The addressed counter value is automatically cleared to zero after a host read. This is a steady state signal and must be set prior to enabling the Ethernet controller and must not be changed without proper care.
19	STEN	MIB counter statistics enabled. 0 Statistics not enabled 1 Enables internal counters to update This is a steady state signal and must be set prior to enabling the Ethernet controller and must not be changed without proper care.
20–24	—	Reserved
25	GMIIM	GMII interface mode. Not supported.
26	TBIM	TBI mode. If this bit is set, ten-bit interface mode is enabled. See Table 14-17 for detailed settings. This bit can be pin-configured at reset to set or clear. See Section 4.4.3, “Power-On Reset Configuration.” 0 Reserved 1 Ten-bit mode interface

Table 14-16. ECNTRL Field Descriptions (continued)

Bits	Name	Description
27	RPM	Reduced-pin mode for Gigabit interfaces. If this bit is set, a reduced-pin interface is expected on Ethernet interfaces. RPM and RMM are never set together. See Table 14-17 for detailed settings. This register can be pin-configured at reset to 0 or 1. See Section 4.4.3, "Power-On Reset Configuration." 0 Gigabit interface in non reduced-pin mode configuration or non-gigabit interface 1 Gigabit interface in reduced-pin modes
28	R100M	RGMII/RMII 100 mode. This bit is ignored unless SGMIIM, RPM or RMM are set and MACCFG2[I/F Mode] is assigned to 10/100 (01). See Table 14-17 for detailed settings. 0 RGMII is in 10 Mbps mode RMII is in 10 Mbps mode, and every 10th RMII Reference clock is used to transfer data SGMII is in 10 Mbps mode, and every 100th SGMII Reference clock is used to transfer data 1 RGMII is in 100 Mbps mode RMII is in 100 Mbps mode, and data is transferred on every Reference clock SGMII is in 100 Mbps mode, and every 10th SGMII Reference clock is used to transfer data This bit must be cleared for 1-Gbps SGMII operation.
29	RMM	Reduced-pin mode for 10/100 interfaces. If this bit is set, an RMII pin interface is expected. RMM must be 0 if RPM = 1. See Table 14-17 for detailed settings. This register can be pin-configured at reset to 0 or 1. See Section 4.4.3, "Power-On Reset Configuration." 0 Non-RMII interface mode 1 RMII interface mode
30	SGMIIM	Serial GMII mode. If this bit is set, a SGMII pin interface is expected to be connected via an on chip SerDes. This register can be pin-configured at reset to 0 or 1. See Section 4.4.3, "Power-On Reset Configuration." 0 SGMII mode disabled. eTSEC connected via a parallel interface. 1 SGMII mode enabled.
31	—	Reserved

The different interface configurations indicated by registers ECNTRL and MACCFG2 are summarized in Table 14-17.

Table 14-17. eTSEC Interface Configurations

Interface Mode	ECNTRL Field							MACCFG2 Field
	FIFM[1]	GMIIM[2]	TBIM	RPM	R100M	RMM	SGMIIM	I/F Mode
MII 10/100 Mbps	0	0	0	0	0	0	0	01
RMII 100 Mbps	0	0	0	0	1	1	0	01
RMII 10 Mbps	0	0	0	0	0	1	0	01
RGMII 1Gbps	0	0	0	1	0	0	0	10
RGMII 100 Mbps	0	0	0	1	1	0	0	01
RGMII 10 Mbps	0	0	0	1	0	0	0	01
SGMII 1 Gbps	0	0	1	0	0	0	1	10

Table 14-17. eTSEC Interface Configurations (continued)

Interface Mode	ECNTRL Field							MACCFG2 Field
	FIFM[1]	GMIIM[2]	TBIM	RPM	R100M	RMM	SGMIIM	I/F Mode
SGMII 100 Mbps	0	0	1	0	1	0	1	01
SGMII 10 Mbps	0	0	1	0	0	0	1	01

[1] FIFM bit is not supported.

[2] GMIIM bit is not supported.

14.5.3.1.11 Pause Time Value Register (PTV)

PTV is a 32-bit register written by the user to store the pause duration used when the eTSEC initiates an IEEE 802.3 PAUSE control frame through TCTRL[TFC_PAUSE]. The low-order 16 bits (PT) represent the pause time and the high-order 16 bits (PTE) represent the extended pause control parameter. The pause time is measured in units of *pause_quanta*, equal to 512 bit times. The pause time can range from 0 to 65,535 *pause_quanta*, or 0 to 33,553,920 bit times. See Section 14.6.2.9, “Flow Control,” for additional details.

Offset eTSEC1:0xB_0028; eTSEC2:0xB_1028 eTSEC3:0xB_2028 — Access: Read/Write

	0–15	16–31
R/W	PTE	PT
Reset	All zeros	

Figure 14-12. Pause Time Value Register (PTV)

Table 14-18. PTV Field Descriptions

Bits	Name	Description
0–15	PTE	Extended pause control. This field allows software to add a 16-bit additional control parameter into the PAUSE frame to be sent when TCTRL[TFC_PAUSE] is set. Note that current IEEE 802.3 PAUSE frame format requires this parameter to be cleared.
16–31	PT	Pause time value. Represents the 16-bit pause quanta (that is, 512 bit times). This pause value is used as part of the PAUSE frame to be sent when TCTRL[TFC_PAUSE] is set. See Section 14.6.2.9, “Flow Control for more information.

14.5.3.1.12 DMA Control Register (DMACTRL)

DMACTRL is writable by the user to configure the DMA block

Offset eTSEC1:0xB_002C; eTSEC2:0xB_102C eTSEC3:0xB_202C — Access: Read/Write

	0–15	16	17–23	24	25	26	27	28	29	30	31
R/W	—	LE	—	TDSEN	TBDSEN	—	GRS	GTS	TOD	WWR	WOP
Reset	All zeros										

Figure 14-13. DMACTRL Register

Table 14-19. DMACTRL Field Descriptions

Bits	Name	Description
0–15	—	Reserved
16	LE	Little-endian descriptor mode enable. This bit controls both the reading and writing of descriptors; data buffers are always transferred in network byte order. 0 RxBDs and TxBDs are interpreted with big-endian byte ordering, as shown in Section 14.6.7.1, "Data Buffer Descriptors." 1 RxBDs and TxBDs are interpreted with little-endian byte ordering. That is, the 16 bits of flags are considered a complete half-word unit, the buffer length is considered another complete half-word unit, and the buffer pointer is considered a complete word unit.
17–23	—	Reserved
24	TDSEN	Tx Data snoop enable. 0 Disables snooping of all transmit frames from memory. 1 Enables snooping of all transmit frames from memory.
25	TBDSEN	TxBD snoop enable. 0 Disables snooping of all transmit BD memory accesses. 1 Enables snooping of all transmit BD memory accesses.
26	—	Reserved
27	GRS	Graceful receive stop. If this bit is set, the Ethernet controller stops receiving frames following completion of the frame currently being received. (That is, after a valid end of frame was received). The contents of the Rx FIFO are then written to memory, and the IEVENTG*g*[GRSC] is set to indicate that all current receive buffers have been closed. Because the receive enable bit of the MAC may still be set, the MAC may continue to receive but the eTSEC ignores the receive data until GRS is cleared. If this bit is cleared, the eTSEC scans the input data stream for the start of a new frame (preamble sequence and start of frame delimiter) and the first valid frame received uses the next RxBD. If GRS is set, the user must monitor the graceful receive stop complete (GRSC) bit in the IEVENTG*g* register to insure that the graceful receive stop was completed. The user can then clear IEVENTG*g*[GRSC] and can write to receive registers that are accessible to both user and the eTSEC hardware without fear of conflict. 0 eTSEC scans input data stream for valid frame. 1 eTSEC stops receiving frames following completion of current frame.

Table 14-19. DMACTRL Field Descriptions (continued)

Bits	Name	Description
28	GTS	Graceful transmit stop. If this bit is set, the Ethernet controller stops transmission after all frames that are currently in the Tx FIFO or scheduled have been transmitted, and the GTSC interrupt in the IEVENTG*g* register is asserted. A frame that has started reading buffer descriptors or data from memory is read to completion and transmitted before the GTSC interrupt occurs. However, if no frame has been scheduled for transmission and the Tx FIFO is empty, the GTSC interrupt is asserted immediately. Once transmission has completed, clearing GTS “restart” transmit. 0 Controller continues. 1 Controller stops transmission after completion of current frame.
29	TOD	Transmit on demand for TxBD ring 0. This bit is applicable only to the transmitter, and requires both TCTRL[TXSCHED] = 00 and DMACTRL[WOP] = 0. If 1 is written to this bit, the eTSEC immediately begins fetching the next TxBD from ring 0, avoiding waiting the normal polling time to check the TxBD’s R bit. This bit is always read as 0. 0 eTSEC continues waiting for the TxBD ring 0 poll timer to expire. 1 eTSEC immediately fetches a new TxBD from ring 0.
30	WWR	Write with response. This bit gives the user the assurance that a BD was updated in memory before it receives an interrupt concerning a transmit or receive frame. 0 Do not wait for acknowledgement from system for BD writes before setting IEVENTG*g* bits. 1 Before setting IEVENTG*g* bits TXB, TXF, XFUN, LC, CRL, RXB, RXF, the eTSEC waits for acknowledgement from system that the transmit or receive BD being updated was stored in memory.
31	WOP	Wait or poll for TxBD ring 0. This bit, which is applicable only to the transmitter and when TCTRL[TXSCHED] = 00, provides the user the option for the eTSEC to periodically poll TxBDs or to wait for software to tell eTSEC to fetch a buffer descriptor. While operating in the “Wait” mode, the eTSEC allows two additional reads of a descriptor which is not ready before entering a halt state. No interrupt is driven. To resume transmission, software must clear TSTAT*n*[THLT0]. 0 Poll TxBD on ring 0 every 512 serial clocks. 1 Do not poll, but wait for TSTAT*n*[THLT0] to be cleared by the user.

14.5.3.1.13 TBI Physical Address Register (TBIPA)

The TBIPA is writable by the user to assign a physical address to the TBI for MII management configuration. The TBI registers are accessed at the offset of TBIPA. For detailed descriptions of the TBI registers (the MII register set for the ten-bit interface), refer to Section 14.5.4, “Ten-Bit Interface (TBI).”

Offset eTSEC1:0xB_0030; eTSEC2:0xB_1030
eTSEC3:0xB_2030

Access: Read/Write

Reset All zeros

Figure 14-14. TBIPA Register Definition

Table 14-20. TBIPA Field Descriptions

Bits	Name	Description
0–26	—	Reserved
27–31	TBIPA	This field is used to program the PHY address of the ten-bit interface's MII management bus. To access the TBI register the user must write the TBIPA value to the MIIMADD [PHY Address] register located in the MAC register section. PHY Address 0 is reserved. Refer to Section 14.5.3.5.8, "MII Management Address Register (MIIMADD)."

14.5.3.2 eTSEC Transmit Control and Status Registers

This section describes the control and status registers that are used specifically for transmitting Ethernet frames. All of the registers are 32 bits wide.

14.5.3.2.1 Transmit Control Register (TCTRL)

This register is writable by the user to configure the transmit block.

Offset eTSEC1:0xB_0100; eTSEC2:0xB_1100 eTSEC3:0xB_2100 — Access: Mixed

	0–16	17	18	19	20	21–26	27	28	29–30	31
R	—	IPCSEN	TUCSEN	VLINS	THDF	—	RFC_PAUSE	TFC_PAUSE	TXSCHED	—
W										
Reset	All zeros									

Figure 14-15. TCTRL Register Definition

Table 14-21. TCTRL Field Descriptions

Bits	Name	Description
0–16	—	Reserved
17	IPCSEN	IP header checksum generation enable. When set, the eTSEC offloads IPv4 header checksum generation. See Section 14.6.3.2, "Transmit Path Off-Load and Tx PTP Packet Parsing." 0 IP header checksum generation is disabled even if enabled in a transmit frame control block. 1 IP header checksum generation is performed for IPv4 headers as determined by the settings in the current transmit frame control block.
18	TUCSEN	TCP/UDP header checksum generation enable. When set, the eTSEC offloads TCP or UDP header checksum generation. See Section 14.6.3.2, "Transmit Path Off-Load and Tx PTP Packet Parsing." 0 TCP or UDP header checksum generation is disabled even if enabled in a transmit frame control block. 1 TCP or UDP header checksum generation is performed as determined by the settings in the current transmit frame control block.
19	VLINS	VLAN (IEEE Std. 802.1Q) tag insertion enable. Applicable only for transmission through the Ethernet MAC. 0 Do not insert a VLAN tag into the frame. 1 Insert a VLAN tag into the frame. If the frame FCB has a valid VLAN field, use the FCB to source the VLAN control word, otherwise take the default VLAN control word from register DFVLAN.

Table 14-21. TCTRL Field Descriptions (continued)

Bits	Name	Description
20	THDF	Transmit half-duplex flow control under software control for 10-/100-Mbps half-duplex media. This bit is not self-resetting. 0 Disable back pressure 1 Back pressure is applied to media by raising carrier
21–26	—	Reserved
27	RFC_PAUSE	Receive flow control pause frame (written by the eTSEC). This read-only status bit is set if a flow control pause frame was received and the transmitter is paused for the duration defined in the received pause frame. This bit automatically clears after the pause duration is complete. 0 Pause duration complete. 1 Flow control pause frame received.
28	TFC_PAUSE	Transmit flow control pause frame. Set this bit to transmit a PAUSE frame. If this bit is set, the MAC stops transmission of data frames after the currently transmitting frame completes. Next, the MAC transmits a pause control frame with the duration value obtained from the PTV register. The TXC event occurs after sending the pause control frame. Finally, the controller clears TFC_PAUSE and resumes transmitting data frames as before. Note that pause control frames can still be transmitted if the Tx controller is stopped due to user assertion of DMACTRL[GTS] or reception of a PAUSE frame. 0 No request for Tx PAUSE frame pending or transmission complete. 1 Software request for Tx PAUSE frame pending.
29–30	TXSCHED	Transmit ring scheduling algorithm. This field determines which scheme the transmit scheduler uses to arbitrate between the enabled TxBD rings. The scheme chosen also controls how the DMACTRL and TQUEUE bits are interpreted. Ring polling is supported only by mode 00; the other modes require software to restart rings with the TSTAT*n* register. TCP/IP offload can be enabled with any scheduling mode. 00 Single polled ring mode. TxBD ring 0 is the only ring serviced, even if other rings are enabled and ready. In this scheduler mode, the DMACTRL[WOP] and DMACTRL[TOD] bits control polling and retry behavior. This mode supports ring polling, and allows fetching of a non-ready TxBD to be retried twice. 01 Priority scheduling mode. All enabled TxBD rings are serviced in ascending ring index order. Once a non-ready TxBD has been fetched from the lowest-numbered ring, the eTSEC attempts to fetch TxBDs from the next enabled ring having a higher index, until transmission stops for lack of data. TSTAT*n* records whenever a TxBD ring is exhausted. 10 Modified weighted round-robin scheduling mode. Each TxBD ring is polled in sequence for frames that are ready for transmission. If a non-ready TxBD is fetched from a ring, that ring is removed from the scheduling pool until software re-enables it. Ready frames are repeatedly transmitted from a chosen ring until its transmission quota is exhausted. The transmission quota for TxBD ring *n* is set to WT*n* $\times$ 64 bytes, where WT*n* is a weight from the TR03WT/TR47WT registers. If a ring transmits more data than its quota allows, the excess is deducted from its quota on the next transmission opportunity, thereby preventing large frames from monopolizing the eTSEC bandwidth. 11 Reserved
31	—	Reserved

14.5.3.2.2 Transmit Status Register for Group *g* (TSTAT*g*)

This register is read/write-one-to-clear and is written by the eTSEC to convey DMA status information for each TxBD ring that is assigned to group *g*. The halt bit only has meaning for enabled rings mapped to group *g*. After processing transmit-related interrupts, software should use TSTAT*g* to restart transmission from rings that may have been affected by the interrupt condition. In particular, an error condition that

prevents eTSEC from continuing transmission halts DMA from all rings, including the ring that gave rise to the error.

Offset eTSEC1:0xB_0104 + 0x4000 × n; eTSEC2:0xB_1104 + 0x4000 × n
eTSEC3:0xB_2104 + 0x4000 × n — Access: w1c

	0	1	2	3	4	5	6	7	8 … 15
R	THLT0	THLT1	THLT2	THLT3	THLT4	THLT5	THLT6	THLT7	—
W	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	
Reset	All zeros								

	16	17	18	19	20	21	22	23	24 … 31
R	TXF0	TXF1	TXF2	TXF3	TXF4	TXF5	TXF6	TXF7	—
W	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	
Reset	All zeros								

Figure 14-16. TSTAT*g* Register Definition

Table 14-22. TSTAT*n* Field Descriptions

Bits	Name	Description
0	THLT0	Transmit halt of ring 0. Set by the eTSEC if is no longer processing transmit frames from this TxBD ring and DMA from this ring is disabled. To restart transmission from this TxBD ring, this bit must be cleared by writing 1 to it. This bit is set only on a general error condition, regardless of TQUEUE[EN0], or if no ready TxBDs can be fetched. DMACTRL[GTS] being set by the user does not cause this bit to be set. Software should examine the halted queue's buffer descriptors for repeatable error conditions before taking it out of the halt state. Failure to do so may cause an effective livelock, in which the error condition recurs and halts all queues again. Note that ISRGn[TR0] acts as an enabler of this bit when in multigroup mode. That is group *g* must be programmed to accept tx ring 0 interrupt before this bit can be set. Repeatable error conditions which cause halt include: Bus error: • Invalid BD or data address • Uncorrectable error on BD or data read TxBD programming errors: • Ready = 1 and length = 0
1	THLT1	Transmit halt of ring 1. Set by the eTSEC if is no longer processing transmit frames from this TxBD ring, and DMA from this ring is disabled. To restart transmission from this TxBD ring, this bit must be cleared by writing 1 to it. This bit is set only on a general error condition, regardless of TQUEUE[EN1], or if no ready TxBDs can be fetched. DMACTRL[GTS] being set by the user does not cause this bit to be set. Software should examine the halted queue's buffer descriptors for repeatable error conditions before taking it out of the halt state. Failure to do so may cause an effective livelock, in which the error condition recurs and halts all queues again. Note that ISRGn[TR1] acts as an enabler of this bit when in multi-group mode. That is group *g* must be programmed to accept Tx ring 1 interrupt before this bit can be set. Repeatable error conditions which cause halt include: Bus error: • Invalid BD or data address • Uncorrectable error on BD or data read TxBD programming errors: • Ready = 1 and length = 0

Table 14-22. TSTAT*n* Field Descriptions (continued)

Bits	Name	Description
2	THLT2	Transmit halt of ring 2. Set by the eTSEC if is no longer processing transmit frames from this TxBD ring, and DMA from this ring is disabled. To restart transmission from this TxBD ring, this bit must be cleared by writing 1 to it. This bit is set only on a general error condition, regardless of TQUEUE[EN2], or if no ready TxBDs can be fetched. DMACTRL[GTS] being set by the user does not cause this bit to be set. Software should examine the halted queue's buffer descriptors for repeatable error conditions before taking it out of the halt state. Failure to do so may cause an effective livelock, in which the error condition recurs and halts all queues again. Note that ISRGn[TR2] acts as an enabler of this bit when in multigroup mode. That is group *g* must be programmed to accept Tx ring 2 interrupt before this bit can be set. Repeatable error conditions which cause halt include: Bus error: • Invalid BD or data address • Uncorrectable error on BD or data read TxBD programming errors: • Ready = 1 and length = 0
3	THLT3	Transmit halt of ring 3. Set by the eTSEC if is no longer processing transmit frames from this TxBD ring, and DMA from this ring is disabled. To restart transmission from this TxBD ring, this bit must be cleared by writing 1 to it. This bit is set only on a general error condition, regardless of TQUEUE[EN3], or if no ready TxBDs can be fetched. DMACTRL[GTS] being set by the user does not cause this bit to be set. Software should examine the halted queue's buffer descriptors for repeatable error conditions before taking it out of the halt state. Failure to do so may cause an effective livelock, in which the error condition recurs and halts all queues again. Note that ISRGn[TR3] acts as an enabler of this bit when in multigroup mode. That is group *g* must be programmed to accept Tx ring 3 interrupt before this bit can be set. Repeatable error conditions which cause halt include: Bus error: • Invalid BD or data address • Uncorrectable error on BD or data read TxBD programming errors: • Ready = 1 and length = 0
4	THLT4	Transmit halt of ring 4. Set by the eTSEC if is no longer processing transmit frames from this TxBD ring, and DMA from this ring is disabled. To restart transmission from this TxBD ring, this bit must be cleared by writing 1 to it. This bit is set only on a general error condition, regardless of TQUEUE[EN4], or if no ready TxBDs can be fetched. DMACTRL[GTS] being set by the user does not cause this bit to be set. Software should examine the halted queue's buffer descriptors for repeatable error conditions before taking it out of the halt state. Failure to do so may cause an effective livelock, in which the error condition recurs and halts all queues again. Note that ISRGn[TR4] acts as an enabler of this bit when in multi-group mode. That is group *g* must be programmed to accept Tx ring 4 interrupt before this bit can be set. Repeatable error conditions which cause halt include: Bus error: • Invalid BD or data address • Uncorrectable error on BD or data read TxBD programming errors: • Ready = 1 and length = 0

Table 14-22. TSTAT*n* Field Descriptions (continued)

Bits	Name	Description
5	THLT5	Transmit halt of ring 5. Set by the eTSEC if is no longer processing transmit frames from this TxBD ring, and DMA from this ring is disabled. To restart transmission from this TxBD ring, this bit must be cleared by writing 1 to it. This bit is set only on a general error condition, regardless of TQUEUE[EN5], or if no ready TxBDs can be fetched. DMACTRL[GTS] being set by the user does not cause this bit to be set. Software should examine the halted queue's buffer descriptors for repeatable error conditions before taking it out of the halt state. Failure to do so may cause an effective livelock, in which the error condition recurs and halts all queues again. Note that ISRGn[TR5] acts as an enabler of this bit when in multi-group mode. That is group *g* must be programmed to accept Tx ring 5 interrupt before this bit can be set. Repeatable error conditions which cause halt include: Bus error: • Invalid BD or data address • Uncorrectable error on BD or data read TxBD programming errors: • Ready = 1 and length = 0
6	THLT6	Transmit halt of ring 6. Set by the eTSEC if is no longer processing transmit frames from this TxBD ring, and DMA from this ring is disabled. To restart transmission from this TxBD ring, this bit must be cleared by writing 1 to it. This bit is set only on a general error condition, regardless of TQUEUE[EN6], or if no ready TxBDs can be fetched. DMACTRL[GTS] being set by the user does not cause this bit to be set. Software should examine the halted queue's buffer descriptors for repeatable error conditions before taking it out of the halt state. Failure to do so may cause an effective livelock, in which the error condition recurs and halts all queues again. Note that ISRGn[TR6] acts as an enabler of this bit when in multi-group mode. That is group *g* must be programmed to accept Tx ring 6 interrupt before this bit can be set. Repeatable error conditions which cause halt include: Bus error: • Invalid BD or data address • Uncorrectable error on BD or data read TxBD programming errors: • Ready = 1 and length = 0
7	THLT7	Transmit halt of ring 7. Set by the eTSEC if is no longer processing transmit frames from this TxBD ring, and DMA from this ring is disabled. To restart transmission from this TxBD ring, this bit must be cleared by writing 1 to it. This bit is set only on a general error condition, regardless of TQUEUE[EN7], or if no ready TxBDs can be fetched. DMACTRL[GTS] being set by the user does not cause this bit to be set. Software should examine the halted queue's buffer descriptors for repeatable error conditions before taking it out of the halt state. Failure to do so may cause an effective livelock, in which the error condition recurs and halts all queues again. Note that ISRGn[TR7] acts as an enabler of this bit when in multigroup mode. That is group *g* must be programmed to accept Tx ring 7 interrupt before this bit can be set. Repeatable error conditions which cause halt include: Bus error: • Invalid BD or data address • Uncorrectable error on BD or data read TxBD programming errors: • Ready = 1 and length = 0

Table 14-22. TSTAT*n* Field Descriptions (continued)

Bits	Name	Description
8–15	—	Reserved
16	TXF0	Transmit frame event occurred on ring 0. Set by the eTSEC if IEVENTG*g*[TxF] was set in relation to transmitting a frame from this ring.Note that ISRGn[TR0] acts as an enabler of this bit when in multigroup mode. That is group *g* must be programmed to accept Tx ring 0 interrupt before this bit can be set.
17	TXF1	Transmit frame event occurred on ring 1. Set by the eTSEC if IEVENTG*g*[TxF] was set in relation to transmitting a frame from this ring. Note that ISRGn[TR1] acts as an enabler of this bit when in multigroup mode. That is group *g* must be programmed to accept Tx ring 1 interrupt before this bit can be set.
18	TXF2	Transmit frame event occurred on ring 2. Set by the eTSEC if IEVENTG*g*[TxF] was set in relation to transmitting a frame from this ring. Note that ISRGn[TR2] acts as an enabler of this bit when in multigroup mode. That is group *g* must be programmed to accept Tx ring 2 interrupt before this bit can be set.
19	TXF3	Transmit frame event occurred on ring 3. Set by the eTSEC if IEVENTG*g*[TxF] was set in relation to transmitting a frame from this ring. Note that ISRGn[TR3] acts as an enabler of this bit when in multigroup mode. That is group *g* must be programmed to accept Tx ring 3 interrupt before this bit can be set.
20	TXF4	Transmit frame event occurred on ring 4. Set by the eTSEC if IEVENTG*g*[TxF] was set in relation to transmitting a frame from this ring. Note that ISRGn[TR4] acts as an enabler of this bit when in multigroup mode. That is group *g* must be programmed to accept Tx ring 4 interrupt before this bit can be set.
21	TXF5	Transmit frame event occurred on ring 5. Set by the eTSEC if IEVENTG*g*[TxF] was set in relation to transmitting a frame from this ring. Note that ISRGn[TR5] acts as an enabler of this bit when in multigroup mode. That is group *g* must be programmed to accept Tx ring 5 interrupt before this bit can be set.
22	TXF6	Transmit frame event occurred on ring 6. Set by the eTSEC if IEVENTG*g*[TxF] was set in relation to transmitting a frame from this ring. Note that ISRGn[TR6] acts as an enabler of this bit when in multigroup mode. That is group *g* must be programmed to accept Tx ring 6 interrupt before this bit can be set.
23	TXF7	Transmit frame event occurred on ring 7. Set by the eTSEC if IEVENTG*g*[TxF] was set in relation to transmitting a frame from this ring. Note that ISRGn[TR7] acts as an enabler of this bit when in multigroup mode. That is group *g* must be programmed to accept Tx ring 7 interrupt before this bit can be set.
24–31	—	Reserved

14.5.3.2.3 Default VLAN Control Word Register (DFVLAN)

This register defines the default value for the VLAN Ethertype and control word when VLAN tags are automatically inserted by the eTSEC, and no per-frame VLAN data is supplied by software. On receive, this register defines a customizable VLAN Ethertype for automatic deletion. Note that an Ethertype of 0x8808 (Control Word) is not permitted as a custom VLAN tag. Frames with an Ethertype of 0x8808 are dropped by the receiver. In the case of frames containing stacked VLAN tags, this register defines the tag associated with the outer or metropolitan area VLAN.

Offset eTSEC1:0xB_0108; eTSEC2:0xB_1108 eTSEC3:0xB_2108 — Access: Read/Write

	0–15	16–18	19	20–31
R/W	TAG	PRI	CFI	VID
Reset	1 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0	0 0 0	0	0 0 0 0 0 0 0 0 0 0 0 0

Figure 14-17. DFVLAN Register Definition

Table 14-23. DFVLAN Field Descriptions

Bits	Name	Description
0–15	TAG	This is the default Ethertype used to tag VLAN frames. On transmit, this tag is inserted ahead of the VLAN control word; TAG should be set to 0x8100 for IEEE 802.1Q VLAN. On receive, an Ethertype matching TAG or an Ethertype of 0x8100 marks a VLAN-tagged frame. Note that if using DFVLAN to set a custom ethertype (that is, using a value other than 0x8100), packets received with a custom tag are not counted by any of the RMON counters. Affected counters include TRMGV, RMCA, RBCA, RXCF, RXPF, RXUO, RALN, RFLR, ROVR, RJBR, TMCA, TBCA, TXPF, TXCF.
16–18	PRI	This is the default value used for the IEEE Std. 802.1p frame priority.
19	CFI	This is the default value used for the IEEE Std. 802.1Q canonical format indicator.
20–31	VID	This is the default value used for the virtual-LAN identifier in VLAN-tagged frames. A value of zero is defined as the null VLAN, however field PRI may be still set independently.

14.5.3.2.4 Transmit Interrupt Coalescing Register (TXIC)

The TXIC register enables and configures the operational parameters for interrupt coalescing associated with transmitted frames. This register address is aliased with TXIC0 when in multigroup mode.

Offset eTSEC1:0xB_0110; eTSEC2:0xB_1110 eTSEC3:0xB_2110 — Access: Read/Write

	0	1	2	3–10	11–15	16–31
R/W	ICEN	ICCS	—	ICFT	—	ICTT

Reset: All zeros

Figure 14-18. TXIC Register Definition

Table 14-24. TXIC Field Descriptions

Bits	Name	Description
0	ICEN	Interrupt coalescing enable 0 Interrupt coalescing is disabled. Interrupts are raised as they are received. 1 Interrupt coalescing is enabled. If the eTSEC transmit frame interrupt is enabled, an interrupt is raised when the threshold number of frames is reached (defined by TXIC[ICFT]) or when the threshold timer expires (determined by TXIC[ICTT]).
1	ICCS	Interrupt coalescing timer clock source. 0 The coalescing timer advances count every 64 eTSEC Tx interface clocks (TSEC*n*_GTX_CLK). 1 The coalescing timer advances count every 64 system clocks[1]. This mode is recommended for FIFO operation.
2	—	Reserved
3–10	ICFT	Interrupt coalescing frame count threshold. While interrupt coalescing is enabled (TXIC[ICEN] is set), this value determines how many frames are transmitted before raising an interrupt. The eTSEC threshold counter is reset to ICFT following an interrupt. The value of ICFT must be greater than zero to avoid unpredictable behavior.

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Table 14-24. TXIC Field Descriptions (continued)

Bits	Name	Description
11–15	—	Reserved
16–31	ICTT	Interrupt coalescing timer threshold. While interrupt coalescing is enabled (TXIC[ICEN] is set), this value determines the maximum amount of time after transmitting a frame before raising an interrupt. If frames have been transmitted but the frame count threshold has not been met, an interrupt is raised when the threshold timer reaches zero. The threshold timer is reset to the value in this field and begins counting down upon transmission of the first frame having its TxBD[I] bit set. The threshold value is represented in units of 64 clock periods as specified by the timer clock source (TXIC[ICCS[). The value of ICTT must be greater than zero to avoid unpredictable behavior.

[1] The term 'system clock' refers to CCB clock/2.

14.5.3.2.5 Transmit Queue Control Register (TQUEUE)

The TQUEUE register selectively enables each of the TxBD rings 0–7. By default, TxBD ring 0 is enabled.

Offset eTSEC1:0xB_0114; eTSEC2:0xB_1114 eTSEC3:0xB_2114 — Access: Read/Write

	0–15	16	17	18	19	20	21	22	23	24–31
R/W	—	EN0	EN1	EN2	EN3	EN4	EN5	EN6	EN7	—
Reset	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1	0	0	0	0	0	0	0	0 0 0 0 0 0 0 0

Figure 14-19. TQUEUE Register Definition

Table 14-25. TQUEUE Field Descriptions

Bits	Name	Description
0–15	—	Reserved
16	EN0	Transmit queue 0 enable. 0 TxBD ring is not queried for transmission. In effect the transmit queue is disabled. 1 TxBD ring is queried for transmission.
17	EN1	Transmit queue 1 enable. 0 TxBD ring is not queried for transmission. In effect the transmit queue is disabled. 1 TxBD ring is queried for transmission.
18	EN2	Transmit queue 2 enable. 0 TxBD ring is not queried for transmission. In effect the transmit queue is disabled. 1 TxBD ring is queried for transmission.
19	EN3	Transmit queue 3 enable. 0 TxBD ring is not queried for transmission. In effect the transmit queue is disabled. 1 TxBD ring is queried for transmission.
20	EN4	Transmit queue 4 enable. 0 TxBD ring is not queried for transmission. In effect the transmit queue is disabled. 1 TxBD ring is queried for transmission.
21	EN5	Transmit queue 5 enable. 0 TxBD ring is not queried for transmission. In effect the transmit queue is disabled. 1 TxBD ring is queried for transmission.

Table 14-25. TQUEUE Field Descriptions (continued)

Bits	Name	Description
22	EN6	Transmit queue 6 enable. 0 TxBD ring is not queried for transmission. In effect the transmit queue is disabled. 1 TxBD ring is queried for transmission.
23	EN7	Transmit queue 7 enable. 0 TxBD ring is not queried for transmission. In effect the transmit queue is disabled. 1 TxBD ring is queried for transmission.
24–31	—	Reserved

14.5.3.2.6 TxBD Ring 0–3 Weighting Register (TR03WT)

When modified weighted round-robin Tx scheduling is enabled (TCTRL[TXSCHED] = 10), this register determines the weighting applied to each transmit queue for queues 0 to 3. For priority-based scheduling, TR03WT has no effect. A description of how queue weights affect eTSEC's round-robin algorithm appears in Section 14.6.4.3.2, "Modified Weighted Round-Robin Queuing (MWRR)."

Offset eTSEC1:0xB_0140; eTSEC2:0xB_1140 eTSEC3:0xB_2140 — Access: Read/Write

	0–7	8–15	16–23	24–31
R/W	WT0	WT1	WT2	WT3
Reset	All zeros			

Figure 14-20. TR03WT Register Definition

Table 14-26. TR03WT Field Descriptions

Bits	Name	Description
0–7	WT0	Weighting value for TxBD ring 0 when TCTRL[TXSCHED] = 10. On each round of the Tx scheduler, a minimum of WT0 × 64 bytes of data are scheduled for transmission from TxBD ring 0. Clearing this field prevents transmission. This field should only be updated when it's corresponding queue is disabled by register TQUEUE, or the queue is halted (TSTAT*n*[THLT*m* = 1]).
8–15	WT1	Weighting value for TxBD ring 1 when TCTRL[TXSCHED] = 10. On each round of the Tx scheduler, a minimum of WT1 × 64 bytes of data are scheduled for transmission from TxBD ring 1. Clearing this field prevents transmission. This field should only be updated when it's corresponding queue is disabled by register TQUEUE, or the queue is halted (TSTAT*n*[THLT*m* = 1]).
16–23	WT2	Weighting value for TxBD ring 2 when TCTRL[TXSCHED] = 10. On each round of the Tx scheduler, a minimum of WT2 × 64 bytes of data are scheduled for transmission from TxBD ring 2. Clearing this field prevents transmission. This field should only be updated when it's corresponding queue is disabled by register TQUEUE, or the queue is halted (TSTAT*n*[THLT*m* = 1]).
24–31	WT3	Weighting value for TxBD ring 3 when TCTRL[TXSCHED] = 10. On each round of the Tx scheduler, a minimum of WT3 × 64 bytes of data are scheduled for transmission from TxBD ring 3. Clearing this field prevents transmission. This field should only be updated when it's corresponding queue is disabled by register TQUEUE, or the queue is halted (TSTAT*n*[THLT*m* = 1]).

14.5.3.2.7 TxBD Ring 4–7 Weighting Register (TR47WT)

When modified weighted round-robin Tx scheduling is enabled (TCTRL[TXSCHED] = 10), this register determines the weighting applied to each enabled transmit queue for queues 4 to 7. For priority-based scheduling, TR47WT has no effect. A description of how queue weights affect eTSEC's modified weighted round-robin algorithm appears in Section 14.6.4.3.2, "Modified Weighted Round-Robin Queuing (MWRR)."

Offset eTSEC1:0xB_0144; eTSEC2:0xB_1144 eTSEC3:0xB_2144 — Access: Read/Write

	0–7	8–15	16–23	24–31
R/W	WT4	WT5	WT6	WT7
Reset	All zeros			

Figure 14-21. TR47WT Register Definition

Table 14-27. TR47WT Field Descriptions

Bits	Name	Description
0–7	WT4	Weighting value for TxBD ring 4 when TCTRL[TXSCHED] = 10. On each round of the Tx scheduler, a minimum of WT4 × 64 bytes of data are scheduled for transmission from TxBD ring 4. Clearing this field prevents transmission.
8–15	WT5	Weighting value for TxBD ring 5 when TCTRL[TXSCHED] = 10. On each round of the Tx scheduler, a minimum of WT5 × 64 bytes of data are scheduled for transmission from TxBD ring 5. Clearing this field prevents transmission.
16–23	WT6	Weighting value for TxBD ring 6 when TCTRL[TXSCHED] = 10. On each round of the Tx scheduler, a minimum of WT6 × 64 bytes of data are scheduled for transmission from TxBD ring 6. Clearing this field prevents transmission.
24–31	WT7	Weighting value for TxBD ring 7 when TCTRL[TXSCHED] = 10. On each round of the Tx scheduler, a minimum of WT7 × 64 bytes of data are scheduled for transmission from TxBD ring 7. Clearing this field prevents transmission.

14.5.3.2.8 Transmit Data Buffer Pointer High Register (TBDBPH)

The TBDBPH register is written by the user with the most significant address bits common to all TxBD buffer addresses, TxBD[Data Buffer Pointer]. As a consequence, all Tx buffers must be placed in a 4 gigabyte segment of memory whose base address is prefixed by the bits in TBDBPH. The TxBD ring itself can reside in a different memory region (based at TBASEH).

Offset eTSEC1:0xB_0180 ; eTSEC2:0xB_1180 eTSEC3:0xB_2180 — Access: Read/Write

	0–27	28–31
R/W	—	TBDBPH
Reset	All zeros	

Figure 14-22. TBDBPH Register Definition

Table 14-28. TBDBPH Field Descriptions

Bits	Name	Description
0–27	—	Reserved
28–31	TBDBPH	Most significant bits common to all data buffer addresses contained in TxBDs. The user must initialize TBDBPH before enabling the eTSEC transmit function.

14.5.3.2.9 Transmit Buffer Descriptor Pointers 0–7 (TBPTR0–TBPTR7)

TBPTR0–TBPTR7 each contains the low-order 32 bits of the next transmit buffer descriptor address for their respective TxBD ring. These registers takes on the value of their ring's associated TBASE when the TBASE register is written by software. Software must not write TBPTR0–TBPTR7 while eTSEC is actively transmitting frames. However, TBPTR0– TBPTR7 can be modified when the transmitter is disabled or when no Tx buffer is in use (after a GRACEFUL STOP TRANSMIT command is issued and the frame completes its transmission) in order to change the next TxBD eTSEC transmits.

Offset eTSEC1:0xB_0184 + 8 × *n*; eTSEC2:0xB_1184 + 8 × *n*
eTSEC3:0xB_2184 + 8 × *n*

Access: Read/Write

	0–28	29–31
R/W	TBPTR*n*	—
Reset	All zeros	

Figure 14-23. TBPTR0–TBPTR7 Register Definition

Table 14-29. TBPTR*n* Field Descriptions

Bits	Name	Description
0–28	TBPTR*n*	Current TxBD pointer for TxBD ring *n*. Points to the current BD being processed or to the next BD the transmitter uses when it is idling. When the end of the TxBD ring is reached, eTSEC initializes TBPTR*n* to the value in the corresponding TBASE*n*. The TBPTR register is internally written by the eTSEC's DMA controller during transmission. The pointer increments by eight (bytes) each time a descriptor is closed successfully by the eTSEC. Note that the three least significant bits of this register are read-only and zero. After an error condition, the eTSEC returns TBPTR*n* to point to the first BD of the frame partially transmitted.
29–31	—	Reserved

14.5.3.2.10 Transmit Descriptor Base Address High Register (TBASEH)

The TBASEH register is written by the user with the most significant address bits common to all TxBD addresses, including TBASE0–TBASE7 and TBPTR0–TBPTR7. As a consequence, all TxBD rings must be placed in a 4 Gbyte segment of memory whose base address is prefixed by the bits in TBASEH. Data buffers are located in a potentially different region, based at TBDBPH.

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Offset eTSEC1:0xB_0200, eTSEC2:0xB_1200 eTSEC3:0xB_2200 — Access: Read/Write

	0–27	28–31
R/W	—	TBASEH
Reset	All zeros	

Figure 14-24. TBASEH Register Definition

Table 14-30. TBASEH Field Descriptions

Bits	Name	Description
0–27	—	Reserved
28–31	TBASEH	Most significant bits common to all TxBD addresses—except data buffer pointers. The user must initialize TBASEH before enabling the eTSEC transmit function.

14.5.3.2.11 Transmit Descriptor Base Address Registers (TBASE0–TBASE7)

The TBASE*n* registers are written by the user with the base address of each TxBD ring *n*. Each such value must be divisible by eight, since the three least significant bits always write as 000.

Offset eTSEC1:0xB_0204 + 8 × *n*; eTSEC2:0xB_1204 + 8 × *n* eTSEC3:0xB_2204 + 8 × *n* — Access: Read/Write

	0–28	29–31
R/W	TBASE*n*	—
Reset	All zeros	

Figure 14-25. TBASE Register Definition

Table 14-31. TBASE0–TBASE7 Field Descriptions

Bits	Name	Description
0–28	TBASE*n*	Transmit base for ring *n*. TBASE defines the starting location in the memory map for the eTSEC TxBDs. This field must be 8-byte aligned. Together with setting the W (wrap) bit in the last BD, the user can select how many BDs to allocate for the transmit packets. The user must initialize TBASE before enabling the eTSEC transmit function on the associated ring.
29–31	—	Reserved

14.5.3.2.12 Transmit Time Stamp Identification Register (TMR_TXTS1–2_ID)

Transmit time stamp identification register (TMR_TXTS*t*_ID). This register holds the identification number of the transmitted frame corresponding to the time stamp captured in TMR_TXTS*t*_H/L. Each time the eTSEC is instructed to capture the time stamp of an outgoing frame via TxFCB[PTP] the associated field in TxFCB[PTP_ID] is stored in this register, overwriting the previous value.

This register is read only in normal operation.

Offset eTSEC1:0xB_0280 + 4 × (*t*-1); eTSEC2:0xB_1280 + 4 × (*t*-1) eTSEC3:0xB_2280 + 4 × (*t*-1) — Access: Read only

	0–15	16–31
R	—	TXTS_ID
W		
Reset	All zeros	All zeros

Figure 14-26. TMR_TXTS*t*_ID Register Definition

Table 14-32. TMR_TXTS*t*_ID Register Field Descriptions

Bits	Name	Description
0–15	—	Reserved
16–31	TXTS_ID	Tx time stamp identification field

14.5.3.2.13 Transmit Time Stamp Register (TMR_TXTS1–2_H/L)

Transmit stamp register (TMR_TXTS*t*_H/L). This register holds the value of the TMR_CNT_H/L when a frame tagged for time stamp capture (via Tx FCB[PTP]) is transmitted. Upon transmission of the start of frame symbol of such a frame, the value in TMR_CNT_H/L is copied into TMR_TXTS*t*_H/L.

This register is read only in normal operation.

Offset eTSEC1:0xB_02C0 + 8 × (*t*-1); eTSEC2:0xB_12C0 + 4 × (*t*-1); eTSEC3:0xB_22C0 + 8 × (*t*-1) — Access: Read only

	0–31	32–63
R	TXTS_H	TXTS_L
W		
Reset	All zeros	All zeros

Figure 14-27. TMR_TXTS*n*_H/L Register Definition

Table 14-33. TMR_TXTS*t*_H/L Register Field Descriptions

Bits	Name	Description
0–31	TXTS_H	Time stamp field of the transmitted PTP packet's start of frame detection.
32–63	TXTS_L	Time stamp field of the transmitted PTP packet's start of frame detection.

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

14.5.3.3 eTSEC Receive Control and Status Registers

This section describes the control and status registers that are used specifically for receiving Ethernet frames. All of the registers are 32 bits wide.

14.5.3.3.1 Receive Control Register (RCTRL)

The RCTRL register is programmed by the user and controls the operational mode of the receiver. It must be written only after a system reset (at initialization) or after a graceful receive stop has completed.

Offset eTSEC1:0xB_0300; eTSEC2:0xB_1300 eTSEC3:0xB_2300 — Access: Read/Write

	0–6	7	8–9	10	11–15
R/W	—	TS	—	RR	PAL
Reset		All zeros			

	16	17	18	19	20	21	22	23	24–25	26	27	28	29	30	31
R/W	CFA	LFC	VLEX	FILREN	FSQEN	GHTX	IPCSEN	TUCSEN	PRSDEP	—	BC_REJ	PROM	RSF	EMEN	—
Reset								All zeros							

Figure 14-28. RCTRL Register Definition

Table 14-34. RCTRL Field Descriptions

Bits	Name	Description
0–6	—	Reserved
7	TS	Time stamp incoming packets as padding bytes. PAL field is set to 8 if the PAL field is programmed to less than 8. Must be set to zero if TMR_CTRL[TE]=0.
8–9	—	Reserved
10	RR	This bit is the select of mux between round robin counter and lower 3-bit of hash results. Output of this mux is used in ring index mapping logic. 0 Lower 3-bit hash result is selected. 1 Round robin counter is used.
11–15	PAL	Packet alignment padding length. If not zero, PAL (1–31) bytes of zero padding are inserted before the start of each received frame, but following the RxFCB if TOE is enabled. For Ethernet where optional preamble extraction is enabled, the padding appears before the preamble, otherwise the padding precedes the layer 2 header. The value of PAL can be set so that the start of the IP header in the receive data buffer is aligned to a 32-bit boundary. Normally, setting PAL = 2 provides minimal padding to ensure such alignment of the IP header. Note that the minimum zero padding value for this field should be PAL–8 if the TS field is set and 0 when PAL is < 8.
16	CFA	Control frame accept. Overrides 802.3 standard control frame behavior. When set, all ethernet frames that have an ethertype of 0x8808 are treated as normal ethernet frames and passed up to the stack on a DA match. This bit has no effect on frames received over the FIFO packet interface. 0 Control frames are sunk in the MAC layer and not passed up the stack. 1 Ignore 802.3 specified behavior and DMA received frames to memory on a DA match.

Table 14-34. RCTRL Field Descriptions (continued)

Bits	Name	Description
17	LFC	Lossless flow control. When set, the eTSEC determines the number of free BDs (through RQPARM*n*[LEN] and RBTPTR*n*) in each active ring. Should the free BD count in an active ring drop below its setting for RQPARM*n*[FBTHR], the eTSEC asserts link layer flow control. For full-duplex ethernet connections, the eTSEC emits a pause frame as if TCTRL[TFC_PAUSE] was set. For FIFO packet interface connections, the RFC signal is asserted. 0 Disabled. This is the default 1 Enabled, calculate the free BDs in each active ring and assert link layer flow control if required.
18	VLEX	Enable automatic VLAN tag extraction and deletion from Ethernet frames. Note that VLEX must be cleared if L2OFF is non-zero. 0 Do not delete VLAN tags from received Ethernet frames. 1 If a VLAN tag is seen after the Ethernet source address, and PRSDEP is non-zero, delete the VLAN tag and return the VLAN control word in the frame control block returned with this frame. Note that if PRSDEP is cleared, VLEX must be cleared as well. (VLAN tag extraction is only supported when the parser is enabled.)
19	FILREN	Filer enable. When set, the receive frame filer is enabled. This file accepted frames to a particular RxBD ring according to rules defined in the filer table. In this case, PRSDEP must not be cleared. 0 Do not search the receive queue filer table for received frames. All received frames are sent to RxBD ring 0 by default. 1 Search the receive queue filer table for received frames, and let the filer determine the index of the RxBD ring for each frame. Note that if PRSDEP is cleared, FILREN must be cleared as well.
20	FSQEN	Enable single-queue mode for the receive frame filer. This bit is ignored unless FILREN is also set. 0 The filer chooses the RxBD ring using the least significant bits of the virtual queue ID as a ring index. 1 The filer always attempts to file received frames to ring 0, regardless of virtual queue ID. This mode is intended for operating the filer as a packet classification engine.
21	GHTX	Group address hash table extend. By default, the group address hash table is 256 entries (as defined by registers GADDR0–GADDR7); registers IGADDR0–IGADDR7 are then used to define the individual address hash table. When this bit is set, the hash table is extended to a total of 512 entries (IGADDR0–IGADDR7 are then the first 256 entries of the extended 512-entry group address hash table). 0 Both the individual and group hash functions are the 8 MSBs of the CRC-32 of the Ethernet destination address. 1 The group hash function is the 9 MSBs of the CRC-32 of the Ethernet destination address. The individual address hash function is unavailable.
22	IPCSEN	IP Checksum verification enable. See Section 14.6.3.3, “Receive Path Offload.” 0 IPv4 header checksums are not verified by the eTSEC—even if layer 3 parsing is enabled. 1 Perform IPv4 header checksum verification if PRSDEP > 01.
23	TUCSEN	TCP or UDP Checksum verification enable. See Section 14.6.3.3, “Receive Path Offload.” 0 TCP or UDP checksums are not verified by the eTSEC—even if layer 4 parsing is enabled. 1 Perform TCP or UDP checksum verification if PRSDEP = 11.

Table 14-34. RCTRL Field Descriptions (continued)

Bits	Name	Description
24–25	PRSDEP	Parser control. The level of parser layer recognition is determined as follows: 00 Parser disabled. Receive frame filer must also be disabled by clearing RCTRL[FILREN]. 01 Only L2 (Ethernet) protocols are recognized. 10 L2 and L3 (IP) protocols are recognized over any interface not configured as a FIFO interface. 11 L2, L3, and L4 (TCP/UDP) protocols are recognized over any interface not configured as a FIFO interface. If this field is non-zero, a TOE frame control block is prepended to the received frame, and the first RxBD points to the FCB. Note that if PRSDEP is cleared, VLEX must be cleared as well. (VLAN tag extraction is only supported when the parser is enabled.) Also, if PRSDEP is cleared, FILREN must also be cleared.
26	—	Reserved
27	BC_REJ	Broadcast frame reject. If this bit is set, frames with DA (destination address) = FFFF_FFFF_FFFF are rejected unless RCTRL[PROM] is set. If both BC_REJ and RCTRL[PROM] are set, then frames with broadcast DA are accepted and the M (MISS) bit is set in the receive BD.
28	PROM	Promiscuous mode. All Ethernet frames, regardless of destination address, are accepted.
29	RSF	Receive short frame mode. When set, enables the reception of frames shorter than 64 bytes. 0 Ethernet frames less than 64B in length are silently dropped. 1 Frames more than 16B and less than 64B in length are accepted upon a DA match. Note that frames less than or equal to 16B in length are always silently dropped.
30	EMEN	Exact match MAC address enable. If this bit is set, the MAC01ADDR1–MAC15ADDR1 and MAC01ADDR2–MAC15ADDR2 registers are recognized as containing MAC addresses aliasing the MAC's station address. Setting this bit therefore allows eTSEC to receive Ethernet frames having a destination address matching one of these 15 addresses.
31	—	Reserved

14.5.3.3.2 Receive Status Register (RSTATn)

The eTSEC writes to this register under the following conditions:

- A frame interrupt event occurred on one or more RxBD rings that are assigned to group *g*
- The receiver runs out of descriptors due to a busy condition on a RxBD ring that is assigned to group *g*
- The receiver was halted because an error condition was encountered while receiving a frame that is assigned to group *g*

Writing 1 to any bit of this register clears it. Software should clear the QHLT*m* bit to take eTSEC's receiver function out of halt state for the associated queue.

Offset eTSEC1:0xB_0304 + 0x4000 × *n*; eTSEC2:0xB_1304 + 0x4000 × *n* eTSEC3:0xB_2304 + 0x4000 × *n* — Access: G-w1c

	0–7	8	9	10	11	12	13	14	15
R	—	QHLT0	QHLT1	QHLT2	QHLT3	QHLT4	QHLT5	QHLT6	QHLT7
W		w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
Reset	All zeros								

	16–23	24	25	26	27	28	29	30	31
R	—	RXF0	RXF1	RXF2	RXF3	RXF4	RXF5	RXF6	RXF7
W		w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
Reset	All zeros								

Figure 14-29. RSTATn Register Definition

Table 14-35. RSTATn Field Descriptions

Bits	Name	Description
0–7	—	Reserved
8	QHLT0	RxBD queue 0 is halted. It is a hardware-initiated stop indication. (DMACTRL[GRS] being set by the user does not cause a QHLT0 to be set.). The current frame and all other frames directed to a halted queue are discarded. A write with a value of 1 re-enables the queue for receiving. Note that ISRGn[RR0] acts as an enabler of this bit when in multi-group mode. That is group *g* must be programmed to accept rx ring 0 interrupt before this bit can be set. 0 This queue is enabled for reception. (That is, it is not halted) 1 All controller receive activity to this queue is halted.
9	QHLT1	RxBD queue 1 is halted. It is a hardware-initiated stop indication. (DMACTRL[GRS] being set by the user does not cause a QHLT1 to be set.). The current frame and all other frames directed to a halted queue are discarded. A write with a value of 1 re-enables the queue for receiving. Note that ISRGn[RR1] acts as an enabler of this bit when in multi-group mode. That is group *g* must be programmed to accept rx ring 1 interrupt before this bit can be set. 0 This queue is enabled for reception. (That is, it is not halted) 1 All controller receive activity to this queue is halted.
10	QHLT2	RxBD queue 2 is halted. It is a hardware-initiated stop indication. (DMACTRL[GRS] being set by the user does not cause a QHLT2 to be set.). The current frame and all other frames directed to a halted queue are discarded. A write with a value of 1 re-enables the queue for receiving. Note that ISRGn[RR2] acts as an enabler of this bit when in multi-group mode. That is group *g* must be programmed to accept rx ring 2 interrupt before this bit can be set. 0 This queue is enabled for reception. (That is, it is not halted) 1 All controller receive activity to this queue is halted.
11	QHLT3	RxBD queue 3 is halted. It is a hardware-initiated stop indication. (DMACTRL[GRS] being set by the user does not cause a QHLT3 to be set.). The current frame and all other frames directed to a halted queue are discarded. A write with a value of 1 re-enables the queue for receiving. Note that ISRGn[RR3] acts as an enabler of this bit when in multi-group mode. That is group *g* must be programmed to accept rx ring 3 interrupt before this bit can be set. 0 This queue is enabled for reception. (That is, it is not halted) 1 All controller receive activity to this queue is halted.

Table 14-35. RSTATn Field Descriptions (continued)

Bits	Name	Description
12	QHLT4	RxBD queue 4 is halted. It is a hardware-initiated stop indication. (DMACTRL[GRS] being set by the user does not cause a QHLT4 to be set.). The current frame and all other frames directed to a halted queue are discarded. A write with a value of 1 re-enables the queue for receiving. Note that ISRGn[RR4] acts as an enabler of this bit when in multi-group mode. That is group *g* must be programmed to accept rx ring 4 interrupt before this bit can be set. 0 This queue is enabled for reception. (That is, it is not halted) 1 All controller receive activity to this queue is halted.
13	QHLT5	RxBD queue 5 is halted. It is a hardware-initiated stop indication. (DMACTRL[GRS] being set by the user does not cause a QHLT5 to be set.). The current frame and all other frames directed to a halted queue are discarded. A write with a value of 1 re-enables the queue for receiving. Note that ISRGn[RR5] acts as an enabler of this bit when in multi-group mode. That is group *g* must be programmed to accept rx ring 5 interrupt before this bit can be set. 0 This queue is enabled for reception. (That is, it is not halted) 1 All controller receive activity to this queue is halted.
14	QHLT6	RxBD queue 6 is halted. It is a hardware-initiated stop indication. (DMACTRL[GRS] being set by the user does not cause a QHLT6 to be set.). The current frame and all other frames directed to a halted queue are discarded. A write with a value of 1 re-enables the queue for receiving. Note that ISRGn[RR6] acts as an enabler of this bit when in multi-group mode. That is group *g* must be programmed to accept rx ring 6 interrupt before this bit can be set. 0 This queue is enabled for reception. (That is, it is not halted) 1 All controller receive activity to this queue is halted.
15	QHLT7	RxBD queue 7 is halted. It is a hardware-initiated stop indication. (DMACTRL[GRS] being set by the user does not cause a QHLT7 to be set.). The current frame and all other frames directed to a halted queue are discarded. A write with a value of 1 re-enables the queue for receiving. Note that ISRGn[RR7] acts as an enabler of this bit when in multi-group mode. That is group *g* must be programmed to accept rx ring 7 interrupt before this bit can be set. 0 This queue is enabled for reception. (That is, it is not halted) 1 All controller receive activity to this queue is halted.
16–23	—	Reserved
24	RXF0	Receive frame event occurred on ring 0. Set by the eTSEC if IEVENTG*g*[RXF] was set in relation to receiving a frame to this ring. Note that ISRGn[RR0] acts as an enabler of this bit when in multi-group mode. That is group *g* must be programmed to accept rx ring 0 interrupt before this bit can be set
25	RXF1	Receive frame event occurred on ring 1. Set by the eTSEC if IEVENTG*g*[RXF] was set in relation to receiving a frame to this ring.Note that ISRGn[RR1] acts as an enabler of this bit when in multi-group mode. That is group *g* must be programmed to accept rx ring 1 interrupt before this bit can be set
26	RXF2	Receive frame event occurred on ring 2. Set by the eTSEC if IEVENTG*g*[RXF] was set in relation to receiving a frame to this ring. Note that ISRGn[RR2] acts as an enabler of this bit when in multi-group mode. That is group *g* must be programmed to accept rx ring 2 interrupt before this bit can be set
27	RXF3	Receive frame event occurred on ring 3. Set by the eTSEC if IEVENTG*g*[RXF] was set in relation to receiving a frame to this ring. Note that ISRGn[RR3] acts as an enabler of this bit when in multi-group mode. That is group *g* must be programmed to accept rx ring 3 interrupt before this bit can be set
28	RXF4	Receive frame event occurred on ring 4. Set by the eTSEC if IEVENTG*g*[RXF] was set in relation to receiving a frame to this ring. Note that ISRGn[RR4] acts as an enabler of this bit when in multi-group mode. That is group *g* must be programmed to accept rx ring 4 interrupt before this bit can be set
29	RXF5	Receive frame event occurred on ring 5. Set by the eTSEC if IEVENTG*g*[RXF] was set in relation to receiving a frame to this ring. Note that ISRGn[RR5] acts as an enabler of this bit when in multi-group mode. That is group *g* must be programmed to accept rx ring 5 interrupt before this bit can be set

Table 14-35. RSTATn Field Descriptions (continued)

Bits	Name	Description
30	RXF6	Receive frame event occurred on ring 6. Set by the eTSEC if IEVENTG*g*[RXF] was set in relation to receiving a frame to this ring. Note that ISRGn[RR6] acts as an enabler of this bit when in multi-group mode. That is group *g* must be programmed to accept rx ring 6 interrupt before this bit can be set
31	RXF7	Receive frame event occurred on ring 7. Set by the eTSEC if IEVENTG*g*[RXF] was set in relation to receiving a frame to this ring. Note that ISRGn[RR7] acts as an enabler of this bit when in multi-group mode. That is group *g* must be programmed to accept rx ring 7 interrupt before this bit can be set

14.5.3.3.3 Receive Interrupt Coalescing Register (RXIC)

The RXIC register enables and configures the operational parameters for interrupt coalescing associated with received frames. Note that this register address is aliased with RXIC0 when in multi-group mode.

Offset eTSEC1:0xB_0310; eTSEC2:0xB_1310; eTSEC3:0xB_2310 — Access: Read/Write

	0	1	2	3–10	11–15	16–31
R/W	ICEN	ICCS	—	ICFT	—	ICTT
Reset	All zeros					

Figure 14-30. RXIC Register Definition

Table 14-36. RXIC Field Descriptions

Bits	Name	Description
0	ICEN	Interrupt coalescing enable 0 Interrupt coalescing is disabled. Interrupts are raised as they are received. 1 Interrupt coalescing is enabled. If the eTSEC receive frame interrupt is enabled, an interrupt is raised when the threshold number of frames is reached (defined by RXIC[ICFT]) or when the threshold timer expires (determined by RXIC[ICTT]).
1	ICCS	Interrupt coalescing timer clock source. 0 The coalescing timer advances count every 64 eTSEC Rx interface clocks (TSECn_GTX_CLK). 1 The coalescing timer advances count every 64 system clocks[1]. This mode is recommended for FIFO operation.
2	—	Reserved
3–10	ICFT	Interrupt coalescing frame count threshold. While interrupt coalescing is enabled (RXIC[ICE] is set), this value determines how many frames are received before raising an interrupt. The eTSEC threshold counter is reset to ICFT following an interrupt. The value of ICFT must be greater than zero avoid unpredictable behavior.
11–15	—	Reserved
16–31	ICTT	Interrupt coalescing timer threshold. While interrupt coalescing is enabled (RXIC[ICE] is set), this value determines the maximum amount of time after receiving a frame before raising an interrupt. If frames have been received but the frame count threshold has not been met, an interrupt is raised when the threshold timer reaches zero. The threshold timer is reset to the value in this field and begins counting down upon receiving the first frame having its RxBD[I] bit set. The threshold value is represented in units equal to 64 periods of the clock specified by RXIC[ICCS]. ICTT must be greater than zero to avoid unpredictable behavior.

[1] The term ‘system clock’ refers to CCB clock/2.

14.5.3.3.4 Receive Queue Control Register (RQUEUE)

The RQUEUE register enables each of the RxBD rings 0–7. By default, RxBD ring 0 is enabled.

Offset eTSEC1:0xB_0314; eTSEC2:0xB_1314 eTSEC3:0xB_2314 — Access: Read/Write

	0–7	8	9	10	11	12	13	14	15	16–23	24	25	26	27	28	29	30	31
R/W	—	EX0	EX1	EX2	EX3	EX4	EX5	EX6	EX7	—	EN0	EN1	EN2	EN3	EN4	EN5	EN6	EN7
Reset	0 0 0 0 0 0 0 0	1	0	0	0	0	0	0	0	0 0 0 0 0 0 0 0	1	0	0	0	0	0	0	0

Figure 14-31. RQUEUE Register Definition

Table 14-37. RQUEUE Field Descriptions

Bits	Name	Description
0–7	—	Reserved
8	EX0	Receive queue 0 extract enable. 0 Data transferred by DMA to this RxBD ring is not extracted to cache. 1 Data transferred by DMA to this RxBD ring undergoes extraction according to ATTR register.
9	EX1	Receive queue 1 extract enable. 0 Data transferred by DMA to this RxBD ring is not extracted to cache. 1 Data transferred by DMA to this RxBD ring undergoes extraction according to ATTR register.
10	EX2	Receive queue 2 extract enable. 0 Data transferred by DMA to this RxBD ring is not extracted to cache. 1 Data transferred by DMA to this RxBD ring undergoes extraction according to ATTR register.
11	EX3	Receive queue 3 extract enable. 0 Data transferred by DMA to this RxBD ring is not extracted to cache. 1 Data transferred by DMA to this RxBD ring undergoes extraction according to ATTR register.
12	EX4	Receive queue 4 extract enable. 0 Data transferred by DMA to this RxBD ring is not extracted to cache. 1 Data transferred by DMA to this RxBD ring undergoes extraction according to ATTR register.
13	EX5	Receive queue 5 extract enable. 0 Data transferred by DMA to this RxBD ring is not extracted to cache. 1 Data transferred by DMA to this RxBD ring undergoes extraction according to ATTR register.
14	EX6	Receive queue 6 extract enable. 0 Data transferred by DMA to this RxBD ring is not extracted to cache. 1 Data transferred by DMA to this RxBD ring undergoes extraction according to ATTR register.
15	EX7	Receive queue 7 extract enable. 0 Data transferred by DMA to this RxBD ring is not extracted to cache. 1 Data transferred by DMA to this RxBD ring undergoes extraction according to ATTR register.
16–23	—	Reserved
24	EN0	Receive queue 0 enable. 0 RxBD ring is not queried for reception. In effect the receive queue is disabled. 1 RxBD ring is queried for reception.
25	EN1	Receive queue 1 enable. 0 RxBD ring is not queried for reception. In effect the receive queue is disabled. 1 RxBD ring is queried for reception.

Table 14-37. RQUEUE Field Descriptions (continued)

Bits	Name	Description
26	EN2	Receive queue 2 enable. 0 RxBD ring is not queried for reception. In effect the receive queue is disabled. 1 RxBD ring is queried for reception.
27	EN3	Receive queue 3 enable. 0 RxBD ring is not queried for reception. In effect the receive queue is disabled. 1 RxBD ring is queried for reception.
28	EN4	Receive queue 4 enable. 0 RxBD ring is not queried for reception. In effect the receive queue is disabled. 1 RxBD ring is queried for reception.
29	EN5	Receive queue 5 enable. 0 RxBD ring is not queried for reception. In effect the receive queue is disabled. 1 RxBD ring is queried for reception.
30	EN6	Receive queue 6 enable. 0 RxBD ring is not queried for reception. In effect the receive queue is disabled. 1 RxBD ring is queried for reception.
31	EN7	Receive queue 7 enable. 0 RxBD ring is not queried for reception. In effect the receive queue is disabled. 1 RxBD ring is queried for reception.

14.5.3.3.5 Ring Mapping Register *m* (RIR*m*)

The RIR*m* registers provides a mapping from the nominal round-robin or filer hash value to ring index. See Section 14.6.4.2.5, “Ring Index Mapping Logic” for details.

Offset eTSEC1:0xB_0318 + 4*m*; eTSEC2:0xB_1318 + 4*m*
eTSEC3:0xB_2318 + 4*m*

Access: Read/Write

	0–2	3–5	6–8	9–11	12–14	15–17	18–20	21–23	24–31
R W	RD0	RD1	RD2	RD3	RD4	RD5	RD6	RD7	—
Reset	All zeros								

Figure 14-32. RIR*m* Register Definition

Table 14-38. RIR*m* Field Descriptions

Bits	Name	Description
0–2	RD0	The 3-bit ring index to use for filing when round robin or lower 3 bits of filer hash result is 000
3–5	RD1	The 3-bit ring index to use for filing when round robin or lower 3 bits of filer hash result is 001
6–8	RD2	The 3-bit ring index to use for filing when round robin or lower 3 bits of filer hash result is 010
9–11	RD3	The 3-bit ring index to use for filing when round robin or lower 3 bits of filer hash result is 011
12–14	RD4	The 3-bit ring index to use for filing when round robin or lower 3 bits of filer hash result is 100
15–17	RD5	The 3-bit ring index to use for filing when round robin or lower 3 bits of filer hash result is 101
18–20	RD6	The 3-bit ring index to use for filing when round robin or lower 3 bits of filer hash result is 110

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Table 14-38. RIR*m* Field Descriptions (continued)

Bits	Name	Description
21–23	RD7	The 3-bit ring index to use for filing when round robin or lower 3 bits of filer hash result is 111
24–31	—	Reserved

14.5.3.3.6 Receive Bit Field Extract Control Register (RBIFX)

The RBIFX register provides a set of four 6-bit offsets for locating up to four octets in a received frame and passing them to the receive queue filer as the user-defined ARB property. Through RBIFX a custom ARB filer property can be constructed from arbitrary bytes, which allows frame filing on the basis of bitfields not ordinarily provided to the filer, such as bits from the Ethernet preamble or TCP flags. The value of property ARB is the concatenation of {B0, B1, B2, B3} to 32-bits, where B0–B3 are the bytes as defined by RBIFX.

Offset eTSEC1:0xB_0330; eTSEC2:0xB_1330 eTSEC3:0xB_2330 — Access: Read/Write

	0 1	2 7	8 9	10 15	16 17	18 23	24 25	26 31
R/W	B0CTL	B0OFFSET	B1CTL	B1OFFSET	B2CTL	B2OFFSET	B3CTL	B3OFFSET
Reset	All zeros							

Figure 14-33. RBIFX Register Definition

Table 14-39. RBIFX Field Descriptions

Bits	Name	Description
0–1	B0CTL	Location of byte 0 of property ARB. 00 Byte 0 is not extracted, and appears as zero in property ARB. 01 Byte 0 is located in the received frame at offset (B0OFFSET – 8) bytes from the first byte of the Ethernet DA. In non-FIFO modes, a negative effective offset points to bytes of the standard Ethernet preamble. Values of B0OFFSET less than 8 are reserved in FIFO modes. 10 Byte 0 is located in the received frame at offset B0OFFSET bytes from the byte after the last byte of the layer 2 header. 11 Byte 0 is located in the received frame at offset B0OFFSET bytes from the byte after the last byte of the layer 3 header.
2–7	B0OFFSET	Offset relative to the header defined by B0CTL that locates byte 0 of property ARB. An effective offset of zero points to the first byte of the specified header.
8–9	B1CTL	Location of byte 1 of property ARB. 00 Byte 1 is not extracted, and appears as zero in property ARB. 01 Byte 1 is located in the received frame at offset (B1OFFSET – 8) bytes from the first byte of the Ethernet DA. In non-FIFO modes, a negative effective offset points to bytes of the standard Ethernet preamble. Values of B1OFFSET less than 8 are reserved in FIFO modes. 10 Byte 0 is located in the received frame at offset B1OFFSET bytes from the byte after the last byte of the layer 2 header. 11 Byte 0 is located in the received frame at offset B1OFFSET bytes from the byte after the last byte of the layer 3 header.
10–15	B1OFFSET	Offset relative to the header defined by B1CTL that locates byte 1 of property ARB. An effective offset of zero points to the first byte of the specified header.

Table 14-39. RBIFX Field Descriptions (continued)

Bits	Name	Description
16–17	B2CTL	Location of byte 2 of property ARB. 00 Byte 2 is not extracted, and appears as zero in property ARB. 01 Byte 2 is located in the received frame at offset (B2OFFSET – 8) bytes from the first byte of the Ethernet DA. In non-FIFO modes, a negative effective offset points to bytes of the standard Ethernet preamble. Values of B2OFFSET less than 8 are reserved in FIFO modes. 10 Byte 0 is located in the received frame at offset B2OFFSET bytes from the byte after the last byte of the layer 2 header. 11 Byte 0 is located in the received frame at offset B2OFFSET bytes from the byte after the last byte of the layer 3 header.
18–23	B2OFFSET	Offset relative to the header defined by B2CTL that locates byte 2 of property ARB. An effective offset of zero points to the first byte of the specified header.
24–25	B3CTL	Location of byte 3 of property ARB. 00 Byte 3 is not extracted, and appears as zero in property ARB. 01 Byte 3 is located in the received frame at offset (B3OFFSET – 8) bytes from the first byte of the Ethernet DA. In non-FIFO modes, a negative effective offset points to bytes of the standard Ethernet preamble. Values of B3OFFSET less than 8 are reserved in FIFO modes. 10 Byte 0 is located in the received frame at offset B3OFFSET bytes from the byte after the last byte of the layer 2 header. 11 Byte 0 is located in the received frame at offset B3OFFSET bytes from the byte after the last byte of the layer 3 header.
26–31	B3OFFSET	Offset relative to the header defined by B3CTL that locates byte 3 of property ARB. An effective offset of zero points to the first byte of the specified header.

14.5.3.3.7 Receive Queue Filer Table Address Register (RQFAR)

RQFAR contains the index of the current, indirectly accessible entry of the received queue filer table. Each table entry occupies a pair of 32-bit words, denoted RQCTRL and RQPROP. To access the RQCTRL and RQPROP words of entry *n*, write *n* to RQFAR. Then read or write the indexed RQCTRL and RQPROP words by reading or writing the RQFCR and RQFPR registers, respectively.

Offset eTSEC1:0xB_0334; eTSEC2:0xB_1334 eTSEC3:0xB_2334 — Access: Read/Write

	0–23	24–31
R/W	—	RQFAR
Reset	All zeros	

Figure 14-34. Receive Queue Filer Table Address Register Definition

Table 14-40. RQFAR Field Descriptions

Bits	Name	Description
0–23	—	Reserved
24–31	RQFAR	Current index of receive queue filer table, which spans a total of 256 entries.

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

14.5.3.3.8 Receive Queue Filer Table Control Register (RQFCR)

RQFCR is accessed to read or write the RQCTRL words in entries of the receive queue filer table. The table entries are described in greater detail in Section 14.6.4.2, "Receive Queue Filer." The word accessed through RQFCR is defined by the current value of RQFAR. Since RQFCR is read from internal SRAMs, SRAMs have to be initialized through register writes before RQFCR is read.

Offset eTSEC1:0xB_0338; eTSEC2:0xB_1338 eTSEC3:0xB_2338 — Access: Read/Write

	0	1	12 14	15	16 21	22	23	24	25 26	27	28 31
R W	GPI	—	HASH_TBL	HASH	Q	CLE	REJ	AND	CMP	—	PID
Reset	All zeros										

Figure 14-35. Receive Queue Filer Table Control Register Definition

Table 14-41. RQFCR Field Descriptions

Bit	Name	Description
0	GPI	General purpose interrupt When a property matches the value in the RQPROP entry at this index, and REJ = 0 and AND = 0, the filer will instruct the Rx descriptor controller to set IEVENTG*g*[FGPI] when the corresponding receive frame is written to memory. If the timer is enabled (TMR_CTRL[TE] = 1), then TMR_PEVENT[RXP] will also be set.
1–11	—	Reserved, should be written with zero.
12–14	HASH_TBL	Select between filer Q value and RIR fileds. Only relevant on terminating rule. Note when RCTRL[RR] is set this bit field can be non-zero even if there is no rule has HASH set. 000 Use Q value 001 Distribute based on RIR0 010 Distribute based on RIR1 011 Distribute based on RIR2 100 Distribute based on RIR3 101,111 Reserved
15	HASH	0 Do not include parser results in hash 1 Include parser results in hash
16–21	Q	Receive queue index, from 0 to 63, inclusive, written into the Rx frame control block associated with the received frame. When a property matches the value in the RQPROP entry at this index, and REJ = 0 and AND = 0, the frame is sent to either RxBD ring 0 (if RCTRL[FSQEN] = 1) or the RxBD ring with index (Q mod 8) and the filing table search is terminated. In the case where RCTRL[FSQEN] = 0, 8 virtual receive queues are overlaid on every RxBD ring, and software needs to consult the RQ field of the Rx frame control block to determine which virtual receive queue was chosen.
22	CLE	Cluster entry/exit (used in combination with AND bit) This bit brackets clusters, marking the start and end entries of a cluster. Clusters cannot be nested. 0 Regular RQCTRL entry. 1 If entry matches and AND = 1, treat subsequent entries as belonging to a nested cluster and enter the cluster; otherwise skip all entries up to and including the next cluster exit. If AND = 0, exit current cluster.

Table 14-41. RQFCR Field Descriptions (continued)

Bit	Name	Description
23	REJ	Reject frame This bit and its specified action are ignored if AND = 1. 0 If entry matches, accept frame and file it to RxBD ring Q. 1 If entry matches, reject frame and discard it, ignoring Q.
24	AND	AND, in combination with CLE, REJ, and PID match, determines whether the filer will accept or reject a frame, defer evaluation until the next rule, exit a cluster, or skip a rule or set of rules. If CLE is zero: 0 Match property[PID] against RQPROP. If matched, accept or reject frame based on REJ. Otherwise skip to next rule. 1 Match property[PID] against RQPROP. If matched, defer evaluation to next rule. Otherwise, skip all rules up to and including the next rule with AND = 0. If the next rule with AND = 0 has CLE = 1, then also exit cluster. If CLE is one: 0 Match property[PID] against RQPROP. If matched, accept or reject frame based on REJ. Otherwise, exit cluster. 1 Match property[PID] against RQPROP. If matched, enter cluster. Otherwise, skip all rules up to and including the next rule while CLE = 1 and AND = 0.
25–26	CMP	Comparison operation to perform on the RQPROP entry at this index when PID > 0. The property value extracted by the frame parser is masked by the 32-bit *mask_register* prior to comparison against RQPROP. However, the property value is not permanently altered by the value in *mask_register*. By default, *mask_register* is initialized to 0xFFFF_FFFF before each frame is processed. In the case where PID = 0, CMP is interpreted as follows: 00/01 Filer *mask_register* is set to all 32 bits of RQPROP, and this entry always *matches*. 10/11 Filer *mask_register* is set to all 32 bits of RQPROP, and this entry always *fails to match*. In the case where PID > 0, CMP is interpreted as follows (& is bit-wise AND operator): 00 *property*[PID] & *mask_register* = RQPROP 01 *property*[PID] & *mask_register* ≤ RQPROP 10 *property*[PID] & *mask_register* != RQPROP 11 *property*[PID] & *mask_register* < RQPROP
27	—	Reserved, should be written with zero.
28–31	PID	Property identifier The value in the RQPROP entry at this index is interpreted according to PID (see Table 14-42).

14.5.3.3.9 Receive Queue Filer Table Property Register (RQFPR)

RQFPR is accessed to read or write the RQPROP words in entries of the receive queue filer table. The table entries are described in greater detail in Section 14.6.4.2, “Receive Queue Filer.” and Table 14-42 “RQFPR Field Descriptions”. The word accessed through RQFPR is defined by the current value of

RQFAR. Since RQFCR is read from internal SRAMs, SRAMs have to be initialized through register writes before RQFCR is read.

Offset eTSEC1:0xB_033C; eTSEC2:0xB_133C eTSEC3:0xB_233C — Access: Read/Write

	0–31
R/W	RQPROP
Reset	n n n n n n n n n n n n n n n n n n n n n n n n n n n n n n n n

Figure 14-36. Receive Queue Filer Table Property IDs 0, 2–15 Register Definition

Offset eTSEC1:0xB_033C; eTSEC2:0xB_133C eTSEC3:0xB_233C — Access: Read/Write

	0–13	14	15
R/W	—	AR	ARQ
Reset	All zeros		

	16	17	18	19	20	21	22	23	24	25	26	27	28–29	30	31
R/W	EBC	VLN	CFI	JUM	IPF	—	IP4	IP6	ICC	ICV	TCP	UDP	—	PER	EER
Reset	All zeros														

Figure 14-37. Receive Queue Filer Table Property ID1 Register Definition

Table 14-42. RQFPR Field Descriptions

PID[1]	Bit	Name	Description
0000	0–31	MASK	Mask bits to be written to Filer *mask_register* for masking of property values. The rule match/fail status for this PID is determined by RQCTRL[CMP]. Since *mask_register* is bit-wise ANDed with properties, every bit of MASK that is cleared also results in the corresponding property bit being cleared in comparisons. Therefore setting MASK to 0xFFFF_FFFF ensures that all property bits participate in rule matches.

Table 14-42. RQFPR Field Descriptions (continued)

PID[1]	Bit	Name	Description
0001	0–13	—	Reserved
	14	AR	Set if an ARP response packet is seen.
	15	ARQ	Set if an ARP request packet is seen.
	16	EBC	Set if the destination Ethernet address is to the broadcast address.
	17	VLN	Set if a VLAN tag (Ethertype DFVLAN[TAG] or 0x8100) was seen in the frame.
	18	CFI	Set to the value of the Canonical Format Indicator in the VLAN control tag if VLAN is set, zero otherwise. Note that this field is valid only if the first encountered Ethertype in a frame is VLAN.
	19	JUM	Set if a jumbo Ethernet frame was parsed.
	20	IPF	Set if a fragmented IPv4 or IPv6 header was encountered. See the descriptions of receive FCB fields IP and PRO in Section 14.6.3.3, “Receive Path Offload,” for more information on determining the status of received packets for which IPF is set.
	21	—	Reserved
	22	IP4	Set if an IPv4 header was parsed.
	23	IP6	Set if an IPv6 header was parsed.
	24	ICC	Set if the IPv4 header checksum was checked.
	25	ICV	Set if the IPv4 header checksum was verified correct.
	26	TCP	Set if a TCP header was parsed.
	27	UDP	Set if a UDP header was parsed.
	28–29	—	Reserved.
	30	PER	Set on a parse error, such as header inconsistency.
	31	EER	Set on an Ethernet framing error that prevents parsing.
0010	0–7	ARB	User-defined arbitrary bit field property: byte 0 extracted. Defaults to 0x00.
	8–15		User-defined arbitrary bit field property: byte 1 extracted. Defaults to 0x00.
	16–23		User-defined arbitrary bit field property: byte 2 extracted. Defaults to 0x00.
	24–31		User-defined arbitrary bit field property: byte 3 extracted. Defaults to 0x00.
0011	0–7	—	Reserved, should be written with zero.
	8–31	DAH	Destination MAC address, most significant 24 bits. Defaults to 0x000000.
0100	0–7	—	Reserved, should be written with zero.
	8–31	DAL	Destination MAC address, least significant 24 bits. Defaults to 0x000000.
0101	0–7	—	Reserved, should be written with zero.
	8–31	SAH	Source MAC address, most significant 24 bits. Defaults to 0x000000.
0110	0–7	—	Reserved, should be written with zero.
	8–31	SAL	Source MAC address, least significant 24 bits. Defaults to 0x000000.

Table 14-42. RQFPR Field Descriptions (continued)

PID[1]	Bit	Name	Description
0111	0–15	—	Reserved, should be written with zero.
	16–31	ETY	Ethertype of next layer protocol, that is, last ethertype if layer 2 headers nest. Defaults to 0xFFFF. Using the filer to match ETY does not work in the case of PPPoE packets, because the PPPoE ethertype in the original packet, 0x8864, is always overwritten with the PPP protocol field. Thus, matches on ETY == 0x8864 always fail. Instead, software should use PID=1 fields IP4 (ETY = 0x0021) and IP6 (ETY = 0x0057) to distinguish PPPoE session packets carrying IPv4 and IPv6 datagrams. Other PPP protocols are encoded in the ETY field, but many of them overlap with real ethertype definitions. Consult IANA and IEEE for possible ambiguities. Packets with a value in the length/type field greater than 1500 and less than 1536 are treated as payload length. If the eTSEC is used in a network where there are packets carrying a type designation between 1500 and 1536 (note there are none currently publicly defined by IANA), then the software must confirm the parser and filer results by checking the type/length field after the packet has been written to memory to see if it falls in this range. Note that the eTSEC filer gets multiple packet attributes as a result of parsing the packet. The behavior of the eTSEC is that it pulls the innermost ethertype found in the packet; this means that in many supported protocols, it is impossible to create a filer rule that matches on the outer ethertype. There are four cases that need to be highlighted. 1. The jumbo ethertype (0x8870)—In this case, the eTSEC assumes that the following header is LLC/SNAP. LLC/SNAP has an associated Ethertype, and the ETY field is populated with that ethertype. This makes it impossible to file on jumbo frames. In this case, one can use arbitrary extracted bytes to pull the outermost Ethertype. 2. The PPPoE ethertype described above. 3. The VLAN tag ethertype (0x8100)—In this case, one can use the PID1 VLN bit to indicate that the packet had a VLAN tag. 4. The MPLS tagged packets. In this case, one can use arbitrary extraction bytes to compare to the actual ethertype if a filer rule is intending to file based on an MPLS label existence.
1000	0–19	—	Reserved, should be written with zero.
	20–31	VID	VLAN network identifier (as per IEEE Std 802.1Q). This value defaults to 0x000 if no VLAN tag was found, or the VLAN tag contained only priority information. Note that this field is valid only if the first encountered Ethertype in a frame is VLAN.
1001	0–28	—	Reserved, should be written with zero.
	29–31	PRI	VLAN user priority (as per IEEE Std 802.1p). This value defaults to 000 (best effort priority) if no VLAN tag was found. Note that this field is valid only if the first encountered Ethertype in a frame is VLAN.
1010	0–23	—	Reserved, should be written with zero.
	24–31	TOS	IPv4 header Type Of Service field or IPv6 Traffic Class field. This value defaults to 0x00 (default RFC 2474 best-effort behavior) if no IP header appeared. In case of tunnelling, TOS is extracted from outermost layer. Note that for IPv6 the Traffic Class field is extracted using the IP header definition in RFC 2460. IPv6 headers formed using the earlier RFC 1883 have a different format and must be handled with software. (Software should acknowledge the PIC=1 IP6 bit to distinguish proper alignment of the TOS field.)
1011	0–23	—	Reserved, should be written with zero.
	24–31	L4P	Layer 4 protocol identifier as per published IANA specification This is the last recognized protocol type recognized in the case of IPv6 extension headers. This value defaults to 0xFF to indicate that no layer 3 header was recognized (possibly due to absence of an IP header). In case of tunnelling, L4P is extracted from innermost layer.

Table 14-42. RQFPR Field Descriptions (continued)

PID[1]	Bit	Name	Description
1100	0–31	DIA	Destination IP address If an IPv4 header was found, this is the entire destination address. If an IPv6 header was found, this is the 32 most significant bits of the 128-bit destination address. This value defaults to all zeros if no IP header appeared. Note that in case of tunnelling, DIA is extracted from outermost IP header; in case of IPv6 routing header, DIA is extracted from last routing header of outermost layer.
1101	0–31	SIA	Source IP address If an IPv4 header was found, this is the entire source address. If an IPv6 header was found, this is the 32 most significant bits of the 128-bit source address. This value defaults to all zeros if no IP header appeared. Note that in case of tunnelling or IPv6 routing header, SIA is extracted from outermost IP header.
1110	0–15	—	Reserved, should be written with zero.
	16–31	DPT	Destination port number for TCP or UDP headers This value defaults to 0x0000 if no TCP or UDP headers were recognized.
1111	0–15	—	Reserved, should be written with zero.
	16–31	SPT	Source port number for TCP or UDP headers This value defaults to 0x0000 if no TCP or UDP headers were recognized.

[1] PID is the property identifier field of the filer table control entry (see RQFCR[PID]) at the same index.

14.5.3.3.10 Maximum Receive Buffer Length Register (MRBLR)

The MRBLR register is written by the user. It informs the eTSEC how much space is in the receive buffer pointed to by the RxBD.

Offset eTSEC1:0xB_0340; eTSEC2:0xB_1340 eTSEC3:0xB_2340 — Access: Read/Write

	0–15	16–25	26–31
R/W	—	MRBL	—
Reset	All zeros		

Figure 14-38. MRBLR Register Definition

Table 14-43. MRBLR Field Descriptions

Bits	Name	Description
0–15	—	Reserved
16–25	MRBL	Maximum receive buffer length MRBL is the number of bytes that the eTSEC receiver writes to the receive buffer. The MRBL register is written by the user with a multiple of 64 for all modes. The eTSEC can write fewer bytes to the buffer than the value set in MRBL if a condition such as an error or end-of-frame occurs, but it never exceeds the MRBL value; therefore, user-supplied buffers must be at least as large as the MRBL. MRBL must be set, together with the number of buffer descriptors, to ensure adequate space for received frames. See Section 14.5.3.5.5, "Maximum Frame Length Register (MAXFRM)," for further discussion.
26–31	—	To ensure that MRBL is a multiple of 64, these bits are reserved and should be cleared.

14.5.3.3.11 Receive Packet Wakeup Timer Register (RPWT)

The RPWT register is written by the user. It is the amount of time to wait before waking up the system after a packet has been received and eTSEC is in sleep mode.

Offset eTSEC1:0xB_0350; eTSEC2:0xB_1350 eTSEC3:0xB_2350 — Access: Read/Write

	0	1	3	4 … 19	20 … 31
R/W	EN	LPD	—	TIMER	—
Reset	All zeros				

Figure 14-39. RPWT Register Definition

Table 14-44. RPWT Field Descriptions

Bits	Name	Description
0	EN	Enable. 0 Disable wakeup timer feature 1 Enable wakeup timer feature
1	LPD	LFC Pause Disable. 0 Disable LFC sending pause frame 1 Enable LFC sending pause frame
2–3	—	Reserved
4–19	TIMER	Timer value Indicates the amount of time to wait before waking up the system. The timer starts after a packet is accepted and written to memory and the eTSEC has already been put into sleep mode previously. 0 value is reserved. Each increment value represents 2^^22 eTSEC clocks. When the timer expires, an interrupt will be raised. See 14.5.3.1.3, “Group Interrupt Event Register (IEVENTGg),” for more information.
20–31	—	Reserved

14.5.3.3.12 Receive Data Buffer Pointer High Register (RBDBPH)

The RBDBPH register is written by the user with the most significant address bits common to all RxBD buffer addresses, RxBD[Data Buffer Pointer]. As a consequence, Rx buffers must be placed in a 4 Gbyte segment of memory whose base address is prefixed by the bits in RBDBPH. The RxBD ring itself can reside in a different memory region (based at RBASEH).

Offset eTSEC1:0xB_0380; eTSEC2:0xB_1380 eTSEC3:0xB_2380 — Access: Read/Write

	0 … 27	28 … 31
R/W	—	RBDBPH
Reset	All zeros	

Figure 14-40. RBDBPH Register Definition

Table 14-45. RBDBPH Field Descriptions

Bits	Name	Description
0–27	—	Reserved
28–31	RBDBPH	Most significant bits common to all data buffer addresses contained in RxBDs. The user must initialize RBDBPH before enabling the eTSEC receive function.

14.5.3.3.13 Receive Buffer Descriptor Pointers 0–7 (RBPTR0–RBPTR7)

RBPTR0–RBPTR7 each contains the low-order 32 bits of the next receive buffer descriptor address for their respective RxBD ring. These registers takes on the value of their ring's associated RBASE when the RBASE register is written by software. Software must not write RBPTR*n* while eTSEC is actively receiving frames. However, RBPTR*n* can be modified when the receiver is disabled or when no Rx buffer is in use (after a GRACEFUL STOP RECEIVE command is issued and the frame completes its reception) in order to change the next RxBD eTSEC receives.

Offset eTSEC1:0xB_0384 + 8 × *n* Access: Read/Write
eTSEC2:0xB_1384 + 8 × *n*
eTSEC3:0xB_2384 + 8 × *n*

	0–28	29–31
R/W	RBPTR*n*	—
Reset	All zeros	

Figure 14-41. RBPTR0–RBPTR7 Register Definition

Table 14-46. RBPTR*n* Field Descriptions

Bits	Name	Description
0–28	RBPTR*n*	Current RxBD pointer for RxBD ring *n* Points to the current BD being processed or to the next BD the receiver uses when it is idling. After reset or when the end of the RxBD ring is reached, eTSEC initializes RBPTR*n* to the value in the corresponding RBASE*n*. The RBPTR register is internally written by the eTSEC's DMA controller during reception. The pointer increments by 8 (bytes) each time a descriptor is closed successfully by the eTSEC. Note that the 3 least-significant bits of this register are read only and zero.
29–31	—	Reserved

14.5.3.3.14 Receive Descriptor Base Address High Register (RBASEH)

The RBASEH register is written by the user with the most significant address bits common to all RxBD addresses, including RBASE0–RBASE7 and RBPTR0–RBPTR7. As a consequence, RxBD rings must be

placed in a 4 Gbyte segment of memory whose base address is prefixed by the bits in RBASEH. However, Rx data buffers may potentially reside in a different memory region based at RBDBPH.

Offset eTSEC1:0xB_0400; eTSEC2:0xB_1400 eTSEC3:0xB_2400 — Access: Read/Write

	0–27	28–31
R/W	—	RBASEH
Reset	All zeros	

Figure 14-42. RBASEH Register Definition

Table 14-47. RBASEH Field Descriptions

Bits	Name	Description
0–27	—	Reserved
28–31	RBASEH	Most significant bits common to all RxBD addresses—except data buffer pointers. The user must initialize RBASEH before enabling the eTSEC receive function.

14.5.3.3.15 Receive Descriptor Base Address Registers (RBASE0–RBASE7)

The RBASE*n* registers are written by the user with the base address of each RxBD ring *n*. Each such value must be divisible by eight, since the 3 least-significant bits always write as 000.

Offset eTSEC1:0xB_0404 + 8 × *n*; eTSEC2:0xB_1404 + 8 × *n* eTSEC3:0xB_2404 + 8 × *n* — Access: Read/Write

	0–28	29–31
R/W	RBASE*n*	—
Reset	All zeros	

Figure 14-43. RBASE Register Definition

Table 14-48. RBASE0–RBASE7 Field Descriptions

Bits	Name	Description
0–28	RBASE*n*	Receive base for ring *n* RBASE defines the starting location in the memory map for the eTSEC RxBDs. This field must be 8-byte aligned. Together with setting the W (wrap) bit in the last BD, the user can select how many BDs to allocate for the receive packets. The user must initialize RBASE before enabling the eTSEC receive function on the associated ring.
29–31	—	Reserved

14.5.3.3.16 Receive Stamp Register (TMR_RXTS_H/L)

This register holds the value present in TMR_CNT_H/L when the eTSEC detects a new incoming Ethernet frame. This register is only updated when the precision time stamp logic is enable via TMR_CTRL[TE]. This register is read only in normal operation.

Offset eTSEC1:0xB_04C4; eTSEC2:0xB_14C4 eTSEC3:0xB_24C4 — Access: Read-only

	0–31
R/W	TMR_RXTS_H
Reset	All zeros

	32–63
R/W	TMR_RXTS_L
Reset	All zeros

Figure 14-44. TMR_RXTS_H/L Register Definition

Table 14-49. TMR_RXTS_H/L Register Field Descriptions

Bits	Name	Description
0–31	TMR_RXTS_H	Value of the eTSEC precision timer upon detection of a start of frame symbol for the received frame.
32–63	TMR_RXTS_L	Value of the eTSEC precision timer upon detection of a start of frame symbol for the received frame.

14.5.3.4 MAC Functionality

This section describes the MAC registers and provides a brief overview of the functionality that can be exercised through the use of these registers, particularly those that provide functionality not explicitly required by the IEEE 802.3 standard. All of the MAC registers are 32 bits wide.

14.5.3.4.1 Configuring the MAC

The MAC configuration registers 1 and 2 provide for configuring the MAC in the following ways:

- Adjusting the preamble length—The length of the preamble can be adjusted from the nominal seven bytes to some other (≥3 byte) value. Should custom preamble insertion/extraction be configured, then this register must by left at its default value of 7.
- Varying pad/CRC combinations—Three different pad/CRC combinations are provided to handle a variety of system requirements. Simplest are frames that already have a valid frame check sequence (FCS) field. The other two options include appending a valid CRC or padding and then appending a valid CRC, resulting in a minimum frame of 64 octets. In addition to the programmable register set, the pad/CRC behavior can be dynamically adjusted on a per-packet basis.

14.5.3.4.2 Controlling CSMA/CD

The half-duplex register (HAFDUP) allows control over the carrier-sense multiple access/collision detection (CSMA/CD) logic of the eTSEC. Half-duplex mode is only supported for 10- and 100-Mbps operation. Following the completion of the packet transmission the part begins timing the inter packet gap (IPG) as programmed in the back-to-back IPG configuration register. The system is now free to begin another frame transfer.

In full-duplex mode both the carrier sense (CRS) and collision (COL) indications from the PHY are ignored, but in half-duplex mode the eTSEC defers to CRS, and following a carrier event, times the IPG using the non-back-to-back IPG configuration values that include support for the optional two-thirds/one-third CRS deferral process. This optional IPG mechanism enhances system robustness and ensures fair access to the medium. During the first two-thirds of the IPG, the IPG timer is cleared if CRS is sensed. During the final one-third of the IPG, CRS is ignored and the transmission begins once IPG is timed. The two-thirds/one-third ratio is the recommended value.

14.5.3.4.3 Handling Packet Collisions

While transmitting a packet in half-duplex mode, the eTSEC is sensitive to COL. If a collision occurs, it aborts the packet and outputs the 32-bit jam sequence. The jam sequence is comprised of several bits of the CRC, inverted to guarantee an invalid CRC upon reception. A signal is sent to the system indicating that a collision occurred and that the start of the frame is needed for retransmission. The eTSEC then backs off of the medium for a time determined by the truncated binary exponential back off (BEB) algorithm. Following this back-off time, the packet is retried. The back-off time can be skipped if configured through the half-duplex register. However, this is non-standard behavior and its use must be carefully applied. Should any one packet experience excessive collisions, the packet is aborted. The system should flush the frame and move to the next one in line. If the system requests to send a packet while the eTSEC is deferring to a carrier, the eTSEC simply waits until the end of the carrier event and the timing of IPG before it honors the request.

If packet transmission attempts experience collisions, the eTSEC outputs the jam sequence and waits some amount of time before retrying the packet. This amount of time is determined by a controlled randomization process called truncated binary exponential back-off. The amount of time is an integer number of slot times. The number of slot times to delay before the *n*th retransmission attempt is chosen as a uniformly-distributed random integer *r* in the range:

$$0 \le r \le 2^k, \text{ where } k = \min(n,10).$$

So after the first collision, the eTSEC backs off either 0 or 1 slot times. After the fifth collision, the eTSEC backs off between 0 and 32 slot times. After the tenth collision, the maximum number of slot times to back off is 1024. This can be adjusted through the half-duplex register. An alternate truncation point, such as 7 for instance, can be programmed. On average, the MAC is more aggressive after seven collisions than other stations on the network.

Note that there is no COL/CRS in RGMII or SGMII. Instead, COL and CRS are derived from the equivalents of RX_DV and TX_EN.

14.5.3.4.4 Controlling Packet Flow

Packet flow can be dealt with in a number of ways within eTSEC. A default retransmit attempt limit of 15 can be reduced using the half-duplex register. The slot time or collision window can be used to gate the retry window and possibly reduce the amount of transmit buffering within the system. The slot time for 10/100 Mbps is 512 bit times. Because the slot time begins at the beginning of the packet (including preamble), the end occurs around the 56th byte of the frame data. Slot time in 1000-Mbps mode is not supported.

Full-duplex flow control is provided for in IEEE 802.3x. Currently the standard does not address flow control in half-duplex environments. Common in the industry, however, is the concept of back pressure. The eTSEC implements the optional back pressure mechanism using the raise carrier method. If the system receive logic wishes to stop the reception of packets in a network-friendly way, transmit half-duplex flow control (THDF) is set (TCTRL[THDF]). If the medium is idle, the eTSEC raises carrier by transmitting preamble. Other stations on the half-duplex network then defer to the carrier.

In the event the preamble transmission happens to cause a collision, the eTSEC ensures the minimum 96-bit presence on the wire, then drops preamble and waits a back-off time depending on the value of the back-pressure-no-back-off configuration bit HAFDUP[BP No BackOff]. These transmitting-preamble-for-back pressure collisions are not counted. If HAFDUP[BP No BackOff] is set, the eTSEC waits an inter-packet gap before resuming the transmission of preamble following the collision and does not defer. If HAFDUP[BP No BackOff] is cleared, the eTSEC adheres to the truncated BEB algorithm that allows the possibility of packets being received. This also can be detrimental in that packets can now experience excessive collisions, causing them to be dropped in the stations from which they originate. To reduce the likelihood of lost packets and packets leaking through the back pressure mechanism, HAFDUP[BP No BackOff] must be set.

The eTSEC drops carrier (cease transmitting preamble) periodically to avoid excessive defer conditions in other stations on the shared network. If, while applying back pressure, the eTSEC is requested to send a packet, it stops sending preamble, and waits one IPG before sending the packet. HAFDUP[BP No BackOff] applies for any collision that occurs during the sending of this packet. Collisions for packets while half duplex back pressure is asserted are counted. The eTSEC does not defer while attempting to send packets while in back pressure. Again, back pressure is non-standard, yet it can be effective in reducing the flow of receive packets.

14.5.3.4.5 Controlling PHY Links

Control and status to and from the PHY is provided through the two-wire MII management interface described in IEEE 802.3u. The MII management registers (MII management configuration, command, address, control, status, and indicator registers) are used to exercise this interface between a host processor and one or more PHY devices.

The eTSEC MII's registers provide the ability to perform continuous read cycles (called a scan cycle); although, scan cycles are not explicitly defined in the standard. If requested (by setting MIIMCOM[Scan Cycle]), the part performs repetitive read cycles of the PHY status register, for example. In this way, link characteristics may be monitored more efficiently. The different fields in the MII management indicator register (scan, not valid and busy) are used to indicate availability of each read of the scan cycle to the host from MIIMSTAT[PHY scan].

Yet another parameter that can be modified through the MII registers is the length of the MII management interface preamble. After establishing that a PHY supports preamble suppression, the host may so configure the eTSEC. While enabled, the length of MII management frames are reduced from 64 clocks to 32 clocks. This effectively doubles the efficiency of the interface.

14.5.3.5 MAC Registers

This section describes the MAC registers.

14.5.3.5.1 MAC Configuration 1 Register (MACCFG1)

MACCFG1 is written by the user. Note that the reset bits in MACCFG1 are not self-resetting. If software sets any reset bit in MACCFG1, it must leave the bit asserted at least three Tx clocks, then clear the bit before resuming normal operation.

Offset eTSEC1:0xB_0500; eTSEC2:0xB_1500 eTSEC3:0xB_2500 — Access: Mixed

	0	1–11	12	13	14	15
R/W	Soft_Reset	—	Reset Rx MC	Reset Tx MC	Reset Rx Fun	Reset Tx Fun
Reset	All zeros					

	16–22	23	24–25	26	27	28	29	30	31
R/W	—	Loop Back	—	Rx_Flow	Tx_Flow	Sync'd Rx EN	Rx_EN	Sync'd Tx EN	Tx_EN
Reset	All zeros								

Figure 14-45. MACCFG1 Register Definition

Table 14-50. MACCFG1 Field Descriptions

Bits	Name	Description
0	Soft_Reset	Soft reset. This bit is cleared by default. See Section 14.6.2.2, "Soft Reset and Reconfiguring Procedure," for more information on setting this bit. 0 Normal operation. 1 Place the entire MAC in reset except for the host interface.
1–11	—	Reserved
12	Reset Rx MC	Reset receive MAC control block. This bit is cleared by default. 0 Normal operation. 1 Place the receive part of the MAC in reset. This block detects control frames and contains the pause timers.
13	Reset Tx MC	Reset transmit MAC control block. This bit is cleared by default. 0 Normal operation. 1 Place the transmit part of the MAC in reset. This block multiplexes data and control frame transfers. It also responds to XOFF PAUSE control frames.
14	Reset Rx Fun	Reset receive function block. This bit is cleared by default. 0 Normal operation. 1 Place the receive function in reset. This block performs the receive frame protocol.

Table 14-50. MACCFG1 Field Descriptions (continued)

Bits	Name	Description
15	Reset Tx Fun	Reset transmit function block. This bit is cleared by default. 0 Normal operation. 1 Place the transmit function in reset. This block performs the frame transmission protocol.
16–22	—	Reserved
23	Loop Back	Loop back. This bit is cleared by default. 0 Normal operation. 1 Loop back the MAC transmit outputs to the MAC receive inputs. **Note:** MAC_level loopback is not supported in 10-bit modes.
24–25	—	Reserved
26	Rx_Flow	Receive flow. This bit is cleared by default. 0 The receive MAC control ignores PAUSE flow control frames. 1 The receive MAC control detects and acts on PAUSE flow control frames.
27	Tx_Flow	Transmit flow. This bit is cleared by default. 0 The transmit MAC control may not send PAUSE flow control frames if requested by the system. 1 The transmit MAC control may send PAUSE flow control frames if requested by the system.
28	Sync'd Rx EN	Receive enable synchronized to the receive stream. (Read-only) 0 Frame reception is not enabled. 1 Frame reception is enabled.
29	Rx_EN	Receive enable. This bit is cleared by default. If set, prior to clearing this bit, set DMACTRL[GRS] then confirm subsequent occurrence of the graceful receive stop interrupt (IEVENTG*g*[GRSC] is set). 0 The MAC may not receive frames from the PHY. 1 The MAC may receive frames from the PHY.
30	Sync'd Tx EN	Transmit enable synchronized to the transmit stream. (Read-only) 0 Frame transmission is not enabled. 1 Frame transmission is enabled.
31	Tx_EN	Transmit enable. This bit is cleared by default. If set, prior to clearing this bit, set DMACTRL[GTS] then confirm subsequent occurrence of the graceful receive stop interrupt (IEVENTG*g*[GTSC] is set). 0 The MAC may not transmit frames from the system. 1 The MAC may transmit frames from the system.

14.5.3.5.2 MAC Configuration 2 Register (MACCFG2)

The MACCFG2 register is written by the user.

Offset eTSEC1:0xB_0504; eTSEC2:0xB_1504 eTSEC3:0xB_2504 — Access: Read/Write

	0–15
R/W	—
Reset	All zeros

	16–19	20–21	22–23	24	25	26	27	28	29	30	31
R/W	Preamble Length	—	I/F Mode	PreAmRxEN	PreAmTxEN	Huge Frame	Length check	MPEN	PAD/CRC	CRC EN	Full Duplex
Reset	0 1 1 1	0 0	0 0	0	0	0	0	0	0	0	0

Figure 14-46. MACCFG2 Register Definition

Table 14-51. MACCFG2 Field Description

Bits	Name	Description
0–15	—	Reserved
16–19	Preamble Length	This field determines the length in bytes of the preamble field preceding each Ethernet start-of-frame delimiter byte. Values from 0x3 to 0xF are supported by the controller. The default value of 0x7 should not be altered in order to guarantee reliable operation with IEEE 802.3 compliant hardware.
20–21	—	Reserved
22–23	I/F Mode	This field determines the type of interface to which the MAC is connected. Its default is 00. See Table 14-17 for detailed settings. 00 Reserved 01 Nibble mode; used for the following mode(s): MII (10/100 Mbps) RMII (10/100 Mbps) 10 Byte mode 11 Reserved
24	PreAMRxEN	User defined preamble enable for received frames. This bit is cleared by default. 0 The MAC skips the Ethernet preamble without returning it. 1 The MAC recovers the received Ethernet preamble and passes it to the driver at the start of each received frame. If the preamble is less than 7 bytes, 0's are prepended to pad it to 7 bytes. Not applicable to RMII 10/100 modes.
25	PreAMTxEN	User defined preamble enable for transmitted frames. This bit is cleared by default. 0 The MAC generates a standard Ethernet preamble. 1 If a user-defined preamble has been passed to the MAC it is transmitted instead of the standard preamble. Otherwise the standard Ethernet preamble is generated. The Preamble Length field should be left at its default setting if a user-defined preamble is transmitted. Not applicable to RMII 10/100 modes.

Table 14-51. MACCFG2 Field Description (continued)

<table>
<tr><th>Bits</th><th>Name</th><th>Description</th></tr>
<tr><td>26</td><td>Huge Frame</td><td>Huge frame enable. This bit is cleared by default.
0 Limit the length of frames received to less than or equal to the maximum frame length value (MAXFRM[Maximum Frame]) and limit the length of frames transmitted to less than the maximum frame length.
See Section 14.6.7, “Buffer Descriptors,” for further details of buffer descriptor bit updating.
<table>
<tr><th>Frame type</th><th>Frame length</th><th>Packet truncation</th><th>BD[TR] set to 1</th></tr>
<tr><td>Receive or transmit</td><td>> maximum frame length</td><td>yes</td><td>yes</td></tr>
<tr><td>Receive</td><td>== maximum frame length</td><td>no</td><td>o</td></tr>
<tr><td>Transmit</td><td>= =maximum frame length</td><td>no</td><td>yes</td></tr>
<tr><td>Receive or transmit</td><td>< maximum frame length</td><td>no</td><td>no</td></tr>
</table>
1 Frames are transmitted and received regardless of their relationship to the maximum frame length. Note that if Huge Frame is cleared, the user must ensure that adequate buffer space is allocated for received frames. See Section 14.5.3.5.5, “Maximum Frame Length Register (MAXFRM),” for further information.</td></tr>
<tr><td>27</td><td>Length check</td><td>Length check. This bit is cleared by default.
0 No length field checking is performed.
1 The MAC checks the frame’s length field on receive to ensure it matches the actual data field length. Transmitted frames are not checked.</td></tr>
<tr><td>28</td><td>MPEN</td><td>Magic packet enable for Ethernet modes. This bit is cleared by default. MPEN should be enabled only after GRACEFUL RECEIVE STOP and GRACEFUL TRANSMIT STOP are completed successfully (in other words, transmission and reception have stopped).
0 Normal receive behavior on receive, or Magic Packet mode has exited with reception of a valid Magic Packet.
1 Commence Magic Packet detection by the MAC provided that frame reception is enabled in MACCFG1. In this mode the MAC ignores all received frames until the specific Magic Packet frame is received, at which point this bit is cleared by the eTSEC, and a maskable interrupt through IEVENTGg[MAG] occurs.</td></tr>
<tr><td>29</td><td>PAD/CRC</td><td>Pad and append CRC. This bit is cleared by default.This bit must be set when in half-duplex mode (MACCFG2[Full Duplex] is cleared).
0 Frames presented to the MAC have a valid length and contain a CRC.
1 The MAC pads all transmitted short frames and appends a CRC to every frame regardless of padding requirement.</td></tr>
<tr><td>30</td><td>CRC EN</td><td>CRC enable. If the configuration bit PAD/CRC ENABLE or the per-packet PAD/CRC ENABLE is set, CRC ENABLE is ignored. This bit is cleared by default.
0 Frames presented to the MAC have a valid length and contain a valid CRC.
1 The MAC appends a CRC on all frames. Clear this bit if frames presented to the MAC have a valid length and contain a valid CRC.</td></tr>
<tr><td>31</td><td>Full Duplex</td><td>Full duplex configure. This bit is cleared by default.
0 The MAC operates in half-duplex mode only.
1 The MAC operates in full-duplex mode.</td></tr>
</table>

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

14.5.3.5.3 Interpacket Gap/Interframe Gap Register (IPGIFG)

The IPGIFG register is written by the user.

Offset eTSEC1:0xB_0508; eTSEC2:0xB_1508 eTSEC3:0xB_2508 — Access: Read/Write

	0	1–7	8	9–15	16–23	24	25–31
R/W	—	Non-Back-to-Back Interpacket-Gap, Part 1	—	Non-Back-to-Back Interpacket-Gap, Part 2	Minimum IFG Enforcement	—	Back-to-Back Interpacket-Gap
Reset	0	1 0 0 0 0 0 0	0	1 1 0 0 0 0 0	0 1 0 1 0 0 0 0	0	1 1 0 0 0 0 0

Figure 14-47. IPGIFG Register Definition

Table 14-52. IPGIFG Field Descriptions

Bits	Name	Description
0	—	Reserved
1–7	Non-Back-to-Back Interpacket-Gap, Part 1	This is a programmable field representing the optional carrier sense window referenced in IEEE 802.3/4.2.3.2.1 ‘carrier deference’. If carrier is detected during the timing of IPGR1, the MAC defers to carrier. If, however, carrier becomes active after IPGR1, the MAC continues timing IPGR2 and transmits, knowingly causing a collision, thus ensuring fair access to medium. Its range of values is 0x00 to IPGR2. Its default is 0x40 (64d) which follows the two-thirds/one-third guideline.
8	—	Reserved
9–15	Non-Back-to-Back Interpacket-Gap, Part 2	This is a programmable field representing the non–back-to-back interpacket-gap in bits. Its default is 0x60 (96d), which represents the minimum IPG of 96 bits.
16–23	Minimum IFG Enforcement	This is a programmable field representing the minimum number of bits of IFG to enforce between frames. A frame is dropped whose IFG is less than that programmed. The default setting of 0x50 (80d) represents half of the nominal minimum IFG which is 160 bits.
24	—	Reserved
25–31	Back-to-Back Interpacket-Gap	This is a programmable field representing the IPG between back-to-back packets. This is the IPG parameter used exclusively in full-duplex mode and in half-duplex mode if two transmit packets are sent back-to-back. Set this field to the number of bits of IPG desired. The default setting of 0x60 (96d) represents the minimum IPG of 96 bits.

14.5.3.5.4 Half-Duplex Register (HAFDUP)

The HAFDUP register is written by the user.

Offset eTSEC1:0xB_050C; eTSEC2:0xB_150C eTSEC3:0xB_250C — Access: Read/Write

	0–7	8–11	12	13	14	15
R/W	—	Alternate BEB Truncation	Alt BEB	BP No BackOff	No BackOff	Excess Defer
Reset	0 0 0 0 0 0 0 0	1 0 1 0	0	0	0	1

	16–19	20 21	22			31
R/W	Retransmission Maximum	—	Collision Window			
Reset	1 1 1 1	0 0	0 0 0 0 1 1	0	1	1 1

Figure 14-48. Half-Duplex Register Definition

Table 14-53. HAFDUP Field Descriptions

Bits	Name	Description
0–7	—	Reserved
8–11	Alternate BEB Truncation	This field is used while ALTERNATE BINARY EXPONENTIAL BACKOFF ENABLE is set. The value programmed is substituted for the Ethernet standard value of ten. Its default is 0xA.
12	Alt BEB	Alternate binary exponential backoff. This bit is cleared by default. 0 The Tx MAC follows the standard binary exponential back off rule. 1 The Tx MAC uses the ALTERNATE BINARY EXPONENTIAL BACKOFF TRUNCATION setting instead of the 802.3 standard tenth collision. The standard specifies that any collision after the tenth uses one less than 210 as the maximum backoff time.
13	BP No BackOff	Back pressure no backoff. This bit is cleared by default. 0 The Tx MAC follows the binary exponential back off rule. 1 The Tx MAC immediately re-transmits, following a collision, during back pressure operation.
14	No BackOff	No backoff. This bit is cleared by default. 0 The Tx MAC follows the binary exponential back off rule. 1 The Tx MAC immediately re-transmits following a collision.
15	Excess Defer	Excessively deferred. This bit is set by default. 0 The Tx MAC aborts the transmission of a packet that is excessively deferred. 1 The Tx MAC allows the transmission of a packet that is excessively deferred.
16–19	Retransmission Maximum	This is a programmable field specifying the number of retransmission attempts following a collision before aborting the packet due to excessive collisions. The standard specifies the attempt limit to be 0xF (15d). Its default value is 0xF.
20–21	—	Reserved
22–31	Collision Window	This is a programmable field representing the slot time or collision window during which collisions occur in properly configured networks. Because the collision window starts at the beginning of transmission, the preamble and SFD are included. Its default of 0x37 (55d) corresponds to the count of frame bytes at the end of the window.

14.5.3.5.5 Maximum Frame Length Register (MAXFRM)

The MAXFRM register is written by the user.

Offset eTSEC1:0xB_0510; eTSEC2:0xB_1510 eTSEC3:0xB_2510 — Access: Read/Write

	0–15	16–31
R/W	—	Maximum Frame
Reset	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0

Figure 14-49. Maximum Frame Length Register Definition

Table 14-54. MAXFRM Descriptions

Bits	Name	Description
0–15	—	Reserved
16–31	Maximum Frame	By default this field is set to 0x0600 (1536 bytes). It sets the maximum Ethernet frame size in both the transmit and receive directions. (Refer to MACCFG2[Huge Frame].)Minimum value of MAXFRM is 64 bytes (0x0040). Maximum value is 9600 bytes (0x2580). Note that if MACCFG2[Huge Frame] = 0, the value of this field must be less than or equal to MRBLR[MRBL] × (minimum number of RxBDs per ring). See Section 14.5.3.5.2, “MAC Configuration 2 Register (MACCFG2),” Section 14.5.3.3.10, “Maximum Receive Buffer Length Register (MRBLR),” and Section 14.6.7.3, “Receive Buffer Descriptors (RxBD).”

14.5.3.5.6 MII Management Configuration Register (MIIMCFG)

The MIIMCFG register is written by the user to configure all MII management operations. Note that MII management hardware is shared by all eTSECs. Thus, only through the MIIM registers of eTSEC1 can external PHYs be accessed and configured.

Offset eTSEC1:0x2_4520 — Access: Read/Write

	0	1–26	27	28	29–31
R/W	Reset Mgmt	—	No Pre	—	MgmtClk
Reset	0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0	0	1 1 1

Figure 14-50. MII Management Configuration Register Definition

Table 14-55. MIIMCFG Field Descriptions

Bits	Name	Description
0	Reset Mgmt	Reset management. This bit is cleared by default. 0 Allow the MII MGMT to perform mgmt read/write cycles if requested through the host interface. 1 Reset the MII MGMT.
1–26	—	Reserved
27	No Pre	Preamble suppress. This bit is cleared by default. 0 The MII MGMT performs Mgmt read/write cycles with 32 clocks of preamble. 1 The MII MGMT suppresses preamble generation and reduces the Mgmt cycle from 64 clocks to 32 clocks. This is in accordance with IEEE 802.3/22.2.4.4.2.

Table 14-55. MIIMCFG Field Descriptions (continued)

Bits	Name	Description
28	—	Reserved
29–31	MgmtClk	This field determines the clock frequency of the MII management clock (EC_MDC). Its default value is 111. **Note:** The eTSEC system clock is derived from (CCB Clock)/2. 000 1/4 of the eTSEC system clock divided by 8 001 1/4 of the eTSEC system clock divided by 8 010 1/6 of the eTSEC system clock divided by 8 011 1/8 of the eTSEC system clock divided by 8 100 1/10 of the eTSEC system clock divided by 8 101 1/14 of the eTSEC system clock divided by 8 110 1/20 of the eTSEC system clock divided by 8 111 1/28 of the eTSEC system clock divided by 8

14.5.3.5.7 MII Management Command Register (MIIMCOM)

The MIIMCOM register is written by the user.

Offset eTSEC1:0x2_4524 Access: Read/Write

	0–29	30	31
R W	—	Scan Cycle	Read Cycle
Reset	All zeros		

Figure 14-51. MIIMCOM Register Definition

Table 14-56. MIIMCOM Descriptions

Bits	Name	Description
0–29	—	Reserved
30	Scan Cycle	Scan cycle. This bit is cleared by default. 0 Normal operation. 1 The MII management continuously performs read cycles. This is useful for monitoring link fail, for example.
31	Read Cycle	Read cycle. This bit is cleared by default but is not self-clearing once set. 0 Normal operation. 1 The MII management performs a single read cycle upon the transition of this bit from 0 to 1 using the PHY address (at MIIMADD[PHY Address]) and the register address (at MIIMADD[Register Address]). The 0-to-1 transition of this bit also causes the MIIMIND[Busy] bit to be set. The read is complete when the MIIMIND[Busy] bit clears. Data is returned in register MIIMSTAT[PHY Status].

14.5.3.5.8 MII Management Address Register (MIIMADD)

The MIIMADD register is written by the user.

Offset eTSEC1:0x2_4528 Access: Read/Write

	0–18	19–23	24–26	27–31
R/W	—	PHY Address	—	Register Address
Reset	All zeros			

Figure 14-52. MIIMADD Register Definition

Table 14-57. MIIMADD Field Descriptions

Bits	Name	Description
0–18	—	Reserved
19–23	PHY Address	This field represents the 5-bit PHY address field of Mgmt cycles. Up to 31 PHYs can be addressed (0 is reserved). Its default value is 0x00.
24–26	—	Reserved
27–31	Register Address	This field represents the 5-bit register address field of Mgmt cycles. Up to 32 registers can be accessed. Its default value is 0x00.

14.5.3.5.9 MII Management Control Register (MIIMCON)

MIIMCON is written by the user.

Offset eTSEC1:0x2_452C Access: Read/Write

	0–15	16–31
R/W	—	PHY Control
Reset	All zeros	

Figure 14-53. MII Mgmt Control Register Definition

Table 14-58. MIIMCON Field Descriptions

Bits	Name	Description
0–15	—	Reserved
16–31	PHY Control	If written, an MII Mgmt write cycle is performed using this 16-bit data, the pre-configured PHY address (at MIIMADD[PHY Address]) and the register address (at MIIMADD[Register Address]). Its default value is 0x0000.

14.5.3.5.10 MII Management Status Register (MIIMSTAT)

The MIIMSTAT register is read only by the user.

Offset eTSEC1:0x2_4530 Access: Read only

	0–15	16–31
R	—	PHY Status
W		
Reset	All zeros	

Figure 14-54. MIIMSTAT Register Definition

Table 14-59. MIIMSTAT Field Descriptions

Bits	Name	Description
0–15	—	Reserved
16–31	PHY Status	Following an MII Mgmt read cycle, the 16-bit data can be read from this location. Its default value is 0x0000.

14.5.3.5.11 MII Management Indicator Register (MIIMIND)

The MIIMIND register is read-only by the user.

Offset eTSEC1:0x2_4534 Access: Read only

	0–28	29	30	31
R	—	Not Valid	Scan	Busy
W				
Reset	All zeros			

Figure 14-55. MII Mgmt Indicator Register Definition

Table 14-60. MIIMIND Field Descriptions

Bits	Name	Description
0–28	—	Reserved
29	Not Valid	Not valid. 0 MII Mgmt read cycle has completed and the read data is valid. 1 MII Mgmt read cycle has not completed and the read data is not yet valid.
30	Scan	Scan in progress. 0 A scan operation (continuous MII Mgmt read cycles) is not in progress. 1 A scan operation (continuous MII Mgmt read cycles) is in progress.
31	Busy	Busy. 0 MII Mgmt block is not currently performing an MII Mgmt read or write cycle. 1 MII Mgmt block is currently performing an MII Mgmt read or write cycle.

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

14.5.3.5.12 Interface Status Register (IFSTAT)

Offset eTSEC1:0xB_053C; eTSEC2:0xB_153C eTSEC3:0xB_253C — Access: Read only

	0–21	22	23–31
R	—	Excess Defer	—
W			
Reset	All zeros		

Figure 14-56. Interface Status Register Definition

Table 14-61. IFSTAT Field Descriptions

Bits	Name	Description
0–21	—	Reserved
22	Excess Defer	Excessive transmission defer. This bit latches high and is cleared when read. This bit is cleared by default. 0 Normal operation. 1 A transmit frame has been excessively deferred (6,071 nibble-times in 100 Mbps modes or 24,287 bit-times in 10 Mbps modes)
23–31	—	Reserved

14.5.3.5.13 MAC Station Address Part 1 Register (MACSTNADDR1)

The MACSTNADDR1 register is written by the user. The value of the station address written into MACSTNADDR1 and MACSTNADDR2 is byte reversed from how it would appear in the DA field of a frame in memory. For example, for a station address of 0x1234_5678_ABCD, MACSTNADDR1 is set to 0xCDAB_7856 and MACSTNADDR2 is set to 0x3412_0000.

Offset eTSEC1:0xB_0540; eTSEC2:0xB_1540 eTSEC3:0xB_2540 — Access: Read/Write

	0–7	8–15	16–23	24–31
R	Station Address, 6th Octet	Station Address, 5th Octet	Station Address, 4th Octet	Station Address, 3rd Octet
W				
Reset	All zeros			

Figure 14-57. MAC Station Address Part 1 Register Definition

Table 14-62. MACSTNADDR1 Field Descriptions

Bit	Name	Description
0–7	Station Address, 6th Octet	This field holds the sixth octet of the station address. The sixth octet (station address bits 40–47) defaults to a value of 0x0.
8–15	Station Address, 5th Octet	This field holds the fifth octet of the station address. The fifth octet (station address bits 32–39) defaults to a value of 0x0.

Table 14-62. MACSTNADDR1 Field Descriptions (continued)

Bit	Name	Description
16–23	Station Address, 4th Octet	This field holds the fourth octet of the station address. The fourth octet (station address bits 24–31) defaults to a value of 0x0.
24–31	Station Address, 3rd Octet	This field holds the third octet of the station address. The third octet (station address bits 16–23) defaults to a value of 0x0.

14.5.3.5.14 MAC Station Address Part 2 Register (MACSTNADDR2)

The MACSTNADDR2 register is written by the user.

Offset eTSEC1:0xB_0544, eTSEC2:0xB_1544 eTSEC3:0xB_2544 — Access: Read/Write

	0–7	8–15	16–31
R/W	Station Address, 2nd Octet	Station Address, 1st Octet	—
Reset	All zeros		

Figure 14-58. MAC Station Address Part 2 Register Definition

Table 14-63. MACSTNADDR2 Field Descriptions

Bit	Name	Description
0–7	Station Address, 2nd Octet	This field holds the second octet of the station address. The second octet (station address bits 8–15) defaults to a value of 0x0.
8–15	Station Address, 1st Octet	This field holds the first octet of the station address. The first octet (station address bits 0–7) defaults to a value of 0x0.
16–31	—	Reserved

14.5.3.5.15 MAC Exact Match Address 1–15 Part 1 Registers (MAC01ADDR1–MAC15ADDR1)

The MAC01ADDR1–MAC15ADDR1 registers are written by the user with the unicast or multicast addresses aliasing the MAC. The value of the address written into MAC*x*ADDR1 and MAC*n*ADDR2 is byte reversed from how it would appear in the DA field of a frame in memory. For example, for a MAC address of 0x1234_5678_ABCD, MACnADDR1 is set to 0xCDAB_7856 and MACnADDR2 is set to 0x3412_0000. For any valid, non-zero MAC address received, exact match registers can be excluded individually by clearing them to all zero bytes.

Offset eTSEC1:0xB_0548 + 8×*n*; eTSEC2:0xB_1548 + 8×*n* eTSEC3:0xB_2548 + 8×*n* — Access: Read/Write

	0–7	8–15	16–23	24–31
R/W	Exact Match Address, 6th Octet	Exact Match Address, 5th Octet	Exact Match Address, 4th Octet	Exact Match Address, 3rd Octet
Reset	All zeros			

Figure 14-59. MAC Exact Match Address *n* Part 1 Register Definition

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Table 14-64. MAC*n*ADDR1 Field Descriptions

Bit	Name	Description
0–7	Exact Match Address, 6th Octet	Holds the sixth octet of the exact match address. The sixth octet (destination address bits 40–47) defaults to a value of 0x0.
8–15	Exact Match Address, 5th Octet	Holds the fifth octet of the exact match address. The fifth octet (destination address bits 32–39) defaults to a value of 0x0.
16–23	Exact Match Address, 4th Octet	Holds the fourth octet of the exact match address. The fourth octet (destination address bits 24–31) defaults to a value of 0x0.
24–31	Exact Match Address, 3rd Octet	Holds the third octet of the exact match address. The third octet (destination address bits 16–23) defaults to a value of 0x0.

14.5.3.5.16 MAC Exact Match Address 1–15 Part 2 Registers (MAC01ADDR2–MAC15ADDR2)

The MAC01ADDR2–MAC15ADDR2 registers are written by the user with the unicast or multicast addresses aliasing the MAC.

Offset eTSEC1:0xB_054C + 8 × *n*; eTSEC2:0xB_154C + 8 × *n*
eTSEC3:0xB_254C + 8 × *n*

Access: Read/Write

	0–7	8–15	16–31
R/W	Exact Match Address, 2nd Octet	Exact Match Address, 1st Octet	—
Reset	All zeros		

Figure 14-60. MAC Exact Match Address *x* Part 2 Register Definition

Table 14-65. MAC01ADDR2–MAC15ADDR2 Field Descriptions

Bit	Name	Description
0–7	Exact Match Address, 2nd Octet	This field holds the second octet of the exact match address. The second octet (destination address bits 8–15) defaults to a value of 0x0.
8–15	Exact Match Address, 1st Octet	This field holds the first octet of the exact match address. The first octet (destination address bits 0–7) defaults to a value of 0x0.
16–31	—	Reserved

14.5.3.6 MIB Registers

This section describes the MIB registers. The eTSEC RMON module has 37 separate statistics counters, which simply count or accumulate statistical events that occur as packets transmitted and received. These counters support RMON MIB group 1, RMON MIB group 2 if table counters, RMON MIB group 3, RMON MIB group 9, RMON MIB 2, and the 802.3 Ethernet MIB.

An interrupt can be generated upon any one counter's rollover condition through a carry interrupt output from the RMON. Each counter's rollover condition can be discretely masked from causing an interrupt by internal masking registers (CAM1/CAM2).

Each of the counter or carry mask registers is read/writeable. The carry registers are read/write-1-clear. In addition, setting ECNTRL[CLRCNT] automatically clears all the counter and carry registers. If ECNTRL[AUTOZ] is set, each counter and carry register is automatically cleared when read. The carry mask registers are unaffected by CLRCLNT and AUTOZ.

The majority of MIB counters are Ethernet-specific.

NOTE

RMON counters do not comprehend custom VLAN tagged frames. Affected counters include TRMGV, RMCA, RBCA, RXCF, RXPF, RXUO, RALN, RFLR, ROVR, RJBR, TMCA, TBCA, TXPF, TXCF. Specifically, custom VLAN tagged frames are not afforded the ability to be greater than 1518, as compared to the IEEE standard tagged frames.

The transmit/receive frame counters (TR64, TR127, TR255, TR511. TR1K, TRMAX, and TRMGV) do not increment for aborted frames (collision retry limit exceeded, late collision, underrun, EBERR, TxFIFO data error, frame truncated due to exceeding MAXFRM, or excessive deferral).

14.5.3.6.1 Transmit and Receive 64-Byte Frame Counter (TR64)

Offset eTSEC1:0xB_0680; eTSEC2:0xB_1680 eTSEC3:0xB_2680 — Access: Read/Write

	0–9	10–31
R/W	—	TR64
Reset	All zeros	

Figure 14-61. Transmit and Receive 64-Byte Frame Register Definition

Table 14-66. TR64 Field Descriptions

Bits	Name	Description
0–9	—	Reserved
10–31	TR64	Transmit and receive 64-byte frame counter—Increment for each good or bad frame transmitted and received which is 64 bytes in length, inclusive (excluding preamble and SFD but including FCS bytes).

14.5.3.6.2 Transmit and Receive 65- to 127-Byte Frame Counter (TR127)

Offset eTSEC1:0xB_0684; eTSEC2:0xB_1684 eTSEC3:0xB_2684 — Access: Read/Write

	0–9	10–31
R/W	—	TR127
Reset	All zeros	

Figure 14-62. Transmit and Receive 65- to 127-Byte Frame Register Definition

Table 14-67. TR127 Field Descriptions

Bits	Name	Description
0–9	—	Reserved
10–31	TR127	Transmit and receive 65- to 127-byte frame counter—Increments for each good or bad frame transmitted and received which is 65–127 bytes in length, inclusive (excluding preamble and SFD but including FCS bytes).

14.5.3.6.3 Transmit and Receive 128- to 255-Byte Frame Counter (TR255)

Offset eTSEC1:0xB_0688, eTSEC2:0xB_1688 eTSEC3:0xB_2688 — Access: Read/Write

	0–9	10–31
R/W	—	TR255
Reset	All zeros	

Figure 14-63. Transmit and Received 128- to 255-Byte Frame Register Definition

Table 14-68. TR255 Field Descriptions

Bits	Name	Description
0–9	—	Reserved
10–31	TR255	Transmit and receive 128- to 255-byte frame counter—Increments for each good or bad frame transmitted and received which is 128–255 bytes in length, inclusive (excluding preamble and SFD but including FCS bytes).

14.5.3.6.4 Transmit and Receive 256- to 511-Byte Frame Counter (TR511)

Offset eTSEC1:0xB_068C; eTSEC2:0xB_168C eTSEC3:0xB_268C — Access: Read/Write

	0–9	10–31
R/W	—	TR511
Reset	All zeros	

Figure 14-64. Transmit and Received 256- to 511-Byte Frame Register Definition

Table 14-69. TR511 Field Descriptions

Bits	Name	Description
0–9	—	Reserved
10–31	TR511	Increments for each good or bad frame transmitted and received which is 256–511 bytes in length, inclusive (excluding preamble and SFD but including FCS bytes).

14.5.3.6.5 Transmit and Receive 512- to 1023-Byte Frame Counter (TR1K)

Offset eTSEC1:0xB_0690; eTSEC2:0xB_1690 eTSEC3:0xB_2690 — Access: Read/Write

	0–9	10–31
R/W	—	TR1K
Reset	All zeros	

Figure 14-65. Transmit and Received 512- to 1023-Byte Frame Register Definition

Table 14-70. TR1K Field Descriptions

Bits	Name	Description
0–9	—	Reserved
10–31	TR1K	Increments for each good or bad frame transmitted and received which is 512–1023 bytes in length, inclusive (excluding preamble and SFD but including FCS bytes).

14.5.3.6.6 Transmit and Receive 1024- to 1518-Byte Frame Counter (TRMAX)

Offset eTSEC1:0xB_0694; eTSEC2:0xB_1694 eTSEC3:0xB_2694 — Access: Read/Write

	0–9	10–31
R/W	—	TRMAX
Reset	All zeros	

Figure 14-66. Transmit and Received 1024- to 1518-Byte Frame Register Definition

Table 14-71. TRMAX Field Descriptions

Bits	Name	Description
0–9	—	Reserved
10–31	TRMAX	Increments for each good or bad frame transmitted and received which is 1024–1518 bytes in length, inclusive (excluding preamble and SFD but including FCS bytes).

14.5.3.6.7 Transmit and Receive 1519- to 1522-Byte VLAN Frame Counter (TRMGV)

Offset eTSEC1:0xB_0698; eTSEC2:0xB_1698 eTSEC3:0xB_2698 — Access: Read/Write

	0–9	10–31
R/W	—	TRMGV
Reset	All zeros	

Figure 14-67. Transmit and Received 1519- to 1522-Byte VLAN Frame Register Definition

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Table 14-72. TRMGV Field Descriptions

Bits	Name	Description
0–9	—	Reserved
10–31	TRMGV	Increments for each good or bad frame transmitted and received which is 1519–1522 bytes in length, inclusive (excluding preamble and SFD but including FCS bytes).

14.5.3.6.8 Receive Byte Counter (RBYT)

Offset eTSEC1:0xB_069C, eTSEC2:0xB_169C eTSEC3:0xB_269C — Access: Read/Write

	0 … 31
R/W	RBYT
Reset	All zeros

Figure 14-68. Receive Byte Counter Register Definition

Table 14-73. RBYT Field Descriptions

Bits	Name	Description
0–31	RBYT	Receive byte counter The statistic counter register increments by the byte count of frames received, including those in bad packets, excluding preamble and SFD but including FCS bytes.

14.5.3.6.9 Receive Packet Counter (RPKT)

Offset eTSEC1:0xB_06A0; eTSEC2:0xB_16A0 eTSEC3:0xB_26A0 — Access: Read/Write

	0 … 9	10 … 31
R/W	—	RPKT
Reset	All zeros	

Figure 14-69. Receive Packet Counter Register Definition

Table 14-74. RPKT Field Descriptions

Bits	Name	Description
0–9	—	Reserved
10–31	RPKT	Receive packet counter Increments for each frame received packet (including bad packets, all unicast, broadcast, and multicast packets).

14.5.3.6.10 Receive FCS Error Counter (RFCS)

Offset eTSEC1:0xB_06A4; eTSEC2:0xB_16A4 eTSEC3:0xB_26A4 — Access: Read/Write

	0–15	16–31
R/W	—	RFCS
Reset	All zeros	

Figure 14-70. Receive FCS Error Counter Register Definition

Table 14-75. RFCS Field Descriptions

Bits	Name	Description
0–15	—	Reserved
16–31	RFCS	Receive FCS error counter In Ethernet mode, increments for each frame received that has an integral 64–1518 length and contains a frame check sequence error.

14.5.3.6.11 Receive Multicast Packet Counter (RMCA)

Offset eTSEC1:0xB_06A8, eTSEC2:0xB_16A8 eTSEC3:0xB_26A8 — Access: Read/Write

	0–9	10–31
R/W	—	RMCA
Reset	All zeros	

Figure 14-71. Receive Multicast Packet Counter Register Definition

Table 14-76. RMCA Field Descriptions

Bits	Name	Description
0–9	—	Reserved
10–31	RMCA	Receive multicast packet counter Increments for each multicast frame with valid CRC and of lengths 64 to 1518 (non VLAN) or 1522 (VLAN), excluding broadcast frames. This count does not include range/length errors.

14.5.3.6.12 Receive Broadcast Packet Counter (RBCA)

Offset eTSEC1:0xB_06AC; eTSEC2:0xB_16AC eTSEC3:0xB_26AC — Access: Read/Write

	0–9	10–31
R/W	—	RBCA
Reset	All zeros	

Figure 14-72. Receive Broadcast Packet Counter Register Definition

Table 14-77. RBCA Field Descriptions

Bits	Name	Description
0–9	—	Reserved
10–31	RBCA	Receive broadcast packet counter Increments for each broadcast frame with valid CRC and of lengths 64 to 1518 (non VLAN) or 1522 (VLAN), excluding multicast frames. Does not include range/length errors.

14.5.3.6.13 Receive Control Frame Packet Counter (RXCF)

Offset eTSEC1:0xB_06B0; eTSEC2:0xB_16B0 eTSEC3:0xB_26B0 — Access: Read/Write

	0–15	16–31
R/W	—	RXCF
Reset	All zeros	

Figure 14-73. Receive Control Frame Packet Counter Register Definition

Table 14-78. RXCF Field Descriptions

Bits	Name	Description
0–15	—	Reserved
16–31	RXCF	Receive control frame packet counter Increments for each MAC control frame received (PAUSE and unsupported) with valid CRC and of lengths 64 to 1518 (non VLAN) or 1522 (VLAN).

14.5.3.6.14 Receive Pause Frame Packet Counter (RXPF)

Offset eTSEC1:0xB_06B4; eTSEC2:0xB_16B4 eTSEC3:0xB_26B4 — Access: Read/Write

	0–15	16–31
R/W	—	RXPF
Reset	All zeros	

Figure 14-74. Receive Pause Frame Packet Counter Register Definition

Table 14-79. RXPF Field Descriptions

Bits	Name	Description
0–15	—	Reserved
16–31	RXPF	Receive PAUSE frame packet counter. Increments each time a PAUSE MAC control frame is received with valid CRC and of lengths 64 to 1518 (non VLAN) or 1522 (VLAN).

14.5.3.6.15 Receive Unknown Opcode Packet Counter (RXUO)

Offset eTSEC1:0xB_06B8; eTSEC2:0xB_16B8 eTSEC3:0xB_26B8 — Access: Read/Write

	0–15	16–31
R/W	—	RXUO
Reset	All zeros	

Figure 14-75. Receive Unknown OPCode Packet Counter Register Definition

Table 14-80. RXUO Field Descriptions

Bits	Name	Description
0–15	—	Reserved
16–31	RXUO	Receive unknown opcode counter. Increments each time a MAC control frame is received which contains an opcode other than PAUSE, but the frame has valid CRC and length 64 to 1518 (non VLAN) or 1522 (VLAN).

14.5.3.6.16 Receive Alignment Error Counter (RALN)

Offset eTSEC1:0xB_06BC; eTSEC2:0xB_16BC eTSEC3:0xB_26BC — Access: Read/Write

	0–15	16–31
R/W	—	RALN
Reset	All zeros	

Figure 14-76. Receive Alignment Error Counter Register Definition

Table 14-81. RALN Field Descriptions

Bits	Name	Description
0–15	—	Reserved
16–31	RALN	Receive alignment error counter. Increments for each received frame from 64 to 1518 (non VLAN) or 1522 (VLAN) which contains an invalid FCS and is not an integral number of bytes.

14.5.3.6.17 Receive Frame Length Error Counter (RFLR)

Offset eTSEC1:0xB_06C0; eTSEC2:0xB_16C0 eTSEC3:0xB_26C0 — Access: Read/Write

	0–15	16–31
R/W	—	RFLR
Reset	All zeros	

Figure 14-77. Receive Frame Length Error Counter Register Definition

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Table 14-82. RFLR Field Descriptions

Bits	Name	Description
0–15	—	Reserved
16–31	RFLR	Receive frame length error counter. Increments for each frame received in which the 802.3 length field did not match the number of data bytes actually received (46–1500 bytes). The counter does not increment if the length field is not a valid 802.3 length, such as an Ethertype value.

14.5.3.6.18 Receive Code Error Counter (RCDE)

Offset eTSEC1:0xB_06C4, eTSEC2:0xB_16C4 eTSEC3:0xB_26C4 — Access: Read/Write

	0–15	16–31
R/W	—	RCDE
Reset	All zeros	

Figure 14-78. Receive Code Error Counter Register Definition

Table 14-83. RCDE Field Descriptions

Bits	Name	Description
0–15	—	Reserved
16–31	RCDE	Receive code error counter. Increments each time a valid carrier is present and at least one invalid data symbol is detected.

14.5.3.6.19 Receive Carrier Sense Error Counter (RCSE)

Offset eTSEC1:0xB_06C8; eTSEC2:0xB_16C8 eTSEC3:0xB_26C8 — Access: Read/Write

	0–15	16–31
R/W	—	RCSE
Reset	All zeros	

Figure 14-79. Receive Carrier Sense Error Counter Register Definition

Table 14-84. RCSE Field Descriptions

Bits	Name	Description
0–15	—	Reserved
16–31	RCSE	Receive false carrier counter. Counts the number of times that the carrier sense condition was lost or never asserted when attempting to transmit a frame on a particular interface. The count represented by an instance of this object is incremented at most once per transmission attempt, even if the carrier sense condition fluctuates during a transmission attempt. The event is reported along with the statistics generated on the next received frame, as defined by a 1 on TSEC*n*_RX_ER and an 0xE on TSEC*n*_RXD. Only one false carrier condition can be detected and logged between frames.

14.5.3.6.20 Receive Undersize Packet Counter (RUND)

Offset eTSEC1:0xB_06CC, eTSEC2:0xB_16CC eTSEC3:0xB_26CC — Access: Read/Write

	0–15	16–31
R/W	—	RUND
Reset	All zeros	

Figure 14-80. Receive Undersize Packet Counter Register Definition

Table 14-85. RUND Field Descriptions

Bits	Name	Description
0–15	—	Reserved
16–31	RUND	Receive undersize packet counter. Increments each time a frame is received which is less than 64 bytes in length and contains a valid FCS and were otherwise well formed. This count does not include range length errors.

14.5.3.6.21 Receive Oversize Packet Counter (ROVR)

Offset eTSEC1:0xB_06D0; eTSEC2:0xB_16D0 eTSEC3:0xB_26D0 — Access: Read/Write

	0–15	16–31
R/W	—	ROVR
Reset	All zeros	

Figure 14-81. Receive Oversize Packet Counter Register Definition

Table 14-86. ROVR Field Descriptions

Bits	Name	Description
0–15	—	Reserved
16–31	ROVR	Receive oversize packet counter. Increments each time a frame is received which exceeded 1518 (non VLAN) or 1522 (VLAN) and contains a valid FCS and was otherwise well formed.

14.5.3.6.22 Receive Fragments Counter (RFRG)

Offset eTSEC1:0xB_06D4; eTSEC2:0xB_16D4 eTSEC3:0xB_26D4 — Access: Read/Write

	0–15	16–31
R/W	—	RFRG
Reset	All zeros	

Figure 14-82. Receive Fragments Counter Register Definition

Table 14-87. RFRG Field Descriptions

Bits	Name	Description
0–15	—	Reserved
16–31	RFRG	Receive fragments counter. Increments for each frame received which is less than 64 bytes in length and contains an invalid FCS. This includes integral and non-integral lengths.

14.5.3.6.23 Receive Jabber Counter (RJBR)

Offset eTSEC1:0xB_06D8; eTSEC2:0xB_16D8 eTSEC3:0xB_26D8 — Access: Read/Write

	0–15	16–31
R/W	—	RJBR
Reset	All zeros	

Figure 14-83. Receive Jabber Counter Register Definition

Table 14-88. RJBR Field Descriptions

Bits	Name	Description
0–15	—	Reserved
16–31	RJBR	Receive jabber counter. Increments for frames received which exceed 1518 (non VLAN) or 1522 (VLAN) bytes and contain an invalid FCS. This includes alignment errors.

14.5.3.6.24 Receive Dropped Packet Counter (RDRP)

Offset eTSEC1:0xB_06DC; eTSEC2:0xB_16DC eTSEC3:0xB_26DC — Access: Read/Write

	0–15	16–31
R/W	—	RDRP
Reset	All zeros	

Figure 14-84. Receive Dropped Packet Counter Register Definition

Table 14-89. RDRP Field Descriptions

Bits	Name	Description
0–15	—	Reserved
16–31	RDRP	Receive dropped packets counter. Increments for frames received which are streamed to system but are later dropped due to lack of system resources.

14.5.3.6.25 Transmit Byte Counter (TBYT)

Offset eTSEC1:0xB_06E0; eTSEC2:0xB_16E0 eTSEC3:0xB_26E0 — Access: Read/Write

	0–31
R/W	TBYT
Reset	All zeros

Figure 14-85. Transmit Byte Counter Register Definition

Table 14-90. TBYT Field Descriptions

Bits	Name	Description
0–31	TBYT	Transmit byte counter. Increments by the number of bytes that were put on the wire including fragments of frames that were involved with collisions. This count does not include preamble/SFD or jam bytes. Note that the value of TBYT may be greater than the actual number of bytes transmitted if the frame is truncated because it exceeds MAXFRM.

14.5.3.6.26 Transmit Packet Counter (TPKT)

Offset eTSEC1:0xB_06E4; eTSEC2:0xB_16E4 eTSEC3:0xB_26E4 — Access: Read/Write

	0–9	10–31
R/W	—	TPKT
Reset	All zeros	

Figure 14-86. Transmit Packet Counter Register Definition

Table 14-91. TPKT Field Descriptions

Bits	Name	Description
0–9	—	Reserved
10–31	TPKT	Transmit packet counter. Increments for each transmitted packet (including bad packets, excessive deferred packets, excessive collision packets, late collision packets, all unicast, broadcast, and multicast packets).

14.5.3.6.27 Transmit Multicast Packet Counter (TMCA)

Offset eTSEC1:0xB_06E8, eTSEC2:0xB_16E8 eTSEC3:0xB_26E8 — Access: Read/Write

	0–9	10–31
R/W	—	TMCA
Reset	All zeros	

Figure 14-87. Transmit Multicast Packet Counter Register Definition

Table 14-92. TMCA Field Descriptions

Bits	Name	Description
0–9	—	Reserved
10–31	TMCA	Transmit multicast packet counter. Increments for each multicast valid frame transmitted (excluding broadcast frames) with valid CRC and of lengths 64 to 1518 (non VLAN) or 1522 (VLAN).

14.5.3.6.28 Transmit Broadcast Packet Counter (TBCA)

Offset eTSEC1:0xB_06EC; eTSEC2:0xB_16EC eTSEC3:0xB_26EC — Access: Read/Write

	0–9	10–31
R/W	—	TBCA
Reset	All zeros	

Figure 14-88. Transmit Broadcast Packet Counter Register Definition

Table 14-93. TBCA Field Descriptions

Bits	Name	Description
0–9	—	Reserved
10–31	TBCA	Transmit broadcast packet counter. Increments for each broadcast frame transmitted (excluding multicast frames) with valid CRC and of lengths 64 to 1518 (non VLAN) or 1522 (VLAN).

14.5.3.6.29 Transmit Pause Control Frame Counter (TXPF)

Offset eTSEC1:0xB_06F0; eTSEC2:0xB_16F0 eTSEC3:0xB_26F0 — Access: Read/Write

	0–15	16–31
R/W	—	TXPF
Reset	All zeros	

Figure 14-89. Transmit Pause Control Frame Counter Register Definition

Table 14-94. TXPF Field Descriptions

Bits	Name	Description
0–15	—	Reserved
16–31	TXPF	Transmit PAUSE frame packet counter. Increments each time a valid PAUSE MAC control frame is transmitted with valid CRC and of lengths 64 to 1518 (non VLAN) or 1522 (VLAN).

14.5.3.6.30 Transmit Deferral Packet Counter (TDFR)

Offset eTSEC1:0xB_06F4; eTSEC2:0xB_16F4 eTSEC3:0xB_26F4 — Access: Read/Write

	0–19	20–31
R/W	—	TDFR
Reset	All zeros	

Figure 14-90. Transmit Deferral Packet Counter Register Definition

Table 14-95. TDFR Field Descriptions

Bits	Name	Description
0–19	—	Reserved
20–31	TDFR	Transmit deferral packet counter. Increments for each frame, which was deferred on its first transmission attempt. This count does not include frames involved in collisions.

14.5.3.6.31 Transmit Excessive Deferral Packet Counter (TEDF)

Offset eTSEC1:0xB_06F8; eTSEC2:0xB_16F8 eTSEC3:0xB_26F8 — Access: Read/Write

	0–19	20–31
R/W	—	TEDF
Reset	All zeros	

Figure 14-91. Transmit Excessive Deferral Packet Counter Register Definition

Table 14-96. TEDF Field Descriptions

Bits	Name	Description
0–19	—	Reserved
20–31	TEDF	Transmit excessive deferral packet counter. Increments for frames aborted which were deferred for an excessive period of time (3036 byte times).

14.5.3.6.32 Transmit Single Collision Packet Counter (TSCL)

Offset eTSEC1:0xB_06FC; eTSEC2:0xB_16FC eTSEC3:0xB_26FC — Access: Read/Write

	0–19	20–31
R/W	—	TSCL
Reset	All zeros	

Figure 14-92. Transmit Single Collision Packet Counter Register Definition

Table 14-97. TSCL Field Descriptions

Bits	Name	Description
0–19	—	Reserved
20–31	TSCL	Transmit single collision packet counter. Increments for each frame transmitted which experienced exactly one collision during transmission.

14.5.3.6.33 Transmit Multiple Collision Packet Counter (TMCL)

Offset eTSEC1:0xB_0700; eTSEC2:0xB_1700 eTSEC3:0xB_2700 — Access: Read/Write

	0–19	20–31
R/W	—	TMCL
Reset	All zeros	

Figure 14-93. Transmit Multiple Collision Packet Counter Register Definition

Table 14-98. TMCL Field Descriptions

Bits	Name	Description
0–19	—	Reserved
20–31	TMCL	Transmit multiple collision packet counter. Increments for each frame transmitted which experienced 2–15 collisions (including any late collisions) during transmission as defined using the Half_Duplex[RETRANSMISSION MAXIMUM] field.

14.5.3.6.34 Transmit Late Collision Packet Counter (TLCL)

Offset eTSEC1:0xB_0704, eTSEC2:0xB_1704 eTSEC3:0xB_2704 — Access: Read/Write

	0–19	20–31
R/W	—	TLCL
Reset	All zeros	

Figure 14-94. Transmit Late Collision Packet Counter Register Definition

Table 14-99. TLCL Field Descriptions

Bits	Name	Description
0–19	—	Reserved
20–31	TLCL	Transmit late collision packet counter. Increments for each frame transmitted which experienced a late collision during a transmission attempt. Late collisions are defined using the collision window field of the half-duplex [26–31] register.

14.5.3.6.35 Transmit Excessive Collision Packet Counter (TXCL)

Offset eTSEC1:0xB_0708; eTSEC2:0xB_1708 eTSEC3:0xB_2708 Access: Read/Write

	0–19	20–31
R/W	—	TXCL
Reset	All zeros	

Figure 14-95. Transmit Excessive Collision Packet Counter Register Definition

Table 14-100. TXCL Field Descriptions

Bits	Name	Description
0–19	—	Reserved
20–31	TXCL	Transmit excessive collision packet counter. Increments for each frame that experienced 16 collisions during transmission and was aborted.

14.5.3.6.36 Transmit Total Collision Counter (TNCL)

Offset eTSEC1:0xB_070C; eTSEC2:0xB_170C eTSEC3:0xB_270C Access: Read/Write

	0–19	20–31
R/W	—	TNCL
Reset	All zeros	

Figure 14-96. Transmit Total Collision Counter Register Definition

Table 14-101. TNCL Field Descriptions

Bits	Name	Description
0–19	—	Reserved
20–31	TNCL	Transmit total collision counter. Increments by the number of collisions experienced during the transmission of a frame as defined as the simultaneous presence of signals on the DO and RD circuits (That is, transmitting and receiving at the same time). **Note:** This count does not include collisions that result in an excessive collision condition.

14.5.3.6.37 Transmit Drop Frame Counter (TDRP)

Offset eTSEC1:0xB_0714; eTSEC2:0xB_1714 eTSEC3:0xB_2714 Access: Read/Write

	0–15	16–31
R/W	—	TDRP
Reset	All zeros	

Figure 14-97. Transmit Drop Frame Counter Register Definition

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Table 14-102. TDRP Field Descriptions

Bits	Name	Description
0–15	—	Reserved
16–31	TDRP	Transmit drop frame counter. Increments each time a memory error or an underrun has occurred.

14.5.3.6.38 Transmit Jabber Frame Counter (TJBR)

Offset eTSEC1:0xB_0718; eTSEC2:0xB_1718 eTSEC3:0xB_2718 — Access: Read/Write

	0–19	20–31
R/W	—	TJBR
Reset	All zeros	

Figure 14-98. Transmit Jabber Frame Counter Register Definition

Table 14-103. TJBR Field Descriptions

Bits	Name	Description
0–19	—	Reserved
20–31	TJBR	Transmit jabber frame counter. Increments for each oversized transmitted frame with an incorrect FCS value.

14.5.3.6.39 Transmit FCS Error Counter (TFCS)

Offset eTSEC1:0xB_071C, eTSEC2:0xB_171C eTSEC3:0xB_271C — Access: Read/Write

	0–19	20–31
R/W	—	TFCS
Reset	All zeros	

Figure 14-99. Transmit FCS Error Counter Register Definition

Table 14-104. TFCS Field Descriptions

Bits	Name	Description
0–19	—	Reserved
20–31	TFCS	Transmit FCS error counter. Increments for every valid sized packet with an incorrect FCS value.

14.5.3.6.40 Transmit Control Frame Counter (TXCF)

Offset eTSEC1:0xB_0720; eTSEC2:0xB_1720 eTSEC3:0xB_2720 Access: Read/Write

	0–19	20–31
R/W	—	TXCF
Reset	All zeros	

Figure 14-100. Transmit Control Frame Counter Register Definition

Table 14-105. TXCF Field Descriptions

Bits	Name	Description
0–19	—	Reserved
20–31	TXCF	Transmit control frame counter. Increments for every control frame with valid CRC and of lengths 64 to 1518 (non VLAN) or 1522 (VLAN).

14.5.3.6.41 Transmit Oversize Frame Counter (TOVR)

Offset eTSEC1:0xB_0724; eTSEC2:0xB_1724 eTSEC3:0xB_2724 Access: Read/Write

	0–19	20–31
R/W	—	TOVR
Reset	All zeros	

Figure 14-101. Transmit Oversized Frame Counter Register Definition

Table 14-106. TOVR Field Descriptions

Bits	Name	Description
0–19	—	Reserved
20–31	TOVR	Transmit oversize frame counter. Increments each time a frame is transmitted ^M which exceeded 1518 (non VLAN) or 1522 (VLAN) with a correct FCS value.

14.5.3.6.42 Transmit Undersize Frame Counter (TUND)

Offset eTSEC1:0xB_0728; eTSEC2:0xB_1728 eTSEC3:0xB_2728 Access: Read/Write

	0–19	20–31
R/W	—	TUND
Reset	All zeros	

Figure 14-102. Transmit Undersize Frame Counter Register Definition

Table 14-107. TUND Field Descriptions

Bits	Name	Description
0–19	—	Reserved
20–31	TUND	Transmit undersize frame counter. Increments for every frame less then 64 bytes, with a correct FCS value.

14.5.3.6.43 Transmit Fragment Counter (TFRG)

Offset eTSEC1:0xB_072C; eTSEC2:0xB_172C eTSEC3:0xB_272C — Access: Read/Write

	0–19	20–31
R/W	—	TFRG
Reset	All zeros	

Figure 14-103. Transmit Fragment Counter Register Definition

Table 14-108. TFRG Field Descriptions

Bits	Name	Description
0–19	—	Reserved
20–31	TFRG	Transmit fragment counter. Increments for every frame less then 64 bytes, with an incorrect FCS value.

14.5.3.6.44 Carry Register 1 (CAR1)

Carry register bits are cleared on carry register writes when the respective bits are set.

Offset eTSEC1:0xB_0730; eTSEC2:0xB_1730 eTSEC3:0xB_2730 — Access: Special

	0	1	2	3	4	5	6	7–13	14	15
R	C1 64	C1 127	C1 255	C1 511	C1 1K	C1 MAX	C1 MGV	—	C1 REJ	C1 RBY
W	w1c	w1c	w1c	w1c	w1c	w1c	w1c		w1c	w1c
Reset	All zeros									

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	C1 RPK	C1 RFC	C1 RMC	C1 RBC	C1 RXC	C1 RXP	C1 RXU	C1 RAL	C1 RFL	C1 RCD	C1 RCS	C1 RUN	C1 ROV	C1 RFR	C1 RJB	C1 RDR
W	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
Reset	All zeros															

Figure 14-104. Carry Register 1 (CAR1) Register Definition

Table 14-109. CAR1 Field Descriptions

Bits	Name	Description
0	C164	Carry register 1 TR64 counter carry bit
1	C1127	Carry register 1 TR127 counter carry bit

Table 14-109. CAR1 Field Descriptions (continued)

Bits	Name	Description
2	C1255	Carry register 1 TR255 counter carry bit
3	C1511	Carry register 1 TR511 counter carry bit
4	C11K	Carry register 1 TR1K counter carry bit
5	C1MAX	Carry register 1 TRMAX counter carry bit
6	C1MGV	Carry register 1 TRMGV counter carry bit
7–13	—	Reserved
14	C1REJ	Carry register 1 RREJ counter carry bit
15	C1RBY	Carry register 1 RBYT counter carry bit
16	C1RPK	Carry register 1 RPKT counter carry bit
17	C1RFC	Carry register 1 RFCS counter carry bit
18	C1RMC	Carry register 1 RMCA counter carry bit
19	C1RBC	Carry register 1 RBCA counter carry bit
20	C1RXC	Carry register 1 RXCF counter carry bit
21	C1RXP	Carry register 1 RXPF counter carry bit
22	C1RXU	Carry register 1 RXUO counter carry bit
23	C1RAL	Carry register 1 RALN counter carry bit
24	C1RFL	Carry register 1 RFLR counter carry bit
25	C1RCD	Carry register 1 RCDE counter carry bit
26	C1RCS	Carry register 1 RCSE counter carry bit
27	C1RUN	Carry register 1 RUND counter carry bit
28	C1ROV	Carry register 1 ROVR counter carry bit
29	C1RFR	Carry register 1 RFRG counter carry bit
30	C1RJB	Carry register 1 RJBR counter carry bit
31	C1RDR	Carry register 1 RDRP counter carry bit

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

14.5.3.6.45 Carry Register 2 (CAR2)

Offset eTSEC1:0xB_0734; eTSEC2:0xB_1734 eTSEC3:0xB_2734 — Access: Special

	0–11	12	13	14	15
R	—	C2 TJB	C2 TFC	C2 TCF	C2 TOV
W		w1c	w1c	w1c	w1c
Reset	All zeros				

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	C2 TUN	C2 TFG	C2 TBY	C2 TPK	C2 TMC	C2 TBC	C2 TPF	C2 TDF	C2 TED	C2 TSC	C2 TMA	C2 TLC	C2 TXC	C2 TNC	—	C2 TDP
W	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c		w1c
Reset	All zeros															

Figure 14-105. Carry Register 2 (CAR2) Register Definition

Carry register bits are cleared on carry register write when the respective bits are set.

Table 14-110. CAR2 Field Descriptions

Bits	Name	Description
0–11	—	Reserved
12	C2TJB	Carry register 2 TJBR counter carry bit
13	C2TFC	Carry register 2 TFCS counter carry bit
14	C2TCF	Carry register 2 TXCF counter carry bit
15	C2TOV	Carry register 2 TOVR counter carry bit
16	C2TUN	Carry register 2 TUND counter carry bit
17	C2TFG	Carry register 2 TFRG counter carry bit
18	C2TBY	Carry register 2 TBYT counter carry bit
19	C2TPK	Carry register 2 TPKT counter carry bit
20	C2TMC	Carry register 2 TMCA counter carry bit
21	C2TBC	Carry register 2 TBCA counter carry bit
22	C2TPF	Carry register 2 TXPF counter carry bit
23	C2TDF	Carry register 2 TDFR counter carry bit
24	C2TED	Carry register 2 TEDF counter carry bit
25	C2TSC	Carry register 2 TSCL counter carry bit
26	C2TMA	Carry register 2 TMCL counter carry bit
27	C2TLC	Carry register 2 TLCL counter carry bit
28	C2TXC	Carry register 2 TXCL counter carry bit
29	C2TNC	Carry register 2 TNCL counter carry bit

Table 14-110. CAR2 Field Descriptions (continued)

Bits	Name	Description
30	—	Reserved, should be cleared
31	C2TDP	Carry register 2 TDRP counter carry bit

14.5.3.6.46 Carry Mask Register 1 (CAM1)

While one of the below mask bits are cleared, the corresponding carry bit in CAR1 is allowed to cause interrupt indications in register IEVENTG*g*[MSRO]. These bits all default to a set state.

Offset eTSEC1:0xB_0738; eTSEC2:0xB_1738 eTSEC3:0xB_2738 — Access: Read/Write

	0	1	2	3	4	5	6	7						13	14	15
R/W	M1 64	M1 127	M1 255	M1 511	M1 1K	M1 MAX	M1 MGV	—							M1 REJ	M1 RBY
Reset	1	1	1	1	1	1	1	0	0	0	0	0	0	0	1	1

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R/W	M1 RPK	M1 RFC	M1 RMC	M1 RBC	M1 RXC	M1 RXP	M1 RXU	M1 RAL	M1 RFL	M1 RCD	M1 RCS	M1 RUN	M1 ROV	M1 RFR	M1 RJB	M1 RDR
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Figure 14-106. Carry Mask Register 1 (CAM1) Register Definition

Table 14-111. CAM1 Field Descriptions

Bits	Name	Description
0	M164	Mask register 1 TR64 counter carry bit mask
1	M1127	Mask register 1 TR127 counter carry bit mask
2	M1255	Mask register 1 TR255 counter carry bit mask
3	M1511	Mask register 1 TR511 counter carry bit mask
4	M11K	Mask register 1 TR1K counter carry bit mask
5	M1MAX	Mask register 1 TRMAX counter carry bit mask
6	M1MGV	Mask register 1 TRMGV counter carry bit mask
7–13	—	Reserved
14	M1REJ	Mask register 1 RREJ counter carry bit mask
15	M1RBY	Mask register 1 RBYT counter carry bit mask
16	M1RPK	Mask register 1 RPKT counter carry bit mask
17	M1RFC	Mask register 1 RFCS counter carry bit mask
18	M1RMC	Mask register 1 RMCA counter carry bit mask
19	M1RBC	Mask register 1 RBCA counter carry bit mask
20	M1RXC	Mask register 1 RXCF counter carry bit mask

Table 14-111. CAM1 Field Descriptions (continued)

Bits	Name	Description
21	M1RXP	Mask register 1 RXPF counter carry bit mask
22	M1RXU	Mask register 1 RXUO counter carry bit mask
23	M1RAL	Mask register 1 RALN counter carry bit mask
24	M1RFL	Mask register 1 RFLR counter carry bit mask
25	M1RCD	Mask register 1 RCDE counter carry bit mask
26	M1RCS	Mask register 1 RCSE counter carry bit mask
27	M1RUN	Mask register 1 RUND counter carry bit mask
28	M1ROV	Mask register 1 ROVR counter carry bit mask
29	M1RFR	Mask register 1 RFRG counter carry bit mask
30	M1RJB	Mask register 1 RJBR counter carry bit mask
31	M1RDR	Mask register 1 RDRP counter carry bit mask

14.5.3.6.47 Carry Mask Register 2 (CAM2)

While one of the below mask bits are cleared, the corresponding carry bit in CAR2 is allowed to cause interrupt indications in register IEVENTG*g*[MSRO]. These bits default to a set state.

Offset eTSEC1:0xB_073C; eTSEC2:0xB_173C eTSEC3:0xB_273C — Access: Read/Write

	0											11	12	13	14	15
R/W	—												M2 TJB	M2 TFC	M2 TCF	M2 TOV
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R/W	M2 TUN	M2 TFG	M2 TBY	M2 TPK	M2 TMC	M2 TBC	M2 TPF	M2 TDF	M2 TED	M2 TSC	M2 TMA	M2 TLC	M2 TXC	M2 TNC	—	M2 TDP
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1

Figure 14-107. Carry Mask Register 2 (CAM2) Register Definition

Table 14-112. CAM2 Field Descriptions

Bits	Name	Description
0–11	—	Reserved
12	M2TJB	Mask register 2 TJBR counter carry bit mask
13	M2TFC	Mask register 2 TFCS counter carry bit mask
14	M2TCF	Mask register 2 TXCF counter carry bit mask
15	M2TOV	Mask register 2 TOVR counter carry bit mask
16	M2TUN	Mask register 2 TUND counter carry bit mask

Table 14-112. CAM2 Field Descriptions (continued)

Bits	Name	Description
17	M2TFG	Mask register 2 TFRG counter carry bit mask
18	M2TBY	Mask register 2 TBYT counter carry bit mask
19	M2TPK	Mask register 2 TPKT counter carry bit mask
20	M2TMC	Mask register 2 TMCA counter carry bit mask
21	M2TBC	Mask register 2 TBCA counter carry bit mask
22	M2TPF	Mask register 2 TXPF counter carry bit mask
23	M2TDF	Mask register 2 TDFR counter carry bit mask
24	M2TED	Mask register 2 TEDF counter carry bit mask
25	M2TSC	Mask register 2 TSCL counter carry bit mask
26	M2TMA	Mask register 2 TMCL counter carry bit mask
27	M2TLC	Mask register 2 TLCL counter carry bit mask
28	M2TXC	Mask register 2 TXCL counter carry bit mask
29	M2TNC	Mask register 2 TNCL counter carry bit mask
30	—	Reserved
31	M2TDP	Mask register 2 TDRP counter carry bit mask

14.5.3.6.48 Receive Filer Rejected Packet Counter (RREJ)

Offset eTSEC1:0xB_0740; eTSEC2:0xB_1740 eTSEC3:0xB_2740 — Access: Read/Write

	0–9	10–31
R/W	—	RREJ
Reset	All zeros	

Figure 14-108. Receive Filer Rejected Packet Counter Register Definition

Table 14-113. RREJ Field Descriptions

Bits	Name	Description
0–9	—	Reserved
10–31	RREJ	Receive filer rejected packet counter. Increments for each frame with valid CRC received, but rejected by the receive queue filer—either due to a matching rule that asserted the REJ flag or due to filing to a RxBD ring that was not enabled (see IEVENTG*g*[FIQ] error).

14.5.3.7 Hash Function Registers

This section provides detailed descriptions of the registers used for hash functions. All of the registers are 32 bits wide. The DA field of every received frame is processed through a 32-bit CRC generator (CRC-32 polynomial), and the 8 or 9 most significant bits of the CRC are mapped to a hash table entry. The user

can enable a hash entry by setting its bit. A hash entry usually represents a set of addresses. A hash table hit occurs if the DA CRC result points to an enabled hash entry. Software may need to further filter the address in order to eliminate false-positive hits in the hash table.

If RCTRL[GHTX] = 0, the 8 most significant bits of the CRC are used as the hash table index. In this case, registers IGADDR0–IGADDR7 comprise a 256-entry hash table exclusively for individual (unicast) address matching, while registers GADDR0–GADDR7 comprise a 256-entry hash table for group (multicast) address matching. If RCTRL[GHTX] = 1, the group hash table is extended to all 512 entries, and the 9 most significant bits of the CRC are used as the hash table index. In this case, registers IGADDR0–IGADDR7 hold hash table entries 0–255 for group addresses, while registers GADDR0–GADDR7 hold entries 256–511 of the extended group hash table.

See Section 14.6.2.7.2, “Hash Table Algorithm” for more information on the hash algorithm.

14.5.3.7.1 Individual/Group Address Registers 0–7 (IGADDR*n*)

The IGADDR*n* registers are written by the user. Together these registers represent, depending on RCTRL[GHTX], either the 256 entries of the individual address hash table, or the first 256 entries of the extended group address hash table used in the address recognition process. The user can enable a hash entry by setting the appropriate bit. A hash table hit occurs if the DA CRC-32 result points to an enabled hash entry.

Offset eTSEC1:0xB_0800 + 4 × *n*; eTSEC2:0xB_1800 + 4 × *n*
eTSEC3:0xB_2800 + 4 × *n*

Access: Read/Write

	0–31
R/W	IGADDR*n*
Reset	All zeros

Figure 14-109. IGADDR*n* Register Definition

Table 14-114. IGADDR*n* Field Descriptions

Bits	Name	Description
0–31	IGADDR*n*	Represents the 32-bit value associated with the corresponding register. When RCTRL[GHTX] = 0, IGADDR0 contains entries 0–31 of the 256-entry individual hash table and IGADDR7 represents entries 224–255. When RCTRL[GHTX] = 1, IGADDR0 contains entries 0–31 of the 512-entry extended group hash table and IGADDR7 represents entries 224–255.

14.5.3.7.2 Group Address Registers 0–7 (GADDR*n*)

The GADDR*n* registers are written by the user. Together these registers represent, depending on RCTRL[GHTX], either the 256 entries of the group address hash table, or the last 256 entries of the extended group address hash table used in the address recognition process. The user can enable a hash

entry by setting the appropriate bit. A hash table hit occurs if the DA CRC result points to an enabled hash entry.

Offset eTSEC1:0xB_0880 + $4 \times n$; eTSEC2:0xB_1880 + $4 \times n$ eTSEC3:0xB_2880 + $4 \times n$ — Access: Read/Write

	0–31
R/W	GADDR*n*
Reset	All zeros

Figure 14-110. GADDR*n* Register Definition

Table 14-115. GADDR*n* Field Descriptions

Bits	Name	Description
0–31	GADDR*n*	Represents the 32-bit value associated with the corresponding register. When RCTRL[GHTX] = 0, GADDR0 contains entries 0–31 of the 256-entry group hash table and GADDR7 represents entries 224–255. When RCTRL[GHTX] = 1, GADDR0 contains entries 256–287 of the 512-entry extended group hash table and GADDR7 represents entries 480–511.

14.5.3.8 DMA Attribute Registers

This section describes the two eTSEC DMA attribute registers.

14.5.3.8.1 Attribute Register (ATTR)

The attribute register defines memory access attributes and transaction types used to access buffer descriptors, to write receive data, and to read transmit data. Snoop enable attributes may be set for reading buffer descriptors and for reading transmit data. Buffer descriptors may be written with attributes that cause allocation into the L2 cache. Similarly, broad sections of a receive frame header may have attributes attached that cause allocation in the L2 cache. This process of specifying a region of each frame to stash into the L2 cache is referred to as *extraction*, which is specified in conjunction with register ATTRELI. ATTR[ELCWT] only has meaning if ATTRELI[EL] is non-zero. It is important to note that even though portions of received frames may be stashed to L2 cache, this is only a performance optimization as entire frames are still written to off-chip memory regardless of settings in ATTR.

Offset eTSEC1:0xB_0BF8; eTSEC2:0xB_1BF8 eTSEC3:0xB_2BF8 — Access: Read/Write

	0–16	17–18	19	20–21	22–23	24	25	26–31
R/W	—	ELCWT	—	BDLWT	—	RDSEN	RBDSEN	—
Reset	All zeros							

Figure 14-111. ATTR Register Definition

Table 14-116. ATTR Field Descriptions

Bits	Name	Description
0–16	—	Reserved
17–18	ELCWT	Extracted L2 cache write type. Specifies the write transaction type to perform for the extracted data. For maximum performance, it is recommended that if ELCWT is set to allocate, BDLWT should also be set to allocate.Writes to cache are always performed with snoop. 00 No allocation performed. 01 Reserved 10 Allocate L2 cache line. 11 Reserved.
19	—	Reserved
20–21	BDLWT	Buffer descriptor L2 cache write type. specifies the write transaction type to perform for the buffer descriptor for a receive frame. Writes to cache are always performed with snoop. 00 No allocation performed. 01 Reserved 10 Allocate L2 cache line. 11 Reserved.
22–23	—	Reserved
24	RDSEN	Rx data snoop enable. 0 Disables snooping of all receive frames data to memory unless ELCWT specifies L2 allocation. 1 Enables snooping of all receive frames data to memory.
25	RBDSEN	RxBD snoop enable. 0 Disables snooping of all receive BD memory accesses unless BDLWT specifies L2 allocation. 1 Enables snooping of all receive BD memory accesses.
26–31	—	Reserved

14.5.3.8.2 Attribute Extract Length and Extract Index Register (ATTRELI)

The ATTRELI registers are written by the user to specify the extract index and extract length for extracting received frames. The extract length is typically set to the expected length of extracted packet headers.

Offset eTSEC1:0xB_0BFC; eTSEC2:0xB_1BFC eTSEC3:0xB_2BFC — Access: Read/Write

	0 1	2 12	13 17	18 25	26 31
R W	—	EL	—	EI	—
Reset	All zeros				

Figure 14-112. ATTRELI Register Definition

Table 14-117. ATTRELI Field Descriptions

Bits	Name	Description
0–1	—	Reserved
2–12	EL	Extracted length. Specifies the number of bytes, as a multiple of 8 bytes, to extract from the receive frame. The DMA controller uses this field to perform extraction. If cleared, no extraction is performed.
13–15	—	To ensure that EL is a multiple of 8 bytes, these bits should be written with zero.

Table 14-117. ATTRELI Field Descriptions (continued)

Bits	Name	Description
16–17	—	Reserved
18–25	EI	Extracted index. Points to the first byte, as a multiple of 64 bytes, within the receive frame as sent to memory from which to begin extracting data. Editor note: receive frame as sent to memory includes any FCB, PAL, time-stamp, extracted Rx preamble, and end-of-frame padding.
26–31	—	To ensure that EI is a multiple of 8 bytes, these bits should be written with zero.

14.5.3.9 Lossless Flow Control Configuration Registers

When enabled through RCTRL[LFC], the eTSEC tracks location of the last free BD in each Rx BD ring through the value of RFBPTR*n*. Using this pointer and the ring length stored in RQPRM*n*[LEN], the eTSEC continuously calculates the number of free BDs in the ring. Whenever the calculated number of free BDs in the ring drops below the pause threshold specified in RQPRM*n*[FBTHR], the eTSEC issues link layer flow control. It continues to assert flow control until the free BD count for each active ring reaches or exceeds RQPRM*n*[FBTHR]. See Section 14.6.5.1, "Back Pressure Determination through Free Buffers," for the theory of operation of these registers.

14.5.3.9.1 Receive Queue Parameters 0–7 (RQPRM0–PQPRM7)

The RQPRM*n* registers specify the minimum number of BDs required to prevent flow control being asserted and the total number of Rx BDs in their respective ring. Whenever the free BD count calculated by the eTSEC for any active ring drops below the value of RQPRM*n*[FBTHR] for that ring, link level flow control is asserted. Software must not write to RQPRM*n* while LFC is enabled and the eTSEC is actively receiving frames. However, software may modify these registers after disabling LFC by clearing RCTRL[LFC]. Note that packets may be lost due to lack of RxBDs while RCTRL[LFC] is clear. Software can prevent packet loss by manually generating pause frames (through TCTRL[TFC_PAUSE]) to cover the time when RCTRL[LFC] is clear.

Offset eTSEC1:0xB_0C00 + 4 × *n*; eTSEC2:0xB_1C00 + 4 × *n*
eTSEC3:0xB_2C00 + 4 × *n*

Access: Read/Write

	0–7	8–31
R/W	FBTHR	LEN
Reset	All zeros	

Figure 14-113. RQPRM Register Definition

Table 14-118. RQPRM Field Descriptions

Bits	Name	Description
0–7	FBTHR	Free BD threshold. Minimum number of buffer descriptors required for normal operation. If the eTSEC calculated number of free buffer descriptors drops below this threshold, link layer flow control is asserted.
8–31	LEN	Ring length. Total number of Rx buffer descriptors in this ring.

14.5.3.9.2 Receive Free Buffer Descriptor Pointer Registers 0–7 (RFBPTR0–RFBPTR7)

The RFBPTR*n* registers specify the location of the last free buffer descriptor in their respective ring. These registers live in the same 32b address space, and must share the same 4 most significant bits, as RBPTR*n*. That is, RFBPTR*n* and its associated RBPTR*n* must remain in the same 256MB page. Like RBPTR*n*, whenever RBASE*n* is updated, RFBPTR*n* is initialized to the value of RBASE*n*. This indicates that the ring is completely empty. As buffers are freed and their respective BDs are returned (by setting the EMPTY bit) to the ring, software is expected to update this register. The eTSEC then performs modulo arithmetic involving RBASE*n*, RBPTR*n* and RFBPTR*n* to determine the number of free BDs remaining in the ring. If at any stage the value written to RFBPTR*n* matches that of the respective RBPTR*n*, the eTSEC free BD calculation assumes that the ring is now completely empty.

For more information on the recommended use of these registers, see Section 14.6.5.1, "Back Pressure Determination through Free Buffers."

Offset eTSEC1:0xB_0C44 + 8 × *n*; eTSEC2:0xB_1C44 + 8 × *n*
eTSEC3:0xB_2C44 + 8 × *n*

Access: Read/Write

	0–28	29–31
R/W	RFBPTR*n*	—
Reset	All zeros	

Figure 14-114. RFBPTR0–RFBPTR7 Register Definition

Table 14-119. RFBPTR0–RFBPTR7 Field Descriptions

Bits	Name	Description
0–28	RFBPTR	Pointer to the last free BD in RxBD Ring *n*. When RBASE*n* is updated, eTSEC initializes RFBPTR*n* to the value in the corresponding RBASE*n*. Software may update this register at any time to inform the eTSEC the location of the last free BD in the ring. Note that the 3 least-significant bits of this register are read only and zero.
29–31	—	Reserved.

14.5.3.10 Hardware Assist for IEEE1588 Compliant Timestamping

IEEE 1588 compliant time stamping on this device is accomplished using the per-port transmit time stamping registers within each Ethernet controller memory space (See Section 14.5.3.2.12, "Transmit Time Stamp Identification Register (TMR_TXTS1–2_ID)," and Section 14.5.3.2.13, "Transmit Time Stamp Register (TMR_TXTS1–2_H/L).") in conjunction with the following common registers, which are located within the memory space for eTSEC1. Because the common 1588 time stamping registers exist within the eTSEC1 memory space, the eTSEC1 controller must remain enabled in order to use 1588 time stamping for any Ethernet port.

14.5.3.10.1 Timer Control Register (TMR_CTRL)

The timer control register is used to reset, configure, and initialize the eTSEC precision timer clock. The control of all timer function is performed by programming eTSEC1. The register in eTSEC1 is shared for all eTSECs.

Offset eTSEC1:0xB_0E00 Access: Read/Write

	0	1	2	3	4	5	6							15
R W	ALM1P	ALM2P	—	FS	PP1L	PP2L	TCLK_PERIOD							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	RTPE	FRD	—		ESFDP	ESFDE	ETEP2	ETEP1	COPH	CIPH	TMSR	—	BYP	TE	CKSEL	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

Figure 14-115. TMR_CTRL Register Definition

Table 14-120. TMR_CTRL Register Field Descriptions

Bits	Name	Description
0	ALM1P	Alarm1 output polarity 0 Active high output 1 Active low output
1	ALM2P	Alarm2 output polarity 0 Active high output 1 Active low output
2	—	Reserved
3	FS	FIPER start indication 0 Fiper is enabled through timer enable 1 Fiper is enabled through timer enable and alarm indication.
4	PP1L	Fiper1 pulse loopback mode enabled. 0 Trigger1 input is based upon normal external trigger input. 1 Fiper1 pulse is looped back into Trigger1 input.
5	PP2L	Fiper2 pulse loopback mode enabled. 0 Trigger2 input is based upon normal external trigger input. 1 Fiper2 pulse is looped back into Trigger2 input.
6–15	TCLK_ PERIOD	1588 timer reference clock period The timer clock counter will increment by TCLK_PERIOD every time the accumulator register overflows. This clock period must be larger than the clock period of the timer reference clock. For applications where user does not want the clock period to be added, they can program this field to 1 to count the clock ticks. This field defaulted to 1 to count overflow ticks.
16	RTPE	Record Tx Time-Stamp to PAL Enable. When set, and FCB[PTP] is set, the 8-byte time-stamp for the packet is written to the PAL located in external memory location at an offset of 16 bytes from the start of the Data Buffer Pointer of the first TxBD. For guidelines on using the RTPE bit, refer to Section 14.6.6.5, “Time Stamp Insertion on Transmit Packets.”
17	FRD	FIPER Realignment Disable 0 Fiper Realignment is enabled. 1 Fiper Realignment is disabled.
18–19	—	Reserved

Table 14-120. TMR_CTRL Register Field Descriptions (continued)

Bits	Name	Description
20	ESFDP	External Tx/Rx SFD Polarity. Note, when this bit is updated after timer is enabled, then afterwards the user would need to monitor TMR_STAT[RCD] till it is set, wait 6 timer clock cycles, and then clear TMR_TEVENT register. 0 Time stamp on rising edge of external SFD indication. 1 Time stamp on falling edge of external SFD indication.
21	ESFDE	External Tx/Rx SFD Enable. Note, when this bit is updated after timer is enabled, then afterwards the user would need to monitor TMR_STAT[RCD] till it is set, wait 6 timer clock cycles, and then clear TMR_TEVENT register. 0 Time stamp PTP TX frame based on MAC's SFD indication. 1 Time stamp PTP TX frame based on external SFD indication from PHY.
22	ETEP2	External trigger 2 edge polarity 0 Time stamp on the rising edge of the external trigger 1 Time stamp on the falling edge of the external trigger
23	ETEP1	External trigger 1 edge polarity 0 Time stamp on the rising edge of the external trigger 1 Time stamp on the falling edge of the external trigger
24	COPH	Generated clock (TSEC_1588_CLK_OUT) output phase. 0 Non-inverted divided clock is output 1 Inverted divided clock is output
25	CIPH	Oscillator input clock phase 0 Non-inverted timer input clock 1 Inverted timer input clock inverted frequency tuned timer input clock. Note that this setting is reserved if CKSEL = 01.
26	TMSR	Timer soft reset When enabled, it resets all the timer registers and state machines. User programmable registers are not reset by the soft reset(e.g. TMR_CTRL, TMR_TEMASK, TMR_PEMASK, TMR_ADD, TMR_PRSC, TMROFF_H/L, TMR_ALARMn, and TMR_FIPERn. 0 Normal operation 1 Place entire timer in reset except control and config registers **Note:** Prior to initiating timer reset (setting TMSR), must gracefully stop receiver (See MACCFG1[RX_EN] description).
27	—	Reserved
28	BYP	Bypass drift compensated clock 0 64-bit clock counter is incremented on the accumulator overflow 1 64-bit clock counter is directly driven from the external oscillator ignoring accumulator overflow

Table 14-120. TMR_CTRL Register Field Descriptions (continued)

Bits	Name	Description
29	TE	1588 timer enable If not enabled, all the timer registers and state machines are disabled. 0 Timer not enabled 1 Timer enabled and resume normal operation
30–31	CKSEL	1588 Timer reference clock source select. 00 External high precision timer reference clock (TSEC_1588_CLK_IN) 01 eTSEC system clock 10 eTSEC1 transmit clock 11 RTC clock input. Note that the 1588 reference clock must be no slower than 1/7 the Rx_clk frequency.The default clock select is eTSEC system clock, which is always active when eTSEC is enabled. The user must ensure the corresponding clock source is active before changing the 1588 refclk selection to an external reference, RTC, or Tx clock. Selecting an inactive 1588 reference clock may cause boundedly undefined behavior in the Ethernet controller and on accesses to the 1588 registers.

14.5.3.10.2 Timer Event Register (TMR_TEVENT)

The eTSEC precision timer implementation can generate additional interrupts that are independent of the frame based events that controlled via IEVENTG*g*. The timer interrupts are not affected by any interrupt coalescing that may be specified in TXIC/RXIC. Software may poll this register at any time to check for pending interrupts. If an event occurs and its corresponding enable bit is set in the event mask register (TEMASK), the event also causes a hardware interrupt at the PIC. A bit in the timer event register is cleared by writing a 1 to that bit position.

Offset eTSEC1:0xB_0E04 Access: Read/Write

	0–5	6	7	8–13	14	15	16–23	24	25	26	27–31
R W	—	ETS2	ETS1	—	ALM2	ALM1	—	PP1	PP2	PP3	—
Reset	All zeros										

Figure 14-116. TMR_TEVENT Register Definition

Table 14-121. TMR_TEVENT Register Field Descriptions

Bits	Name	Description
0–5	—	Reserved
6	ETS2	External trigger 2 time stamp sampled 0 External trigger time stamp not sampled 1 External trigger time stamp sampled
7	ETS1	External trigger 1 time stamp sampled 0 External trigger time stamp not sampled 1 External trigger time stamp sampled
8–13	—	Reserved
14	ALM2	Current time equaled alarm time register 2 0 Alarm time has not been reached 1 Alarm time has been reached

Table 14-121. TMR_TEVENT Register Field Descriptions (continued)

Bits	Name	Description
15	ALM1	Current time equaled alarm time register 1 0 Alarm time has not been reached 1 Alarm time has been reached
16–23	—	Reserved
24	PP1	Indicates that a periodic pulse has been generated based on FIPER1 register. 0 Periodic pulse not generated 1 Periodic pulse generated
25	PP2	Indicates that a periodic pulse has been generated based on FIPER2 register. 0 Periodic pulse not generated 1 Periodic pulse generated
26	PP3	Indicates that a periodic pulse has been generated based on FIPER3 register. 0 Periodic pulse not generated 1 Periodic pulse generated
27–31	—	Reserved

14.5.3.10.3 Timer Event Mask Register (TMR_TEMASK)

Timer event mask register. The event mask register provides control over which possible interrupt events in the TMR_TEVENT register are permitted to participate in generating hardware interrupts to the PIC. All implemented bits in this register are R/W and cleared upon a hardware reset.

Offset eTSEC1:0xB_0E08 Access: Read/Write

	0–5	6	7	8–13	14	15	16–23	24	25	26–31
R W	—	ETS2EN	ETS1EN	—	ALM2EN	ALM1EN	—	PP1EN	PP2EN	—
Reset	All zeros									

Figure 14-117. TMR_TEMASK Register Definition

Table 14-122. TMR_TEMASK Register Field Descriptions

Bits	Name	Description
0–5	—	Reserved
6	ETS2EN	External trigger 2 time stamp sample event enable
7	ETS1EN	External trigger 1 time stamp sample event enable
8–13	—	Reserved
14	ALM2EN	Timer ALM1 event enable
15	ALM1EN	Timer ALM2 event enable
16–23	—	Reserved
24	PP1EN	Periodic pulse event 1 enable

Table 14-122. TMR_TEMASK Register Field Descriptions (continued)

Bits	Name	Description
25	PP2EN	Periodic pulse event 2 enable
26–31	—	Reserved

14.5.3.10.4 Timer PTP Packet Event Register (TMR_PEVENT)

The eTSEC precision timer logic can generate interrupts upon the capture of a time stamp due to either transmission or reception of a frame. If an event occurs and its corresponding enable bit is set in the event mask register (PEMASK), the event also causes a hardware interrupt at the PIC. A bit in the timer event register is cleared by writing a 1 to that bit position.

Offset eTSEC1:0xB_0E0C Access: w1c

	0–15	16–21	22	23	24–30	31
R	—	—	TXP2	TXP1	—	RXP
W			w1c	w1c		w1c
Reset		All zeros				

Figure 14-118. TMR_PEVENT Register Definition

Table 14-123. TMR_PEVENT Register Field Descriptions

Bits	Name	Description
0–21	—	Reserved
22	TXP2	Indicates that a PTP frame has been transmitted and its time stamp is stored in TXTS2 register. 0 PTP packet not transmitted 1 PTP packet has been transmitted
23	TXP1	Indicates that a PTP frame has been transmitted and its time stamp is stored in TXTS1 register. 0 PTP packet not transmitted 1 PTP packet has been transmitted
24–30	—	Reserved
31	RXP	Indicates that a PTP frame has been received 0 PTP packet not received 1 PTP packet has been received

14.5.3.10.5 Timer Event Mask Register (TMR_PEMASK)

Timer event mask register. The event mask register provides control over which possible interrupt events in the TMR_PEVENT register are permitted to participate in generating hardware interrupts to the PIC. All implemented bits in this register are R/W and cleared upon a hardware reset.

Offset eTSEC1:0xB_0E10 Access: Read/Write

	0–21	22	23	24–30	31
R/W	—	TXP2EN	TXP1EN	—	RXPEN
Reset	All zeros				

Figure 14-119. TMR_PEMASK Register Definition

Table 14-124. TMR_PEMASK Register Field Descriptions

Bits	Name	Description
0–21	—	Reserved
22	TXP2EN	Transmit PTP packet event 2 enable
23	TXP1EN	Transmit PTP packet event 1 enable
24–30	—	Reserved
31	RXPEN	Receive PTP packet event enable

14.5.3.10.6 Timer Status Register (TMR_STAT)

The STAT_VEC register field of TMR_STAT requires the eTSEC filer to be enabled (via RCTRL[FILREN]). When eTSEC generates an interrupt based on the time stamp event for a received packet, the queue ID which the incoming packet will be sent to is captured in this register. The STAT_VEC register field update is synchronized with the RXF interrupt of the corresponding received packet. Writing 1 to any STAT_VEC field bit clears it.

Offset eTSEC1:0xB_0E14 Access: Mixed

	0	1–25	26–31
R	RCD	—	STAT_VEC
W			
Reset	All zeros		

Figure 14-120. TMR_STAT Register Definition

Table 14-125. TMR_STAT Register Field Descriptions

Bits	Name	Description
0	RCD	Timer Reference Clock Detected The selected timer clock, TMR_CTRL[CKSEL], is sensed as being active. When it is not active, register read/write accesses to timer clock domain registers will not be allowed. Refer to Table 14-150 and Table 14-151. It is a read-only bit. 0 Selected timer reference clock is not active. User cannot access timer clock domain registers. Reads return 0; writes are ignored. 1 Selected timer reference clock is active.
1–25	—	Reserved
26–31	STAT_VEC	Timer general purpose status vector. It will store the 6-bit queue number generated by the filer. User to decode this status vector. For example, user can encode received PTP packet message types (Sync, Delay_req, Follow_up, Delay_resp, Management) in the filer virtual queue field.

14.5.3.10.7 Timer Counter Register (TMR_CNT_H/L)

The timer register (TMR_CNT_H/L) represents accurate time in terms clock ticks or in nanoseconds. Writes to these registers will override the previous time. The register in eTSEC1 is shared for all eTSECs. This is a read/write register.

Offset eTSEC1:0xB_0E18 (H); 0xB_0E1C (L) Access: Read/Write

	0–31	32–63
R W	TMR_CNT_H	TMR_CNT_L
Reset	All zeros	

Figure 14-121. TMR_CNT_H Register Definition

Table 14-126. TMR_CNT_H/L Register Field Descriptions

Bits	Name	Description
0–63	TMR_CNT_H/L	Value of the current time counter. Current time is calculated by adding TMROFF_H/L with the TMR_CNT_H/L counter. This register can be written through the register writes. Writes to the TMR_CNT_L register copies the written value into the shadow TMR_CNT_L register. Writes to the TMR_CNT_H register copies the values written into the shadow TMR_CNT_H register. Contents of the shadow registers are copied into the TMR_CNT_L and TMR_CNT_H registers following a write into the TMR_CNT_H register. Writes to these registers have precedence over the timer increment. The user must write to TMR_CNT_L register first. Reads from the TMR_CNT_L register copies the entire 64-bit clock time of the read enable into the TMR_CNT_H/L shadow registers. Read instruction from the TMR_CNT_H register reads the value stored in the TMR_CNT_H shadow register. The user must read the TMR_CNT_L register first to get correct 64-bit TMR_CNT_H/L counter values.

14.5.3.10.8 Timer Drift Compensation Addend Register (TMR_ADD)

The timer drift compensation addend register (TMR_ADD) is used to hold the timer frequency compensation value (FreqCompensationValue). The nominal frequency of the clock counter is determined by the FreqDivRatio and the clock frequency (FreqClock). This register is programmed with

2^{32} ÷ FreqDivRatio. The frequency division ratio (FreqDivRatio) is the ratio between the frequency of the oscillator (TimerOsc) and the desired clock frequency (NominalFreq). FreqDivRatio is a design constant chosen to be greater than 1.0001. The ADDEND value is added to the 32-bit accumulator register at every rising edge of the oscillator clock (TimerOsc). The clock counter is incremented at every carry pulse of the accumulator. Only one TMR_ADD register is required for the entire group of eTSECs.

Offset eTSEC1:0xB_0E20 Access: Read/Write

	0–31
R/W	ADDEND
Reset	All zeros

Figure 14-122. TMR_ADD Register Definition

Table 14-127. TMR_ADD Register Field Descriptions

Bits	Name	Description
0–31	ADDEND	Timer drift compensation addend register value It is programmed with a value of 2^{32} ÷ FreqDivRatio. For example: TimerOsc = 50 MHz NominalFreq = 40 MHz FreqDivRatio = 1.25 ADDEND = ceil(2^{32} ÷ 1.25) = 0xCCCC_CCCD

14.5.3.10.9 Timer Accumulator Register (TMR_ACC)

The timer accumulator register accumulates the value of the addend register into it. An overflow pulse of the accumulator is used to increment the timer clock by TMR_CTRL[TCLK_PERIOD]. This register is read only in normal operation. The register in eTSEC1 is shared for all eTSECs.

Offset eTSEC1:0xB_0E24 Access: Read only

	0–31
R/W	TMR_ACC
Reset	All zeros

Figure 14-123. TMR_ACC Register Definition

Table 14-128. TMR_ACC Register Field Descriptions

Bits	Name	Description
0–31	TMR_ACC	32-bit timer accumulator register

14.5.3.10.10 Timer Prescale Register (TMR_PRSC)

The timer generated output clock prescale register is used to adjust the output clock frequency that is put onto the 1588 clock output signal. The register in eTSEC1 is shared for all eTSECs.

Offset eTSEC1:0xB_0E28 Access: Read/Write

	0–15	16–31
R/W	—	PRSC_OCK
Reset	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0

Figure 14-124. TMR_PRSC Register Definition

Table 14-129. TMR_PRSC Register Field Descriptions

Bits	Name	Description
0–15	—	Reserved
16–31	PRSC_OCK	Output clock division/prescale factor The output clock is generated by dividing the timer input clock by this number. Programmed value in this field must be greater than 1. Any value less than 1 is treated as 2.

14.5.3.10.11 Timer Offset Register (TMROFF_H/L)

The timer offset register is used to provide current time by adding its value to the clock counter.

NOTE

All TMROFF_H registers in a device should be set to the same value, and all TMROFF_L registers in a device should be set to the same value. Otherwise, the precision time protocol may not work.

Offset eTSEC1:0xB_0E30 (H); 0xB_0E34 (L) Access: Read/Write

	0–15	16–31
R/W	TMROFF_H	TMROFF_L
Reset	All zeros	

Figure 14-125. TMROFF_H/L Register Definition

Table 14-130. TMROFF_H/L Register Field Descriptions

Bits	Name	Description
0–31	TMROFF_H/L	Offset value of the clock counter The current time in is calculated by adding TMROFF_H/L with the timer's counter TMR_CNT_H/L register.

14.5.3.10.12 Alarm Time Comparator Register (TMR_ALARM1–2_H/L)

The alarm time comparator register (TMR_ALARM*n*_H/L) holds alarm time for comparison with the current time counter. There are two of these registers for eTSEC1, which are shared amongst all eTSECs.

Offset eTSEC1:0xB_0E40+8×*n* Access: Read/Write

	0–15	16–31
R/W	ALARM_H	ALARM_L
Reset	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1

Figure 14-126. TMR_ALARM1-2_H/L Register Definition

Table 14-131. TMR_ALARM*n*_H/L Register Field Descriptions

Bits	Name	Description
0–31	ALARM_H/L	Alarm time comparator register. The corresponding alarm event in TMR_TEVENT is set when the current time counter becomes equal to or greater than the alarm time compare value in TMR_ALARM*n*_L/H. Writing the TMR_ALARM*n*_L register deactivates the alarm event after it has fired. Writing the TMR_ALARM*n*_L followed by the TMR_ALARM*n*_H register rearms the alarm function with the new compare value. The value programmed in this register must be an integer multiple of TMR_CTRL[TCLK_PERIOD] in order to get correct result. This register is reset to all ones to avoid false alarm after reset. In FS mode the alarm trigger is used as an indication to the fiper start down counting. Only alarm 1 supports this mode. In FS mode, alarm polarity bit should be configured to 0 (rising edge).

14.5.3.10.13 Timer Fixed Interval Period Register (TMR_FIPER1–3)

The timer fixed interval period pulse generator register is used to generate periodic pulses. This register is reset with 0xFFFF_FFFF to prevent any false pulse upon initialization. The down count register loads the value programmed in the fixed period interval (FIPER). FIPER register must be programmed before the timer is enabled. At every tick of the timer accumulator overflow, the counter decrements by the value of TMR_CTRL[TCLK_PERIOD]. It generates a pulse when the down counter value reaches zero. It reloads the down counter in the cycle following a pulse.

To use the TMR_FIPER1 register to generate a 1 PPS event, the following setup should be used:

1. Program TMR_FIPER1 to a value that will generate a pulse every second.
2. Program TMR_ALARM1 to the correct time for the first PPS event.
3. Enable the timer.

The eTSEC then waits for TMR_ALARM1 to expire before enabling the count down of TMR_FIPER1. The end result is that TMR_FIPER1 pulses every second after the original timer ALARM1 expired.

NOTE

In cases where the PPS signals are required to be phased aligned to the prescale output clock, the alarm value should be configured to **1 clock period less** than the wanted value.

In order to keep tracking the prescale output clock, each time before enabling the FIPER, the user must reset the FIPER by writing a new value to the register. The ratio between the prescale register value and the FIPER value should be devisable by the clk period, as follows:

FIPER_VALUE = (prescale_value × tclk_per × N) – tclk_per

For example, if prescale = 9 and clock period = 10, the FIPER can obtain the following values: 80, 170, 260 .....

The three registers in eTSEC1 are shared for all eTSECs.

Offset eTSEC1:0xB_0E80 + 4 × *n* Access: Read/Write

	0–31
R/W	FIPER
Reset	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1

Figure 14-127. TMR_FIPER*n* Register Definition

Table 14-132. TMR_FIPER Register Field Descriptions

Bits	Name	Description
0–31	FIPER	Fixed interval pulse period register. This field must be programmed to an integer multiple of TMR_CTRL[TCLK_PERIOD] value to ensure a period pulse being generated correctly.

14.5.3.10.14 External Trigger Stamp Register (TMR_ETTS1–2_H/L)

The general purpose external trigger stamp register (TMR_ETTS*n*_H/L) holds time at the programmable edge of the external trigger. The registers in eTSEC1 are shared for all eTSECs. This register is read only in normal operation.

Offset eTSEC1:0xB_0EA0 + 8 × *n* Access: Read-only

	0–15	16–31
R	ETTS_H	ETTS_L
W		
Reset	All zeros	

Figure 14-128. TMR_ETTS1-2_H/L Register Definition

Table 14-133. TMR_ETTS1–2_H/L Register Field Descriptions

Bits	Name	Description
0–31	ETTS_H/L	Time stamp field at the programmable edge of the external trigger.

14.5.3.11 Interrupt Steering and Coalescing Registers

All interrupt lines are operated either in single-group mode or multigroup mode (refer to Section 14.5.3.11.1, “Interrupt Steering Register Group g (ISRGg),” for description). When in single-group mode, all Rx, Tx, and error interrupts are driven to group 0. When in multigroup mode, the

following choices are given to software to either steer interrupts to group 0, or group 1. Interrupts can be Rx, Tx, or error interrupts.

Table 14-134. Interrupt Routing In Single-group and Multigroup Mode

Interrupt Type	Interrupt Source	Mode	Register Setting	Interrupt Destination
All	All	Single-group	ISRG0...*n* == 0	Group 0 interrupts
Transmit	IEVENTG*g*[TXB] from ring *r*	Multi-group	ISRG*n*[TR*m*] = 1	Group *g* Tx interrupt
	IEVENTG*g*[TXF] from ring *r*			
Receive	IEVENTG*g*[RXF] from ring *r*		ISRG*n*[RR*m*] = 1	Group *g* Rx interrupt
	IEVENTG*g*[RXB] from ring *r*			
	IEVENTG*g*[FGPI] from ring *r*			
Error	IEVENTG*g*[BABR]		EMAPG[BABRGP] = *n*	Group *g* error interrupt
	IEVENTG*g*[RXC]		EMAPG[RXCGP] = *n*	
	IEVENTG*g*[BSY] from ring *r*		ISRG*n*[RR*m*] = 1	
	IEVENTG*g*[EBERR]		EMAPG[EBERRGP] = *n*	
	IEVENTG*g*[MSRO]		EMAPG[MSROGP] = *n*	
	IEVENTG*g*[GTSC]		EMAPG[GTSCGP] = *n*	
	IEVENTG*g*[BABT]		EMAPG[BABTGP] = *n*	
	IEVENTG*g*[TXC]		EMAPG[TXCGP] = *n*	
	IEVENTG*g*[LC]		EMAPG[LCGP] = *n*	
	IEVENTG*g*[CRL]		EMAPG[CRLGP] = *n*	
	IEVENTG*g*[XFUN]		EMAPG[XFUNGP] = *n*	
	IEVENTG*g*[MAG]		EMAPG[MAGGP] = *n*	
	IEVENTG*g*[GRSC]		EMAPG[GRSCGP] = *n*	
	IEVENTG*g*[FIR]		EMAPG[FIRGP] = *n*	
	IEVENTG*g*[FIQ]		EMAPG[FIQGP] = *n*	
	IEVENTG*g*[DPE]		EMAPG[DPEGP] = *n*	
	IEVENTG*g*[PERR]		EMAPG[PERRGP] = *n*	
	IEVENTM[MMRD]		EMAPM[MMRDGP] = *n*	
	IEVENTM[MMWR]		EMAPM[MMWRGP] = *n*	

14.5.3.11.1 Interrupt Steering Register Group *g* (ISRG*g*)

These registers allow software to steer interrupt sources from any enabled ring to group *g*. When all bits in all the ISRG*g* are 0, then eTSEC operates in a backward-compatible single-group mode, in which all

interrupts are steered to group 0 and RXIC and TXIC control interrupt coalescing for all rings. When any bits in the ISRG*g* registers are set, this puts the eTSEC into multi-group mode.

Note that unlike the other per-group registers, ISRG*g* are implemented with a unique instance, with all n registers accessible through aliased register accesses from any group 4 Kbyte address region.

Note that it is illegal and unsupported to set bits that have the same position across different ISRG*g*. For example, it is illegal to set ISRG0[RR1] and ISRG1[RR1] at the same time. If any ISRG*g*[RR*r* or TR*r*] is set, it is also illegal to not set RR*r* or TR*r* but enable the corresponding ring. The results are boundedly undefined if either rule is violated.

Any bit set in any ISRG*g* enables multiple-group mode, including per ring interrupt coalescing and MWRR transmit scheduling of ring 0 (see Section 14.6.4.3.2, "Modified Weighted Round-Robin Queuing (MWRR))." Note that the BSY error interrupt is also routed based on the setting of ISRG*g* registers.

Offset eTSEC1:0xB_0EB0 + 4n, eTSEC2:0xB_1EB0 + 4n
eTSEC3:0xB_2EB0 + 4n

Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	RR0	RR1	RR2	RR3	RR4	RR5	RR6	RR7	TR0	TR1	TR2	TR3	TR4	TR5	TR6	TR7
Reset	All zeros															

	16	31
R W	—	
Reset	All zeros	

Figure 14-129. Interrupt Steering Register Group *g* (ISRG*g*)

Table 14-135. ISRG*g* Register Field Descriptions

Bits	Name	Description
0	RR0	Rx Ring 0. This field when set will steer all Rx interrupts and BSY error interrupt associated with Rx ring 0 to group *g*.
1	RR1	Rx Ring 1. This field when set will steer all Rx interrupts and BSY error interrupt associated with Rx ring 1 to group *g*.
2	RR2	Rx Ring 2. This field when set will steer all Rx interrupts and BSY error interrupt associated with Rx ring 2 to group *g*.
3	RR3	Rx Ring 3. This field when set will steer all Rx interrupts and BSY error interrupt associated with Rx ring 3 to group *g*.
4	RR4	Rx Ring 4. This field when set will steer all Rx interrupts and BSY error interrupt associated with Rx ring 4 to group *g*.
5	RR5	Rx Ring 5. This field when set will steer all Rx interrupts and BSY error interrupt associated with Rx ring 5 to group *g*.
6	RR6	Rx Ring 6. This field when set will steer all Rx interrupts and BSY error interrupt associated with Rx ring 6 to group *g*.
7	RR7	Rx Ring 7. This field when set will steer all Rx interrupts and BSY error interrupt associated with Rx ring 7 to group *g*.

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Table 14-135. ISRG*g* Register Field Descriptions (continued)

Bits	Name	Description
8	TR0	Tx Ring 0. This field when set will steer all tx interrupts associated with tx ring 0 to group *g*.
9	TR1	Tx Ring 1. This field when set will steer all tx interrupts associated with tx ring 1 to group *g*.
10	TR2	Tx Ring 2. This field when set will steer all tx interrupts associated with tx ring 2 to group *g*.
11	TR3	Tx Ring 3. This field when set will steer all tx interrupts associated with tx ring 3 to group *g*.
12	TR4	Tx Ring 4. This field when set will steer all tx interrupts associated with tx ring 4 to group *g*.
13	TR5	Tx Ring 5. This field when set will steer all tx interrupts associated with tx ring 5 to group *g*.
14	TR6	Tx Ring 6. This field when set will steer all tx interrupts associated with tx ring 6 to group *g*.
15	TR7	Tx Ring 7. This field when set will steer all tx interrupts associated with tx ring 7 to group *g*.
16–31	—	Reserved

14.5.3.11.2 Ring *r* Rx Interrupt Coalescing Register (RXIC*r*)

The RXIC*r* register enables and configures the operational parameters for interrupt coalescing associated with received frames that are from ring 0. Note that RXIC0 is the same register as RXIC. RXIC1–7 have no function in single-group mode. They are in effect only when in multi-group mode.

Offset eTSEC1:0xB_0ED0 + 4 × *r*; eTSEC2:0xB_1ED0 + 4 × *r*
eTSEC3:0xB_2ED0 + 4 × *r*

Access: Read/Write

	0	1	2	3–10	11–15	16–31
R/W	ICEN	ICCS	—	ICFT	—	ICTT
Reset	All zeros					

Figure 14-130. RXIC*r* Register Definition

Table 14-136. RXIC*r* Field Descriptions

Bits	Name	Description
0	ICEN	Interrupt coalescing enable 0 Interrupt coalescing is disabled for Rx ring *r*. Interrupts are raised as they are received. 1 Interrupt coalescing is enabled for Rx ring *r*. If the eTSEC receive frame interrupt is enabled (ISRG*g*[RR*n*] = 1 and IMASKG*g*[RXFEN] = 0), an interrupt is raised when the threshold number of frames is reached (defined by RXIC*r*[ICFT]) or when the threshold timer expires (determined by RXIC*r*[ICTT]).
1	ICCS	Interrupt coalescing timer clock source. 0 The coalescing timer advances count every 64 eTSEC Rx interface clocks (TSEC*n*_GTX_CLK). 1 The coalescing timer advances count every 64 system clocks[1].
2	—	Reserved
3–10	ICFT	Interrupt coalescing frame count threshold While interrupt coalescing is enabled (RXIC*r*[ICE] is set), this value determines how many frames are received before raising an interrupt. The eTSEC threshold counter is reset to ICFT following an interrupt. The value of ICFT must be greater than zero avoid unpredictable behavior.

Table 14-136. RXIC*r* Field Descriptions (continued)

Bits	Name	Description
11–15	—	Reserved
16–31	ICTT	Interrupt coalescing timer threshold While interrupt coalescing is enabled (RXIC*r*[ICE] is set), this value determines the maximum amount of time after receiving a frame before raising an interrupt. If frames have been received but the frame count threshold has not been met, an interrupt is raised when the threshold timer reaches zero. The threshold timer is reset to the value in this field and begins counting down upon receiving the first frame having its RxBD[I] bit set. The threshold value is represented in units equal to 64 periods of the clock specified by RXIC*r*[ICCS]. ICTT must be greater than zero to avoid unpredictable behavior.

[1] The term 'system clock' refers to CCB clock/2.

14.5.3.11.3 Ring *r* Tx Interrupt Coalescing Register (TXIC*r*)

The TXIC*r* register enables and configures the operational parameters for interrupt coalescing associated with transmitted frames that are in ring N. Note that TXIC0 is the same register as TXIC. TXIC1–7 have no function in single-group mode. They are in effect only when in multi-group mode.

Offset eTSEC1:0xB_0F10 + 4 × *r*, eTSEC2:0xB_1F10 + 4 × *r*
eTSEC3:0x2_F10 + 4 × *r*

Access: Read/Write

	0	1	2	3–10	11–15	16–31
R/W	ICEN	ICCS	—	ICFT	—	ICTT
Reset	All zeros					

Figure 14-131. TXIC*r* Register Definition

Table 14-137. TXIC*r* Field Descriptions

Bits	Name	Description
0	ICEN	Interrupt coalescing enable 0 Interrupt coalescing is disabled on Tx ring *r*. Interrupts are raised as they are received. 1 Interrupt coalescing is enabled on Tx ring N. If the eTSEC transmit frame interrupt is enabled (ISRG*g*[TR*n*] = 1 and IMASKG*g*[TXFEN] = 0), an interrupt is raised when the threshold number of frames is reached (defined by TXIC*r*[ICFT]) or when the threshold timer expires (determined by TXIC*r*[ICTT]).
1	ICCS	Interrupt coalescing timer clock source. 0 The coalescing timer advances count every 64 eTSEC Tx interface clocks (TSEC*n*_GTX_CLK). 1 The coalescing timer advances count every 64 system clocks[1].
2	—	Reserved
3–10	ICFT	Interrupt coalescing frame count threshold While interrupt coalescing is enabled (TXIC*r*[ICEN] is set), this value determines how many frames are transmitted before raising an interrupt. The eTSEC threshold counter is reset to ICFT following an interrupt. The value of ICFT must be greater than zero to avoid unpredictable behavior.

Table 14-137. TXIC*r* Field Descriptions (continued)

Bits	Name	Description
11–15	—	Reserved
16–31	ICTT	Interrupt coalescing timer threshold While interrupt coalescing is enabled (TXIC*r*[ICEN] is set), this value determines the maximum amount of time after transmitting a frame before raising an interrupt. If frames have been transmitted but the frame count threshold has not been met, an interrupt is raised when the threshold timer reaches zero. The threshold timer is reset to the value in this field and begins counting down upon transmission of the first frame having its TxBD[I] bit set. The threshold value is represented in units of 64 clock periods as specified by the timer clock source (TXIC*n*[ICCS[). The value of ICTT must be greater than zero to avoid unpredictable behavior.

[1] The term 'system clock' refers to CCB clock/2.

14.5.4 Ten-Bit Interface (TBI)

This section describes the ten-bit interface (TBI/RTBI) and the TBI MII set of registers. These registers are used in SGMII mode.

14.5.4.1 TBI MII Set Register Descriptions

This section describes the TBI MII registers. All of the TBI registers are 16 bits wide. The TBI registers are accessed at the offset of the TBI physical address. The eTSEC's TBI physical address is stored in the TBIPA register. Writing to the TBI registers is performed in a way similar to writing to an external PHY, using the MII management interface. Using TBIPA in place of the PHY address, in the MIIMADD[PHY Address] field, and setting the MIIMADD[Register Address] to the appropriate address offset that corresponds to the register that one wants to read or write the user can read (set MIIMCOM[read cycle]) or write (writing to MIIMCON[PHY control]) to the TBI block. Refer to the TBI physical address register in Section 14.5.3.1, "eTSEC General Control and Status Registers," and the TBI MII register set in Table 14-138. Notice that jitter diagnostics and TBI control are not IEEE 802.3 required registers and are only used for test and control of the eTSEC TBI block. The TBI's TBI control register (TBI) is for configuring the eTSEC ten-bit interface block. However, because this TBI block has an MII management interface (just like any other PHY), it has an IEEE 802.3 register called the control register (CR).

Table 14-138. TBI MII Register Set

Offset Address	Name	Access	Size	Section/page
Ten-bit Interface (TBI) Registers				
0x00	Control (CR)	R/W[1]	16 bits	14.5.4.1.1/14-137
0x01	Status (SR)	R, LH, LL	16 bits	14.5.4.1.2/14-138
0x02–0x03	Reserved	R	2 bytes	—
0x04	AN advertisement (ANA)	R/W, R	16 bits	14.5.4.1.3/14-139
0x05	AN link partner base page ability (ANLPBPA)	R	16 bits	14.5.4.1.4/14-141
0x06	AN expansion (ANEX)	R, LH	16 bits	14.5.4.1.5/14-142
0x07	AN next page transmit (ANNPT)	R/W, R	16 bits	14.5.4.1.6/14-142
0x08	AN link partner ability next page (ANLPANP)	R	16 bits	14.5.4.1.7/14-143

Table 14-138. TBI MII Register Set (continued)

Offset Address	Name	Access	Size	Section/page
0x0F	Extended status (EXST)	R	16 bits	14.5.4.1.8/14-144
0x10	Jitter diagnostics (JD)	R/W	16 bits	14.5.4.1.9/14-144
0x11	TBI control (TBICON)	Mixed	16 bits	14.5.4.1.10/14-146

[1] R = Read-only, WO = Write Only, R/W = Read and Write, LH = Latches High, LL = Latches Low, SC = Self-clearing,

14.5.4.1.1 Control Register (CR)

Offset 0x00 Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10		15
R/W	PHY Reset	—	Speed[0]	AN Enable	—		Reset AN	Full Duplex	—	Speed[1]	—		
Reset	0	0	0	1	0	0	0	1	0	1	0	0	0 0 0 0

Figure 14-132. Control Register Definition

Table 14-139. CR Field Descriptions

Bits	Name	Description
0	PHY Reset	PHY reset. This bit is cleared by default. This bit is self-clearing. 0 Normal operation. 1 The internal state of the TBI is reset. This in turn may change the state of the TBI link partner.
1	—	Reserved
2	Speed[0]	Speed selection. This bit defaults to a cleared state and should always be cleared, which corresponds to 1000 Mbps speed.Setting this field controls the speed at which the TBI operates. The table for Speed[1] provides the appropriate encoding. Its default is bit[2] = ‘0’; bit[9] = ’1’.
3	AN Enable	Auto-negotiation enable. This bit is set by default. 0 The values programmed in bits 2, 7 and 9 determine the operating condition of the link. 1 Auto-negotiation process enabled.
4–5	—	Reserved
6	Reset AN	Reset auto-negotiation. This bit is cleared by default and is self-clearing. 0 Normal operation. 1 The auto-negotiation process restarts. This action is only available if auto-negotiation is enabled.
7	Full Duplex	Duplex mode. This bit is set by default. 0 Reserved. 1 Full-duplex operation.
8	—	Reserved, should be cleared.

Table 14-139. CR Field Descriptions (continued)

Bits	Name	Description
9	Speed[1]	Speed selection. This bit defaults to a set state and should always be set, which corresponds to 1000 Mbps speed.Setting this field controls the speed at which the TBI operates. The following table provides the appropriate encoding. Its default is bit[2] = ‘0’; bit[9] = ’1’. **Maximum Operating Speed** / **Bit 2** / **Bit 9** Reserved / 0 / 0 Reserved / 1 / 0 1000 Mbps / 0 / 1 Reserved / 1 / 1
10–15	—	Reserved

14.5.4.1.2 Status Register (SR)

Offset 0x01 Access: Read only

	0	6	7	8	9	10	11	12	13	14	15
R	—		Extend Status	—	No Pre	AN Done	Remote Fault	AN Ability	Link Status	—	Extend Ability
W											
Reset	0 0 0 0	0 0 0	1	0	1	0	0	1	0	0	1

Figure 14-133. Status Register Definition

Table 14-140. SR Descriptions

Bits	Name	Description
0–6	—	Reserved, should be cleared.
7	Extend Status	This bit indicates that PHY status information is also contained in the Register 15, Extended Status Register. Returns 1 on read. This bit is read-only.
8	—	Reserved, should be cleared.
9	No Pre	MF preamble suppression enable. This bit indicates whether or not the PHY is capable of handling MII management frames without the 32-bit preamble field. Returns 1, indicating support for suppressed preamble MII management frames. This bit is read-only.
10	AN Done	Auto-negotiation complete. This bit is read-only and is cleared by default. 0 Either the auto-negotiation process is underway or the auto-negotiation function is disabled. 1 The auto-negotiation process has completed.
11	Remote Fault	Remote fault. This bit is read-only and is cleared by default. Each read of the status register clears this bit. 0 Normal operation. 1 A remote fault condition was detected. This bit latches high in order for software to detect the condition.
12	AN Ability	Auto-negotiation ability. While read as set, this bit indicates that the PHY has the ability to perform auto-negotiation. While read as cleared, this bit indicates the PHY lacks the ability to perform auto-negotiation. Returns 1 on read. This bit is read-only.

Table 14-140. SR Descriptions

Bits	Name	Description
13	Link Status	Link status. This bit is read-only and is cleared by default. 0 A valid link is not established. This bit latches low allowing for software polling to detect a failure condition. 1 A valid link is established.
14	—	Reserved, should be cleared.
15	Extend Ability	Extended capability. This bit indicates that the PHY contains the extended set of registers (those beyond control and status). Returns 1 on read. This bit is read-only.

14.5.4.1.3 AN Advertisement Register (ANA)

Offset 0x04 Access: Read/Write

	0	1	2 3	4 6	7	8 9	10	11 15
R W	Next Page	—	Remote Fault	—	Pause	Half Duplex	Full Duplex	—
Reset	All zeros							

Figure 14-134. AN Advertisement Register Definition

Table 14-141. ANA Field Descriptions

Bits	Name	Description
0	Next Page	Next page configuration. The local device sets this bit to either request next page transmission or advertise next page exchange capability. 0 The local device wishes not to engage in next page exchange. 1 The local device has no next pages but wishes to allow reception of next pages. If the local device has no next pages and the link partner wishes to send next pages, the local device shall send null message codes and have the message page set to 0b000_0000_0001, as defined in annex 28C.
1	—	Reserved. (Ignore on read)
2–3	Remote Fault	The local device's remote fault condition is encoded in bits 2 and 3 of the base page. Values are shown in the following table. The default value is 00. Indicate a fault by setting a non-zero remote fault encoding and re-negotiating. RF1 bit[3] / RF2 bit[2] / Description 0 / 0 / No error, link okay 0 / 1 / Offline 1 / 0 / Link_Failure 1 / 1 / Auto-Negotiation_Error
4–6	—	Reserved, should be cleared.

Table 14-141. ANA Field Descriptions (continued)

Bits	Name	Description
7–8	Pause	The local device's PAUSE capability is encoded in bits 7 and 8, and the decodes are shown in the following table. For priority resolution information consult Table 14-142. PAUSE bit[8] / ASM_DIR bit[7] / Capability 0 / 0 / No PAUSE 0 / 1 / Asymmetric PAUSE toward link partner 1 / 0 / Symmetric PAUSE 1 / 1 / Both symmetric PAUSE and Asymmetric PAUSE toward local device
9	Half Duplex	Half-duplex capability. 0 Designates local device as not capable of half-duplex operation. 1 Designates local device as capable of half-duplex operation.
10	Full Duplex	Full-duplex capability. 0 Designates the local device as not capable of full-duplex operation. 1 Designates the local device as capable of full-duplex operation.
11–15	—	Reserved, should be cleared.

Table 14-142. PAUSE Priority Resolution

Local Device		Link Partner		Local Resolution	Link Partner Resolution
PAUSE	ASM_DIR	PAUSE	ASM_DIR		
0	0	x	x	Disable PAUSE transmit Disable PAUSE receive	Disable PAUSE transmit Disable PAUSE receive
0	1	0	x	Disable PAUSE transmit Disable PAUSE receive	Disable PAUSE transmit Disable PAUSE receive
0	1	1	0	Disable PAUSE transmit Disable PAUSE receive	Disable PAUSE transmit Disable PAUSE receive
0	1	1	1	Enable PAUSE transmit Disable PAUSE receive	Disable PAUSE transmit Enable PAUSE receive
1	0	0	x	Disable PAUSE transmit Disable PAUSE receive	Disable PAUSE transmit Disable PAUSE receive
1	0	1	x	Enable PAUSE transmit Enable PAUSE receive	Enable PAUSE transmit Enable PAUSE receive
1	1	0	0	Disable PAUSE transmit Disable PAUSE receive	Disable PAUSE transmit Disable PAUSE receive
1	1	0	1	Disable PAUSE transmit Enable PAUSE receive	Enable PAUSE transmit Disable PAUSE receive
1	1	1	x	Enable PAUSE transmit Enable PAUSE receive	Enable PAUSE transmit Enable PAUSE receive

14.5.4.1.4 AN Link Partner Base Page Ability Register (ANLPBPA)

Offset 0x05 Access: Read only

	0	1	2 3	4 6	7 8	9	10	11 15
R	Next Page	—	Remote Fault	—	Pause	Half Duplex	Full Duplex	—
W								

Reset All zeros

Figure 14-135. AN Link Partner Base Page Ability Register Definition

Table 14-143. ANLPBPA Field Descriptions

Bits	Name	Description
0	Next Page	Next page. This bit is read-only. The link partner sets or clears this bit. 0 Link partner has no subsequent next pages or is not capable of receiving next pages. 1 Link partner either requesting next page transmission or indicating the capability to receive next pages.
1	—	Reserved. (Ignore on read)
2–3	Remote Fault	The link partner's remote fault condition is encoded in bits 2 and 3 of the base page. Values are shown in the remote fault encoding field table below. This bit is read-only. **RF1 bit[3] / RF2 bit[2] / Description** 0 / 0 / No error, link okay 0 / 1 / Offline 1 / 0 / Link_Failure 1 / 1 / Auto-Negotiation_Error
4–6	—	Reserved, should be cleared.
7–8	Pause	Encoding of the link partner's PAUSE capability is shown in the PAUSE encoding table below. For priority resolution information consult. This bit is read-only **PAUSE bit[8] / ASM_DIR bit[7] / Capability** 0 / 0 / No PAUSE 0 / 1 / Asymmetric PAUSE toward link partner 1 / 0 / Symmetric PAUSE 1 / 1 / Both symmetric PAUSE and Asymmetric PAUSE toward local device
9	Half Duplex	Half-duplex capability. This bit is read-only. 0 Link partner is not capable of half-duplex mode. 1 Link partner is capable of half-duplex mode.

Table 14-143. ANLPBPA Field Descriptions (continued)

Bits	Name	Description
10	Full Duplex	Full-duplex capability. This bit is read-only. 0 Link partner is not capable of full-duplex mode. 1 Link partner is capable of full-duplex mode.
11–15	—	Reserved, should be cleared.

14.5.4.1.5 AN Expansion Register (ANEX)

Offset 0x06 Access: Read only

	0	12	13	14	15
R	—		NP Able	Page Rx'd	—
W					

Reset All zeros

Figure 14-136. AN Expansion Register Definition

Table 14-144. ANEX Field Descriptions

Bits	Name	Description
0–12	—	Reserved, should be cleared.
13	NP Able	Next page able. This bit is read-only and returns 1 on read. While read as set, indicates local device supports next page function.
14	Page Rx'd	Page received. This bit is read-only. The bit clears on a read to the register. 0 Normal operation. 1 A new page was received and stored in the applicable AN link partner ability or AN next page register. This bit latches high in order for software to detect while polling.
15	—	Reserved, should be cleared.

14.5.4.1.6 AN Next Page Transmit Register (ANNPT)

Offset 0x07 Access: Mixed

	0	1	2	3	4	5	15
R	Next Page	—	Msg Page	Ack2	Toggle	Message/Un-formatted Code Field	
W							

Reset All zeros

Figure 14-137. AN Next Page Transmit Register Definition

Table 14-145. ANNPT Field Descriptions

Bits	Name	Description
0	Next Page	Next page indication. [Reference MII bit 7.15 in *IEEE 802.3, 2000 Edition*, Clause 28.2.4] 0 Last page. 1 Additional next pages to follow.
1	—	Reserved. (Ignore on read)

Table 14-145. ANNPT Field Descriptions (continued)

Bits	Name	Description
2	Msg Page	Message page. [Reference MII bit 7.13] 0 Unformatted page. 1 Message page.
3	Ack2	Acknowledge 2. Used by the next page function to indicate that the device has the ability to comply with the message. [Reference MII bit 7.12] 0 The local device cannot comply with message. 1 The local device complies with message.
4	Toggle	Toggle. Used to ensure synchronization with the link partner during next page exchange. This bit always takes the opposite value of the toggle bit of the previously-exchanged link code word. The initial value in the first next page transmitted is the inverse of bit 11 in the base link code word. [Reference MII bit 7.11] This bit is read-only. 0 Toggle bit of the previously-exchanged link code word was 1. 1 Toggle bit of the previously-exchanged link code word was 0.
5–15	Message/ Un-formatted Code Field	Message pages are formatted pages that carry a pre-defined message code, which is enumerated in IEEE 802.3u/Annex 28C. Unformatted code fields take on an arbitrary value. [Reference MII field 7.10:0]

14.5.4.1.7 AN Link Partner Ability Next Page Register (ANLPANP)

Offset 0x08 Access: Read-only

	0	1	2	3	4	5		15
R	Next Page	—	Msg Page	Ack 2	Toggle	Message/Un-formatted Code Field		
W								

Reset All zeros

Figure 14-138. AN Link Partner Ability Next Page Register Definition

Table 14-146. ANLPANP Field Descriptions

Bits	Name	Description
0	Next Page	Next page. The link partner sets and clears this bit. 0 Last page from link partner 1 Additional next pages to follow
1	—	Reserved. (Ignore on read)
2	Msg Page	Message page. 0 Unformatted page 1 Message page
3	Ack2	Acknowledge 2. Indicates the link partner's ability to comply with the message. 0 Link partner cannot comply with message. 1 Link partner complies with message.

Table 14-146. ANLPANP Field Descriptions (continued)

Bits	Name	Description
4	Toggle	Toggle. Used to ensure synchronization with the link partner during next page exchange. This bit always takes the opposite value of the toggle bit of the previously-exchanged link code word. The initial value in the first next page transmitted is the inverse of bit 11 in the base link code word. This bit is read-only. 0 Toggle bit of the previously-exchanged link code word was 1. 1 Toggle bit of the previously-exchanged link code word was 0.
5–15	Message/ Un-formatted Code Field	Message pages are formatted pages that carry a pre-defined message code, which is enumerated in IEEE 802.3u/Annex 28C. Unformatted code fields take on an arbitrary value.

14.5.4.1.8 Extended Status Register (EXST)

Offset 0x0F Access: Read only

	0	1	2	3	4		15
R	1000X Full	1000X Half	1000T Full	1000T Half	—		
W							
Reset	1	0	1	0	0 0 0 0	0 0 0 0	0 0 0 0

Figure 14-139. Extended Status Register Definition

14.5.4.1.9 Jitter Diagnostics Register (JD)

Table 14-147. EXST Field Descriptions

Bits	Name	Description
0	1000X Full	1000X full-duplex capability. Returns 1 on read. This bit is read-only. 0 PHY cannot operation in 1000BASE-X full-duplex mode. 1 PHY can operate in 1000BASE-X full-duplex mode.
1	1000X Half	1000X half-duplex capability. Returns 0 on read. This bit is read-only. 0 PHY cannot operation in 1000BASE-X half-duplex mode. 1 PHY can operate in 1000BASE-X half-duplex mode.
2	1000T Full	1000T full-duplex capability. Returns 1 on read. This bit is read-only. 0 PHY cannot operation in 1000BASE-T full-duplex mode. 1 PHY can operate in 1000BASE-T full-duplex mode.
3	1000T Half	1000T half-duplex capability. Returns 0 on read. This bit is read-only. 0 PHY cannot operation in 1000BASE-T half-duplex mode. 1 PHY can operate in 1000BASE-T half-duplex mode.
4–15	—	Reserved

Annex 36A in IEEE 802.3z describes several jitter test patterns. These can be configured to be sent by writing the jitter diagnostics register. See the register description for more information. In may be wise to auto-negotiate and advertise a remote fault signaling of offline prior to beginning the test patterns.

Offset 0x10 Access: Read/Write

	0	1–3	4–5	6–15
R/W	Jitter Enable	Jitter Select	—	Custom Jitter Pattern
Reset	All zeros			

Figure 14-140. Jitter Diagnostics Register Definition

Table 14-148. JD Field Descriptions

Bits	Name	Description
0	Jitter Enable	Jitter enable. This bit is cleared by default. 0 Normal transmit operation. 1 Enable the TBI to transmit the jitter test patterns defined in IEEE 802.3z 36A.
1–3	Jitter Select	Selects the jitter pattern to be transmitted in diagnostics mode. Encoding of this field is shown in the following table. Default is 00.

Jitter Pattern Select	bit[1]	bit[2]	bit[3]
User defined uses custom jitter pattern, bits 6–15	0	0	0
High frequency (+/- D21.5) 1010101010101010101010101010101010101010…	0	0	1
Mixed frequency (+/- K28.5) 1111101011000001010011111010110000010100…	0	1	0
Low frequency 1111100000111110000011111000001111100000…	0	1	1
Complex pattern (10’h17c,10’h0c9,10’h0e5,10’h2a3, 10’h17c,...)	1	0	0
Square Wave (- K28.7) 0011111000001111100000111110000011111000…	1	0	1
Reserved	1	1	0
Reserved	1	1	1

4–5	—	Reserved
6–15	Custom Jitter Pattern	Used in conjunction with jitter (pattern) select and jitter (diagnostic) enable; set this field to the desired custom pattern which is continuously transmitted. Its default is 0x000.

14.5.4.1.10 TBI Control Register (TBICON)

Offset 0x11 Access: Mixed

	0	1	2	3	4	6	7	8	9	10	11	12	13	14	15
R W	Soft_Reset	—	Disable Rx Dis	Disable Tx Dis	—		AN Sense	—		Clock Select	MII Mode	—			
Reset	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0

Figure 14-141. TBI Control Register Definition

Table 14-149. TBICON Field Descriptions

Bits	Name	Description
0	Soft_Reset	Soft reset. This bit is cleared by default. 0 Normal operation. 1 Resets the functional modules in the TBI.
1	—	Reserved. (Ignore on read)
2	Disable Rx Dis	Disable receive disparity. This bit is cleared by default. 0 Normal operation. 1 Disables the running disparity calculation and checking in the receive direction.
3	Disable Tx Dis	Disable transmit disparity. This bit is cleared by default. 0 Normal operation. 1 Disables the running disparity calculation and checking in the transmit direction.
4–6	—	Reserved
7	AN Sense	Auto-negotiation sense enable. This bit is cleared by default. 0 IEEE 802.3z Clause 37 behavior is desired, which results in the link not completing. 1 Allow the auto-negotiation function to sense either a Gigabit MAC in auto-negotiation bypass mode or an older Gigabit MAC without auto-negotiation capability. If sensed, auto-negotiation complete becomes true; however, the page received is low, indicating no page was exchanged. Management can then act accordingly.
8–9	—	Reserved
10	Clock Select	Clock select. This bit selects how the on-chip TBI PHY is clocked. This bit is cleared by default. If operating in SGMII mode: 0 Disable the TBI PHY clock. 1 Enable the TBI PHY clock (required for SGMII operation). This clock is provided on-chip by the SerDes block.
11	MII Mode	This bit describes the configuration mode of the TBI. Its value is the inverse of ECNTRL[TBIM]. 0 TBI mode (connected to a 1000BASE-X SerDes) 1 Reserved
12–15	—	Reserved

14.6 Functional Description

This section describes the following:

- Section 14.6.1, “Connecting to Physical Interfaces on Ethernet”
- Section 14.6.2, “Gigabit Ethernet Controller Channel Operation”
- Section 14.6.3, “TCP/IP Offload”
- Section 14.6.4, “Quality of Service (QoS) Provision”
- Section 14.6.5, “Lossless Flow Control”
- Section 14.6.6, “Hardware Assist for IEEE Std. 1588 Compliant Timestamping”
- Section 14.6.7, “Buffer Descriptors”

14.6.1 Connecting to Physical Interfaces on Ethernet

This section describes how to connect the eTSEC to various interface(s): MII,RMII, RGMII. To avoid confusion, all of the buses follow the bus conventions used in the IEEE 802.3 specification because the PHYs follow the same conventions. (For instance, in the bus TSEC*n*_TXD[7:0], bit 7 is the msb and bit 0 is the lsb). If a mode does not use all input signals available to a particular eTSEC, those inputs that are not used must be pulled low on the board.

14.6.1.1 Media-Independent Interface (MII)

This section describes the media-independent interface (MII) intended to be used between the PHYs and the eTSEC. Figure 14-142 depicts the basic components of the MII including the signals required to establish eTSEC module connection with a PHY.

[1] The management signals (MDC and MDIO) are common to all of the Ethernet controllers' connections in the system, assuming that each PHY has a different management address.

Figure 14-142. eTSEC-MII Connection

An MII interface has 18 signals (including the MDC and MDIO signals), as defined by the IEEE 802.3u standard, for connecting to an Ethernet PHY.

14.6.1.2 Reduced Media-Independent Interface (RMII)

This section describes the reduced media-independent interface (RMII) intended to be used between the PHYs and the GMII MAC. The RMII is a reduced-pin alternative to the IEEE802.3u MII. The RMII reduces the number of signals required to interconnect the MAC and the PHY from a maximum of 18 signals (MII) to 10 signals. To accomplish this objective, the data paths are halved in width and clocked at twice the MII clock frequency, while clocks, carrier sense and error signals have been partly combined. For 100 Mbps operation, the reference clock operates at 50 MHz, whereas for 10 Mbps operation, the clock remains at 50MHz, but only every 10th cycle is used. Figure 14-143 depicts the basic components of the reduced media-independent interface and the signals required to establish an eTSEC's connection with a PHY. The RMII is implemented as defined by the RMII Specification of the RMII Consortium, as of March 20, 1998.

[2] The management signals (MDC and MDIO) are common to all of the Ethernet controllers module connections in the system, assuming that each PHY has a different management address.

Figure 14-143. eTSEC-RMII Connection

14.6.1.3 Reduced Gigabit Media-Independent Interface (RGMII)

This section describes the reduced gigabit media-independent interface (RGMII) intended to be used between the PHYs and the GMII MAC. The RGMII is an alternative to the IEEE 802.3u MII. The RGMII reduces the number of signals required to interconnect the MAC and the PHY from a maximum of 28 signals (GMII) to 15 signals (GTX_CLK125 included) in a cost effective and technology independent manner. To accomplish this objective, the data paths and all associated control signals are multiplexed using both edges of the clock. For gigabit operation, the clocks operate at 125MHz, and for 10/100 operation, the clocks operate at 2.5 MHz or 25 MHz, respectively. Note that the GTX_CLK125 input must be provided at 125 MHz for an RGMII interface, regardless of operation speed (1 Gbps, 100 Mbps, or 10 Mbps).

The figure below depicts the basic components of the gigabit reduced media-independent interface and the signals required to establish the gigabit Ethernet controllers' module connection with a PHY. The RGMII is implemented as defined by the RGMII specification, version 1.2a.

[1] The management signals (MDC and MDIO) are common to all of the gigabit Ethernet controllers module connections in the system, assuming that each PHY has a different management address.

Figure 14-144. eTSEC-RGMII Connection

14.6.1.4 Serial Gigabit Media-Independent Interface (SGMII)

This section describes the serial gigabit media-independent interface (SGMII) intended to be used between a SerDes PHY and the eTSEC to implement a serial gigabit version of a media-independent interface. Figure 14-145 depicts the basic components of the SGMII including the signals required to establish eTSEC module connection with a PHY. Note that in SGMII the eTSEC utilizes the on-board TBI PHY in addition to the SerDes interface.

[1] The management signals (MDC and MDIO) may be common to all of the Ethernet controllers' connections in the system, assuming that each PHY has a different management address.

Figure 14-145. eTSEC-SGMII Connection

14.6.1.5 SGMII Interface

SGMII communication using the eTSEC is accomplished through the SerDes interface. See Table 14-1 for specific signal assignments.

14.6.2 Gigabit Ethernet Controller Channel Operation

This section describes the operation of the eTSEC. First, the software initialization sequence is described. Next, the software (Ethernet driver) interface for transmitting and receiving frames is reviewed. Frame filtering and receive filing algorithm features are also discussed. The section concludes with interrupt handling, inter-packet gap time, and loop back descriptions.

14.6.2.1 Initialization Sequence

This sections describes which registers are reset due to a hard or software reset and what registers the user must initialize prior to enabling the eTSEC.

14.6.2.1.1 Hardware Controlled Initialization

A hard reset occurs when the system powers up. All eTSEC registers and control logic are reset to their default states after a hard reset has occurred. In this state, each eTSEC behaves like a PowerQUICC III device, except for the absence of out-of-sequence TxBD features. That is, initially TCP/IP offload is disabled and only single RxBD and TxBD rings are accessible.

14.6.2.1.2 User Initialization

After the system has undergone a hard reset, software must initialize certain basic eTSEC registers. Other registers can also be initialized during this time, but they are optional and must be determined based on the requirements of the system. See Table 14-3 for the register list. The following list describes the minimum steps for register initialization:

1. Set and clear MACCFG1 [Soft_Reset]
2. Initialize MACCFG2
3. Initialize MAC station address
4. Set up the PHY using the MII management interface
5. Clear IEVENTG*g*
6. Initialize IMASKG*g*
7. Initialize RCTRL
8. Initialize DMACTRL

After the initialization of registers is performed, the user must execute the steps in the following order to bring the eTSEC into a functional state (out of reset):

1. Write to the MACCFG1 register and set the appropriate bits. These need to include RX_EN and TX_EN. To enable flow control, Rx_Flow and Tx_Flow should also be set.
2. For the transmission of Ethernet frames, TxBDs must first be built in memory, linked together as a ring, and pointed to by the TBASE*n* registers. A minimum of two buffer descriptors per ring is required, unless the ring is disabled. Setting the ring to a size of one causes the same frame to be transmitted twice. A minimum of nine buffer descriptors must be used when wrapping back to the top BD of the ring. If TCP/IP offload is to be enabled, the TxBD[TOE] bit must be set for each frame.
3. Likewise, for the reception of Ethernet frames, the receive queue (or queues) must be ready, with its RxBD pointed to by the RBASE*n* registers. If TCP/IP offload is to be enabled, RCTRL[PRSDEP] must be set to the required offload level. Both transmit and receive can be gracefully stopped after transmission and reception begins.
4. Clearing DMACTRL[GTS] triggers the transmission of frame data if the transmitter had been previously stopped. The DMACTRL[GRS] must be cleared if the receiver had been previously stopped. Refer to the DMACTRL register section, and Section 14.6.7.1, “Data Buffer Descriptors,” for more information.

14.6.2.2 Soft Reset and Reconfiguring Procedure

Before issuing a soft-reset to and/or reconfiguring the MAC with new parameters, the user must properly shutdown the DMA and make sure it is in an idle state for the entire duration. User must gracefully stop the DMA by setting both GRS and GTS bits in the DMACTRL register, then wait for both GRSC and GTSC bits to be set in the IEVENTG*g* register before resetting the MAC or changing parameters. Both GRS and GTS bits must be cleared before re-enabling the MAC to resume the DMA.

During the MAC configuration, if a new set of Tx buffer descriptors are used, the user must load the pointers into the TBASE registers. Likewise if a new set of Rx buffer descriptors are used, the RBASE registers must be written with new pointers.

The following procedure gracefully resets and reconfigures the MAC:

1. Set GRS/GTS bits in DMACTRL register.
2. Poll GRSC/GTSC bits in IEVENTG*g* register until both are set.
3. Set SOFT_RESET bit in MACCFG1 register. (Note that SOFT_RESET must remain set for at least 3 TX clocks before proceeding.)
4. Clear SOFT_RESET bit in MACCFG1 register.
5. Load TBASE0–TBASE7 with new Tx BD pointers.
6. Load RBASE0–RBASE7 with new Rx BD pointers.
7. Setup other MAC registers (MACCFG2, MAXFRM, and so on).
8. Setup group address hash table (GADDR0–GADDR15) if address filtering is required.
9. Setup receive frame filer table (through RQFAR, RQFCR, and RQFPR) if filing to multiple RxBD rings is required.
10. Setup WWR, WOP, TOD bits in DMACTRL register.
11. Enable transmit queues in TQUEUE, and ensure that the transmit scheduling mode is correctly set in TCTRL.
12. Enable receive queues in RQUEUE, and optionally set TOE functionality in RCTRL.
13. Clear THLT and TXF bits in TSTAT*n* registers by writing 1 to them.
14. Clear QHLT and RXF bits in RSTAT*n* registers by writing 1 to them.
15. Clear GRS/GTS bits in DMACTRL. Do not change other bits.
16. Enable Tx_EN/Rx_EN in MACCFG1 register.

14.6.2.2.1 Timer Soft Reset and Reconfiguring Procedure

The following procedure gracefully resets and reconfigures the timer module:

1. Disable attached Ethernet MAC's time-stamping feature.
2. Set TMR_CTRL[TMSR] bit and disable Timer, TMR_CTRL[TE] = 0.
3. Wait for hardware to clear TMR_CTRL[TMSR] bit.
4. Wait for TMR_STAT[RCD] bit to be set before accessing any timer domain registers. Refer to Table 14-150 and Table 14-151.
5. Setup TMR_CTRL register, including TCLK_PERIOD and CKSEL (if update is desired).
6. Disarm the alarms with a write to TMR_ALARM1_L and TMR_ALARM2_L.
7. Clear alarm, periodic pulse, and external trigger event bits in TMR_TEVENT.
8. Set up TMR_TEMASK for desired interrupts.
9. Load TMR_ADD with new value when in master mode and not in bypass mode (if update is desired).
10. Optionally update TMR_FIPERn, and TMR_PRSC.
11. Update TMR_CNT_H/L, and TMR_OFF_H/L to set the estimated PTP time (when in master mode).
12. Enable TMR_CTRL[TE].

13. Enable attached Ethernet MAC's time stamping feature.

Table 14-150. Timer Clock Domain Timer Register List

Register Name	Description
TMR_CNT_H/L	Timer Counter Register
TMR_ADD	Timer Drift Compensation Addend Register
TMR_ACC	Timer Accumulator Register
TMR_PRSC	Timer Prescale
TMR_OFF_H/L	Timer Offset Register
TMR_ALARM1_H/L	Timer Alarm 1 Register
TMR_ALARM2_H/L	Timer Alarm 2 Register
TMR_FIPER1	Timer Fixed Period Interval
TMR_FIPER2	Timer Fixed Period Interval
TMR_FIPER3	Timer Fixed Period Interval
TMR_ETTS1_H/L	Time Stamp of General-Purpose External Trigger
TMR_ETTS2_H/L	Time Stamp of General-Purpose External Trigger
TMR_RXTS_H/L	Receive Time Stamp Register
TMR_TXTS1_H/L	Transmit Time Stamp 1 Register
TMR_TXTS2_H/L	Transmit Time Stamp 2 Register

Table 14-151. Platform Clock (ipg_clk) Domain Timer Register List

Register Name	Description
TMR_CTRL	Timer Control Register
TMR_PEVENT	PTP Packet Event Register
TMR_PEMASK	PTP Packet Event Mask Register
TMR_TEVENT	Time Stamp Event Register
TMR_TEMASK	Timer Event Mask Register
TMR_STAT	Timer Status
TMR_TXTS1_ID	Transmit Time Stamp ID1 Register
TMR_TXTS2_ID	Transmit Time Stamp ID2 Register

14.6.2.3 Gigabit Ethernet Frame Transmission

The Ethernet transmitter requires little core intervention. After the software driver initializes the system, the eTSEC begins to poll the first transmit buffer descriptor (TxBD) in TxBD ring 0 every 512 transmit clocks. If TxBD[R] is set, and the TxBD ring is scheduled for transmission, the eTSEC begins copying the associated transmit buffer from memory to its Tx FIFO. The transmitter takes data from the Tx FIFO and transmits data to the MAC. The MAC transmits the data through the GMII interface to the physical media. The transmitter, once initialized, runs until the end-of-frame (EOF) condition is detected unless a collision within the collision window occurs (half-duplex mode) or an abort condition is encountered.

If the user has a frame ready to transmit, setting the DMACTRL[TOD] eliminates waiting for the next poll and a DMA transfer of the transmit data buffers can begin immediately. The transmission begins once all data for the frame is loaded into the Tx FIFO or sufficient transmit data (determined by the Tx FIFO threshold register) is in the Tx FIFO. If the line is not busy, the MAC transmit logic asserts TX_EN and sends the 7-octet preamble sequence, 1-octet start of frame delimiter, and frame information in that order.

If the line is busy, the controller waits for the carrier sense signal, CRS, to remain inactive for 60 bit times (60 clocks) and transmission begins after an additional 36 bit times (96 bit times after CRS became active). In full-duplex mode, because collisions are ignored, frame transmission maintains only the interframe gap (96 bit times) regardless of CRS.

In half-duplex mode (MACCFG2[Full Duplex] is cleared) the MAC defers transmission if the line is busy (CRS asserted). Before transmitting, the MAC waits for carrier sense to become inactive, at which point it then determines if CRS remains negated for 60 clocks. If so, transmission begins after an additional 36 bit times (96 bit times after CRS originally became negated). If CRS continues to be asserted, the MAC follows a specified back-off procedure and tries to retransmit the frame until the retry limit is reached. Data stored in the Tx FIFO is re-transmitted in case of a collision. This avoids unnecessary memory traffic.

The transmitter also monitors for an abort condition and terminates the current frame if an abort condition is encountered. In full-duplex mode the protocol is independent of network activity, and only the transmit inter-frame gap must be enforced.

The transmitter implements full-duplex flow control. If a flow control frame is received, the MAC does not service the transmitter's request to send data until the pause duration is over. If the MAC is currently sending data after a pause frame has been received and processed, the MAC finishes sending the current frame, then suspends subsequent frames (except a pause frame) until the pause duration is over. In addition, the transmitter supports transmission of flow control frames through TCTRL[TFC_PAUSE]. The transmit pause frame is generated internally based on the PAUSE register that defines the pause value to be sent. Note that it is possible to send a pause frame while the pause timer has not expired.

The MAC automatically appends FCS (32-bit CRC) bytes to the frame if any of the following values are set:

- TxBD[PAD/CRC] is set in first TxBD
- TxBD[TC] is set in first TxBD
- MACCFG2[PAD/CRC] is set
- MACCFG2[CRC] is set

The Tx_EN is negated after the FCS is sent. This notifies the PHY of the need to generate the illegal Manchester encoding that signifies the end of an Ethernet frame. Following the transmission of the FCS, the Ethernet controller writes the frame status bits into the BD and clears TxBD[R]. If the end of the current buffer is reached and TxBD[L] is cleared (a frame is comprised of multiple buffer descriptors), only TxBD[R] is cleared.

For both half- and full-duplex modes, an interrupt can be issued depending on TxBD[I]. The Ethernet controller then proceeds to the next TxBD in the table. In this way, the core can be interrupted after each frame, after each buffer, or after a specific buffer is sent. If TxBD[PAD/CRC] is set, the Ethernet controller pads any frame shorter than 64 bytes with zero bytes to make up the minimum length.

To pause transmission, or rearrange the transmit queue, set DMACTRL[GTS]. This can be useful for transmitting expedited data ahead of previously-linked buffers or for error situations. If this bit is set, the eTSEC transmitter performs a graceful transmit stop. The Ethernet controller stops immediately if no transmission is in progress or continues transmission until all queued frames in the Tx FIFO have been disposed of. The IEVENTG*g*[GTSC] interrupt occurs once the graceful transmit stop operation is completed. After the DMACTRL[GTS] is cleared, the eTSEC resumes transmission with the next frame.

While the eTSEC is in 10/100Mbps mode it sends bytes least-significant nibble first and each nibble is sent lsb first. While it is in 1000Mbps mode it sends bytes LSB first.

14.6.2.4 Gigabit Ethernet Frame Reception

The eTSEC Ethernet receiver is designed to work with little core intervention and can perform data extraction, address recognition, CRC checking, short frame checking, and maximum frame-length checking.

After a hardware reset, the software driver clears the RSTATn register(s) and sets MACCFG1[RX_EN]. The Ethernet receiver is enabled and immediately starts processing receive frames. The MAC checks for when TSEC*n*_RX_DV is asserted and as long as TSEC*n*_COL remains negated (full-duplex mode ignores TSEC*n*_COL), the MAC looks for the start of a frame by searching for a valid preamble/SFD (start of frame delimiter) header, which is stripped (unless MACCFG2[PreAM RxEN] is set) and the frame begins to be processed. If a valid header is not found, the frame is ignored.

If the receiver detects the first bytes of a frame, the eTSEC controller begins to perform the frame recognition function through destination address (DA) recognition (see Section 14.6.2.7, “Frame Recognition”). Based on this match the frame can be accepted or rejected. The receiver can filter frames based on individual (unicast), group (multicast), and broadcast addresses. Because Ethernet receive frame data is not written to memory until the internal frame recognition algorithm is complete, system bus usage is not wasted on frames unwanted by this station.

If a frame is accepted, the Ethernet controller fetches the receive buffer descriptor (RxBD) from either queue 0 or the queue determined by the filer. If the RxBD is not being used by software (RxBD[E] is set), the eTSEC starts transferring the incoming frame. RxBD[F] is set for the first RxBD used for any particular receive frame. If the current RxBD is not available for the received frame, a receive busy error condition is raised in IEVENTG*g*[BSY].

After the buffer is filled, the eTSEC clears RxBD[E] and, if RxBD[I] is set, generates an interrupt. If the incoming frame is larger than the buffer, the Ethernet controller fetches the next RxBD in the table. If it is empty, the controller continues receiving the rest of the frame. In half-duplex mode, if a collision is detected during the frame, no RxBDs are used; thus, no collision frames are presented to the user except late collisions, which indicate LAN problems.

The RxBD length is determined by the MRBL field in the maximum receive buffer length register (MRBLR). The smallest valid value is 64 bytes, with larger values being be some integral multiple of 64 bytes. During reception, the Ethernet controller checks for frames that are too short or too long. After the frame ends (CRS is negated), the receive CRC field is checked and written to the data buffer. The data length written to the last RxBD in the Ethernet frame is the length of the entire frame, which enables the software to recognize an oversized frame condition.

Receive frames are not truncated when they exceed maximum frame bytes in the MAC’s maximum frame register if MACCFG2[Huge Frame] is set, yet the babbling receiver error interrupt occurs (IEVENTG*g*[BABR] is set) and RxBD[LG] is set.

After the receive frame is complete, the Ethernet controller sets RxBD[L], updates the frame status bits in the RxBD, and clears RxBD[E]. If RxBD[I] is set, the Ethernet controller next generates an interrupt (that

can be masked) indicating that a frame was received and is in memory. The Ethernet controller then waits for a new frame.

To interrupt reception or rearrange the receive queue, DMACTRL[GRS] must be set. If this bit is set, the eTSEC receiver performs a graceful receive stop. The Ethernet controller stops immediately if no frames are being received or continues receiving until the current frame either finishes or an error condition occurs. The IEVENTG*g*[GRSC] interrupt event is signaled after the graceful receive stop operation is completed. While in this mode the user can write to registers that are accessible to both the user and the eTSEC hardware without fear of conflict, and finally clear IEVENTG*g*[GRSC]. After DMACTRL[GRS] is cleared, the eTSEC scans the input data stream for the start of a new frame (preamble sequence and start of frame delimiter), it resumes receiving, and the first valid frame received is placed in the next available RxBD.

14.6.2.5 Ethernet Preamble Customization

By default eTSEC generates a standard Ethernet preamble sequence prior to transmitting frames. However, the user can substitute a custom preamble sequence for the purpose of controlling switching equipment at the receiver, particularly at 100/1000Mbps speeds.; in any RMII mode only the standard preamble can be transmitted

eTSEC normally searches for and discards the standard Ethernet preamble sequence upon receiving frames. Part of the received preamble sequence can be optionally recovered and returned as part of the frame data, making it visible to user software. Note that preamble cannot be recovered in any RMII mode.

Note that it is also possible for the first two bytes of custom preamble (PreOct0 and PreOct1) to be lost in during conversion to ten-bit code groups in the PCS sub-layer. Thus is it recommended that any custom preamble start at PreOct2.

14.6.2.5.1 User-Defined Preamble Transmission

To substitute a custom preamble, the user must ensure the following:

- MACCFG2[PreAm TxEN] bit is set.
- The first TxBD of every frame containing a custom preamble has its PRE bit set.
- An 8-byte custom preamble sequence appears before the Ethernet DA field in the first transmit data buffer.

Byte Offsets	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
0–1	PreOct0								PreOct1							
2–3	PreOct2								PreOct3							
4–5	PreOct4								PreOct5							
6–7	PreOct6															

Figure 14-146. Definition of Custom Preamble Sequence

It should be noted that use of preamble octets matching the standard start of frame delimiter (0xD5) can be expected to trigger premature frame reception by the receiving station.

Table 14-152. Custom Preamble Field Descriptions

Bytes	Bits	Name	Description
0–1	0–7	PreOct0	Octet #0 of custom transmit preamble. This is the first octet of preamble sent.
	8–15	PreOct1	Octet #1 of custom transmit preamble. This is the second octet of preamble sent.
2–3	0–7	PreOct2	Octet #2 of custom transmit preamble. This is the third octet of preamble sent.
	8–15	PreOct3	Octet #3 of custom transmit preamble. This is the fourth octet of preamble sent.
4–5	0–7	PreOct4	Octet #4 of custom transmit preamble. This is the fifth octet of preamble sent.
	8–15	PreOct5	Octet #5 of custom transmit preamble. This is the sixth octet of preamble sent.
6–7	0–7	PreOct6	Octet #6 of custom transmit preamble. This is the seventh octet of preamble sent. The last octet (the start of frame delimiter) is generated by the MAC automatically.
	8–15	—	Reserved; should be cleared.

14.6.2.5.2 User-Visible Preamble Reception

To return the received preamble, the user must ensure the following:

- MACCFG2[PreAm RxEN] bit is set.
- Space for an 8-byte preamble sequence is allowed before the Ethernet DA field in the first receive data buffer of each frame.

Byte Offsets	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
0–1	PreOct0								PreOct1							
2–3	PreOct2								PreOct3							
4–5	PreOct4								PreOct5							
6–7	PreOct6															

Figure 14-147. Definition of Received Preamble Sequence

Should the received preamble be shorter than the 7-octet sequence defined by IEEE Std. 802.3, initial bytes of the received preamble sequence hold undefined values. The standard start of frame delimiter (0xD5) is always omitted. Note that preamble extraction is not possible in RMII mode.

Table 14-153. Received Preamble Field Descriptions

Bytes	Bits	Name	Description
0–1	0–7	PreOct0	Octet #0 of received preamble. This is the first octet of preamble received.
	8–15	PreOct1	Octet #1 of received preamble. This is the second octet of preamble received.
2–3	0–7	PreOct2	Octet #2 of received preamble. This is the third octet of preamble received.
	8–15	PreOct3	Octet #3 of received preamble. This is the fourth octet of preamble received.
4–5	0–7	PreOct4	Octet #4 of received preamble. This is the fifth octet of preamble received.
	8–15	PreOct5	Octet #5 of received preamble. This is the sixth octet of preamble received.
6–7	0–7	PreOct6	Octet #6 of received preamble. This is the seventh octet of preamble received. The last octet (the start of frame delimiter) is discarded.
	8–15	—	Reserved

14.6.2.6 RMON Support

Using promiscuous mode, the eTSEC can automatically gather network statistics required for remote network interface monitoring. The RMON MIB group 1, RMON MIB group 2, RMON MIB group 3, RMON MIB group 9, RMON MIB2, and the 802.3 Ethernet MIB are supported. For RMON statistics and their corresponding counters, see the memory map.

14.6.2.7 Frame Recognition

The Ethernet controller performs frame recognition using destination address (DA) recognition. A frame can be rejected or accepted based on the outcome.

14.6.2.7.1 Destination Address Recognition and Frame Filtering

The eTSEC can perform layer 2 frame filtering on the basis of destination Ethernet address (DA), as illustrated by the flowchart in Figure 14-148.

Figure 14-148. Ethernet Address Recognition Flowchart

In promiscuous mode, the eTSEC accepts all received frames regardless of DA. Note, however, that Ethernet frame filtering simply restricts the traffic seen by the receive queue filer. Therefore even in

promiscuous mode it remains possible to program the filer to reject frames based on their higher-layer header contents.

In the case of an individual address, the DA field of the received frame is compared with the physical address that the user programs in the station address registers (MACSTNADDR1 and MACSTNADDR2). If the DA does not match the station address, and exact MAC address matching is enabled through RCTRL[EMEN], the controller performs address recognition on the multiple MAC addresses written to the MAC*x*ADDR1 and MAC*x*ADDR2 registers. These virtual addresses give a particular eTSEC the ability to mirror other MACs on the network, which caters for router redundancy protocols, such as HSRP and VRRP.

If exact MAC address matching is not enabled, the eTSEC determines whether DA is a group or individual address. If DA is the standard broadcast address, and broadcast addresses are not rejected, the frame is accepted. If any other group address is received, the eTSEC looks-up the DA by means of the group hash table. The group hash table may be extended to 512 entries if RCTRL[GHTX] = 1. Otherwise, an individual address is hashed into the 256-entry individual hash table when RCTRL[GHTX] = 0.

14.6.2.7.2 Hash Table Algorithm

The hash table process used in the group hash filtering operates as follows. By default, the Ethernet controller maps any 48-bit destination address into one of 256 bins, represented by the 256 bits in IGADDR0–IGADDR7 for individual addresses, and the 256 bits in GADDR0–GADDR7 for group addresses. But in the case where RCTRL[GHTX] is set, both sets of registers are combined into an extended group-only hash table of 512 bits, where IGADDR0–IGADDR7 contain the first 256 bits and GADDR0–GADDR7 contain the last 256 bits. No individual-address table exists in extended mode.

The 48-bit destination address received by the MAC is passed through the Ethernet CRC-32 algorithm to produce a hash value. The CRC polynomial used is:

$$x^{32} + x^{26} + x^{23} + x^{22} + x^{16} + x^{12} + x^{11} + x^{10} + x^{8} + x^{7} + x^{5} + x^{4} + x^{2} + x + 1$$

The MAC initializes its CRC register to 0xFFFF_FFFF before computing a CRC on the 6 bit-reversed octets of the DA. A non-optimized sample of C code for computing the DA hash is listed in Example 14-1. The 9 most significant bits of the raw, uninverted CRC are used as the hash table index, H[8–0]. If RCTRL[GHTX] = 0, bits H[8–6] select one of the 8 IGADDR or GADDR registers, while bits H[5–1] select a bit within the 32-bit register. If RCTRL[GHTX] = 1, bits H[8–5] select one of the 16 registers in the {IGADDR, GADDR} set, while bits H[4–0] select a bit within the 32-bit register. For example, if H[8–5] = 7, IGADDR7 is selected, whereas H[8–5] = 9 selects GADDR1.

Example 14-1. Sample C Code for Computing eTSEC Hash Table Indices

```
/* Wrapper macros for 256-bucket and 512-bucket hash tables:
   Pass 6-byte Ethernet MAC address as parameter. */
#define TSEC_HASH256(macaddr) ((crc32(macaddr) >> 24) & 0xff)
#define TSEC_HASH512(macaddr) ((crc32(macaddr) >> 23) & 0x1ff)

/* CRC constants.  Note: CRC-32 polynomial is bit-reversed. */
#define CRC_POLYNOMIAL 0xedb88320
#define CRC_INITIAL    0xffffffff
#define MAC_ADDRLEN    6
#define BITS_PER_BYTE  8

/* crc32() Takes the array of bytes, macaddr[], representing an
   Ethernet MAC address and returns the CRC-32 result over these bytes,
   where each byte is used in bit-reversed form (Ethernet bit order).
   Index 0 of macaddr[] is the first byte of the address on the wire.
   Test case: the result of crc32 on {0x00, 0x01, 0x02, 0x03, 0x04, 0x05}
   should be 0xad0c28f3.
 */
unsigned long crc32(unsigned char macaddr[MAC_ADDRLEN])
{
  unsigned long crc, result;
  int byte, i;

  /* CRC-32 algorithm starts by inverting first 4 bytes */
  crc = CRC_INITIAL;
  /* add each byte to running CRC accumulator */
  for (byte = 0; byte < MAC_ADDRLEN; ++byte) {
    crc ^= macaddr[byte];
    /* shift CRC right to perform but reversal on byte of address */
    for (i = 0; i < BITS_PER_BYTE; ++i)
      if (crc & 1)
     crc = (crc >> 1) ^ CRC_POLYNOMIAL;
      else
     crc >>= 1;
  }
  /* finally, reverse bits of result to get CRC in normal bit order */
  for (result = 0, i = 4*BITS_PER_BYTE-1; i >= 0; crc >>= 1, --i)
    result |= (crc & 1) << i;
  return result;
}
```

If the CRC hash table index selects a bit that is set in the hash table, the frame is accepted. If 32 group addresses are stored in the hash table and random group addresses are received, the extended hash table prevents roughly 480/512 (93.8%) of the group address frames from reaching memory. Software must further filter those that reach memory to determine if they contain the correct addresses. Alternatively, small multicast groups can be held in the exact match MAC address registers, which guarantees that only correct frames are admitted.

The effectiveness of the hash table declines as the number of addresses increases. For instance, as the number of addresses stored in the 512-bin hash table increases, the vast majority of the hash table bits are set, preventing only a small fraction of frames from reaching memory.

NOTE

The hash table cannot be used to reject frames that match a set of selected addresses because unintended addresses can map to the same bit in the hash table. The receive queue filer may be used to reject frames with unintended address hits in the hash table.

14.6.2.8 Magic Packet Mode

eTSEC implements the AMD Magic Packet™ specification for LAN-initiated power management. This mode is normally entered with the rest of the system in a low-power sleep mode. Software must enable normal receive function in the Ethernet MAC, and then finally set the MACCFG2[MPEN] bit to enable Magic Packet detection before the system enters a reduced mode. While the rest of the system is operating in low-power mode, the enabled eTSEC continues to receive Ethernet frames, but discards them immediately. Upon receipt of any frame whose contents contain the valid Magic Packet sequence, the eTSEC exits out of Magic Packet mode, thus clearing MACCFG2[MPEN], and raises an error/diagnostic interrupt through IEVENTG*g*[MAG], which causes the surrounding system to wake-up. Frames received after Magic Packet mode has exited are received into software buffers as usual. Software can abort Magic Packet mode by writing 0 to MACCFG2[MPEN] at any time.

AMD specify a Magic Packet™ to be any Ethernet frame containing a valid Ethernet header (Destination and Source Addresses) and valid FCS (CRC-32), and whose payload includes the specific Magic Packet byte sequence at any offset from the start of frame. The specific byte sequence comprises an unbroken stream of 102 bytes, the first 6 bytes of which are 0xFFFFFF_FFFFFF, followed by 16 copies of the MAC's unique IEEE station address in the normal byte order for Ethernet addresses. For example, if the station address were 0x112233_445566, then the MAC would have to receive 0xFFFFFF_FFFFFF, 0x112233_445566, ..., 0x112233_445566 in any payload to detect a Magic Packet. Only frames addressed specifically to the MAC's station address or a valid multicast or broadcast address can be examined for the Magic Packet sequence.

14.6.2.9 Flow Control

Because collisions cannot occur in full-duplex mode, gigabit Ethernet can operate at the maximum rate. If the rate becomes too fast for a station's receiver, the station's transmitter can send flow-control frames to reduce the rate. Flow-control instructions are transferred by special frames of minimum frame size. The length/type fields of these frames have a special value.

Table 14-154. Flow Control Frame Structure

Size [Octets]	Description	Value	Comment
7	Preamble	—	—
1	SFD	—	Start frame delimiter
6	Destination address	01-80-C2-00-00-01	Multicast address reserved for use in MAC frames (or MAC station address)

Table 14-154. Flow Control Frame Structure (continued)

Size [Octets]	Description	Value	Comment
6	Source address	—	—
2	Length/type	88-08	Control frame type
2	MAC opcode	00-01	Pause command
2	MAC parameter	—	Pause time as defined by the PTV[PT] field. The pause period is measured in pause_quanta, a speed independent constant of 512 bit-times (unlike slot time). The most-significant octet is transmitted first.
2	Extended MAC parameter	—	Pause time extended as defined by the PTV[PTE] field. The most significant octet is transmitted first.
40	Reserved	—	—
4	FCS	—	Frame check sequence (CRC)

If flow-control mode is enabled (MACCFG1[Rx_Flow] is set) and the receiver identifies a pause-flow control frame, transmission stops for the time specified in the control frame. The controller completes any frame in progress before stopping transmission, and does not commence counting the pause time until transmit is idle. During a pause, only a control frame can be sent (TCTRL[TFC_PAUSE] is set). Normal transmission resumes after the pause timer stops counting, or resumes immediately if a pause frame with a zero time-out is received. If another pause-control frame is received during the pause, the period changes to the new value received.

14.6.2.10 Grouping of Rings

By default, eTSEC operates in ‘single-group’ mode, in which all events are mapped to a single group of interrupt lines (Rx, Tx, and error), and all memory-mapped register accesses to control ring behavior are done through a single 4 Kbyte region of memory.

A user may optionally map different Rx and Tx rings to different groups by setting the corresponding bits in the ISRGn registers (‘multigroup mode’). These separate groups may then be mapped by software to different CPU cores, thus allowing load balancing of ethernet buffer descriptor management and interrupt handling across multiple CPUs on the device.

For example, a product with two CPU cores may elect to map eTSEC1 rings 0–3 to group 0 and rings 4–7 to group 1 by setting ISRG0 = 0xF0F0_0000 and ISRG1 = 0x0F0F_0000. CPU 0 could then be enabled to handle eTSEC1 group 0 by setting the destination of eTSEC1 group 0 Rx, Tx and error interrupts in the PIC to CPU 0, and by granting CPU 0 read/write access to the 4 Kbyte memory-mapped register region starting at 0xB_0000. Similarly, CPU 1 could then be enabled to handle eTSEC1 group 1 by setting the destination of eTSEC1 group 1 Rx, Tx and error interrupts in the PIC to CPU 1, and by granting CPU 1 read/write access to the 4 Kbyte memory-mapped register region starting at 0xB_4000.

Note that of the error and diagnostic interrupts, only BSY is associated with a ring. To enable full load-balancing of interrupt handling in multi-group mode, the non-ring-based error and diagnostic interrupts can be mapped to a group via the EMAPG and EMAPM registers.

In addition to interrupt routing and memory-mapped register addressing, multi-group mode also affects the behavior of Tx ring arbitration. See Section 14.6.4.3, “Transmission Scheduling,” for details.

14.6.2.11 Interrupt Handling

The following describes what usually occurs within a eTSEC interrupt handler:

1. If an interrupt occurs, read IEVENTG*g* to determine interrupt sources. IEVENTG*g* bits to be handled in this interrupt handler are normally cleared at this time. There are three kinds of interrupts:
   — Errors (all bits in IEVENTG*g* other than RXB, RXF, TXB, or TXF)
   — Receive interrupts, when bits RXB or RXF in IEVENTG*g* are set
   — Transmit interrupts, when bits TXB or TXF in IEVENTG*g* are set
2. Process the TxBDs to reuse them if the IEVENTG*g*[TXB, TXF] were set. Consult register bits TSTAT*n*[TXF0–TXF7] to determine which TxBD rings gave rise to the transmit interrupt in the case of TXF. If the transmit speed is fast or the interrupt delay is long, more than one transmit buffer may have been sent by the eTSEC; thus, it is important to check more than just one TxBD during the interrupt handler. One common practice is to process all TxBDs in the interrupt handler until one is found with R set.
3. Obtain data from RxBD rings if IEVENTG*g*[RXC, RXB or RXF] is set. Consult register bits RSTAT*n*[RXF0–RXF7] to determine which RxBD rings gave rise to the receive interrupt in the case of RXF. If the receive speed is fast or the interrupt delay is long, the eTSEC may have received more than one RxBD; thus, it is important to check more than just one RxBD during interrupt handling. Typically, all RxBDs in the interrupt handler are processed until one is found with E set. Because the eTSEC pre-fetches BDs, the BD table must be big enough so that there is always another empty BD to pre-fetch, otherwise a BSY error occurs.
4. Clear any set halt or frame interrupt bits in TSTAT*n* and RSTAT*n* registers, or DMACTRL[GTS] and DMACTRL[GRS] by writing 1s to these bits.
5. Continue normal execution.

Table 14-155. Non-Error Transmit Interrupts

Interrupt	Description	Action Taken by the eTSEC
GTSC	Graceful transmit stop complete: transmitter is put into a pause state after completion of the frame currently being transmitted.	None
TXC	Transmit control: Instead of the next transmit frame, a control frame was sent.	None
TXB	Transmit buffer: A transmit buffer descriptor, that is not the last one in the frame, was updated in one of the enabled TxBD rings.	Programmable ‘write with response’ TxBD to memory before setting IEVENTG*g*[TXB].
TXF	Transmit frame: A frame from an enabled TxBD ring was transmitted and the last transmit buffer descriptor (TxBD) of that frame was updated.	Programmable ‘write with response’ to memory on the last TxBD before setting IEVENTG*g*[TXF].

Table 14-156. Non-Error Receive Interrupts

Interrupt	Description	Action Taken by the eTSEC
GRSC	Graceful receive stop complete: Receiver is put into a pause state after completion of the frame currently being received.	None
RXC	Receive control: A control frame was received. As soon as the transmitter finishes sending the current frame, a pause operation is performed.	None
RXB	Receive buffer: A receive buffer descriptor, that is not the last one of the frame, was updated in one of the enabled RxBD rings.	Programmable 'write with response' RxBD to memory before setting IEVENTG*g*[RXB].
RXF	Receive frame: A frame was received to an enabled RxBD ring and the last receive buffer descriptor (RxBD) of that frame was updated.	Programmable 'write with response' to memory on the last RxBD before setting IEVENTG*g*[RXF].

14.6.2.11.1 Interrupt Coalescing

Interrupt coalescing offers the user the ability to contour the behavior of the eTSEC with regard to frame interrupts. Separate but identical mechanisms exist for both transmitted frames and received frames. In either case, frame interrupts require that software set the I-bit in RxBDs or TxBDs, and disable buffer interrupts (IEVENTG*g*[RXB] or IEVENTG*g*[TXB]). Particular rings can remain free of interrupts by ensuring that the I-bit is consistently cleared in all BDs. While interrupt coalescing is enabled, a transmit or receive frame interrupt is raised either when a counter threshold-defined number of frames is received/transmitted or the timer threshold-defined period of time has elapsed, whichever occurs first. Disabling and then re-enabling interrupt coalescing forces reset of the coalescing timers and counters to reflect changes made to the threshold registers.

14.6.2.11.2 Interrupt Coalescing By Frame Count Threshold

To avoid interrupt bandwidth congestion due to frequent, consecutive interrupts, the user may enable and configure interrupt coalescing to deliberately group frame interrupts, reducing the total number of interrupts raised. The number of frames received or transmitted prior to an interrupt being raised is determined by the frame threshold field (ICFT) in the appropriate interrupt coalescing configuration register (RXIC or TXIC). The frame threshold field may be assigned a value between 1 and 255. The internal transmit or receive frame counter decrements from this initial value each time a frame is transmitted or received. Upon reaching zero, an interrupt is raised, the appropriate threshold counter is reset to the value in the ICFT field, and then eTSEC continues counting frames while the interrupt is active. The appropriate threshold counter is also reset to the value in the ICFT field if an interrupt is raised subject to the corresponding threshold timer.

14.6.2.11.3 Interrupt Coalescing By Timer Threshold

To avoid stale frame interrupts, the user may also assign a timer threshold, beyond which any frame interrupts not yet raised are forced. The timer threshold fields of the receive and transmit interrupt coalescing configuration registers (RXIC[ICTT] and TXIC[ICTT]) are defined in units equivalent to 64 interface clocks or system clocks, depending on the setting of the ICCS field in RXIC and TXIC. After transmitting a frame, the transmit interrupt coalescing threshold time begins counting down from the value

in TXIC[ICTT]. An interrupt is raised when the counter reaches zero. In the event of graceful transmit stop completion before the coalescing timer expires, the eTSEC issues two interrupts, the first for GTS, the second for TXF (due to timer expiration of a pending event). To prevent the second interrupt from affecting servicing of the GTS event, it is recommended that the user mask out the TXF event during execution of the service routine.

After receiving a frame, the receive interrupt coalescing threshold time begins counting down from the value in RXIC[ICTT]. An interrupt is raised when the counter reaches zero. In the event of graceful receive stop completion before the coalescing timer expires, the eTSEC issues two interrupts, the first for GRS, the second for RXF (due to timer expiration of a pending event). To prevent the second interrupt from affecting servicing of the GRS event, it is recommended that the user mask out the RXF event during execution of the service routine.

The interrupt coalescing timer thresholds (transmit and receive, operating independently) may be values ranging from 0x0001 to 0xFFFF. Table 14-157 specifies the range of possible timing thresholds subject to timer clock source, the interface or system frequency, and the value of the RXIC[ICTT] or TXIC[ICTT] field.

Table 14-157. Interrupt Coalescing Timing Threshold Ranges

ICCS (Clock Source)	eTSEC Interface Format and Frequency or eTSEC System Frequency	Interrupt Coalescing Threshold Time	
		Minimum (ICTT = 0x0001)	Maximum (ICTT = 0xFFFF)
0 (I/F clock)	10Base-T at 2.5 MHz	25.6 µs	1.68 s
0 (I/F clock)	100Base-T at 25 MHz	2.56 µs	168 ms
0 (I/F clock)	1000Base-T at 125 MHz	0.51 µs	33.6 ms
1 (sys. clock)	eTSEC operating at 266 MHz	0.24 µs	15.7 ms
1 (sys. clock)	eTSEC operating at 333 MHz	0.19 µs	12.6 ms

The transmit timer threshold counter is reset to the value in TXIC[ICTT] and begins counting down on transmission of the frame following an interrupt.

The receive timer threshold counter is reset to the value in RXIC[ICTT] and begins counting down on receiving the frame following an interrupt.

14.6.2.12 Interframe Gap Time

If a station must transmit, it waits until the LAN becomes silent for a specified period (inter-frame gap, or IFG). The minimum interpacket gap (IPG) time for back-to-back transmission is set by IPGIFG[Back-to-Back Interpacket-Gap]. The receiver receives back-to-back frames with the minimum interframe gap (IFG) as set in IPGIFG[Minimum IFG Enforcement]. If multiple frames are ready to transmit, the ethernet controller follows the minimum IPG as long as the following restrictions are met:

- The first TxBD pointer, TBPTR*n*, of any given frame is located at a 16-byte aligned address.
- Each TxBD[Data Length] is greater-than or equal to 64 bytes.

If the first TxBD alignment restriction is not met, the back-to-back IPG may be as many as 32 cycles. If the TxBD size restriction is not met, the back-to-back IPG may be significantly longer.

If a queue is actively transmitting, and multiple BDs are ready to transmit, the ethernet controller will satisfy the minimum IPG (96 bit times) as long as the following restrictions are met by software:

- The next BD is always ready when fetched by the controller.
- Frames use a single BD.
- TCP/UDP and IP Checksum generation are disabled in each frame's TxFCB, or in TCTRL, or frames are limited to 1200 bytes in length.
- Each TxBD[Data Length] ≥ 64 bytes.

If multiple BDs per frame are used, BD fetching may result in a gap between frames of up to 32 cycles if the fetch delay causes the amount of data in the TxFIFO to fall below the transmit threshold.

If TCP Offload is enabled (TCTRL[TUCSEN] = 1 or TCTRL[IPCSEN] = 1), the entire frame must be loaded in the TxFIFO before transmission can start. For frames longer than 1200 bytes, this delay in start of transmission can result in extra inter-packet gaps, with the delay increasing with size of frame.

In half-duplex mode, after a station begins sending, it continually checks for collisions on the LAN. If a collision is detected, the station forces a jam signal (all ones) on its frame and stops transmitting. Collisions usually occur close to the beginning of a packet. The station then waits a random time period (back-off) before attempting to send again. After the back-off completes, the station waits for silence on the LAN (carrier sense negated) and then begins retransmission (retry) on the LAN. Retransmission begins 36 bit times after carrier sense is negated for at least 60 bit times. If the frame is not successfully sent within a specified number of retries, an error is indicated (collision retry limit exceeded).

14.6.2.13 Internal and External Loop Back

Setting MACCFG1[Loop Back] causes the MAC transmit outputs to be looped back to the MAC receive inputs. Clearing this bit results in normal operation. This bit is cleared by default. Clearing this bit results in normal operation.

14.6.2.14 Error-Handling Procedure

The eTSEC reports frame reception and transmission error conditions using the channel BDs, the error counters, and the IEVENTG*g* registers.

Table 14-158. Transmission Errors

Error	Response
Transmitter underrun	Transmitter underrun can occur either after frame transmission has commenced, or in response to an incomplete sequence of TxBDs. In the former case, the controller sends 32 bits that ensure a CRC error, and terminates buffer transmission. In the latter case, all transmit queues are halted (TSTAT[THLT*x*] are set). In all cases, the eTSEC closes the buffer, sets TxBD[UN], IEVENTG*g*[XFUN]. The controller resumes transmission after TSTAT*n*[THLT*m*] is cleared (and DMACTRL[GTS] is cleared and TQUEUE[EN*m*] is enabled.)
Retransmission attempts limit expired	The controller terminates buffer transmission, sets TxBD[RL], closes the buffer, and sets IEVENTG*g*[CRL]. All transmit queues are halted (TSTAT[THLT*x*] are set). Transmission resumes after TSTAT*n*[THLT*m*] is cleared (and DMACTRL[GTS] is cleared and TQUEUE[EN*m*] is enabled))

Table 14-158. Transmission Errors (continued)

Error	Response
Late collision	The controller terminates buffer transmission, sets TxBD[LC], closes the buffer, and sets IEVENTG*g*[LC]. All transmit queues are halted (TSTAT[THLT*x*] are set). The controller resumes transmission after TSTAT*n*[THLT*m*] is cleared (and DMACTRL[GTS] is cleared and TQUEUE[EN*m*] is enabled).
Memory read error	A system bus error occurred during a DMA transaction. The controller sets IEVENTG*g*[EBERR], DMA stops sending data to the FIFO which causes an underrun error, and therefore TxBD[UN] is set, but IEVENTG*g*[XFUN] is not set. All transmit queues are halted (TSTAT[THLT*x*] are set). Transmits are continued once TSTAT*n*[THLT*m*] is cleared (and DMACTRL[GTS] is cleared and TQUEUE[EN*m*] is enabled.)
Data parity error	Data in the transmit FIFO was potentially corrupted. The controller sets IEVENTG*g*[DPE], but otherwise continues transmission until halted explicitly.
Babbling transmit error	A frame is transmitted which exceeds the MAC's Maximum Frame Length and MACCFG2[Huge Frame] is a 0. The controller sets IEVENTG*gn*[BABT] and continues without interruption.

Table 14-159. Reception Errors

Error	Description
Overrun error	The Ethernet controller maintains an internal FIFO buffer for receiving data. If a receiver FIFO buffer overrun occurs, the controller sets RxBD[OV], sets RxBD[L], closes the buffer, increments the discarded frame counter (RDRP), and sets IEVENTG*g*[RXF], The receiver then enters hunt mode (seeking start of a new frame).
Busy error	A frame is received and discarded due to a lack of buffers. The controller sets IEVENTG*g*[BSY] and increments the discarded frame counter (RDRP). In addition, the RSTATn[QHLT*m*] bit is set. RDRP increments for each frame that is received while the receiver is halted due to a busy condition. The halted queue resumes reception once the RSTATn[QHLT*m*] bit is cleared.
Filed frame to invalid queue error	A frame is received and discarded as a result of the filer directing it to an RxBD ring that is currently not enabled. The controller sets IEVENTG*g*[FIQ] and increments the discarded frame counter (RDRP).

Table 14-159. Reception Errors (continued)

Error	Description
Parser error	If the receive frame parser is enabled, a parse error can be flagged as a result of inconsistencies discovered between fields of the embedded packet headers. For example, the L2 header may indicate an IPv4 header, but the IP version number fails to match. In the event of a parse error, parsing is terminated at the inconsistent header, and the RxFCB[PERR] field indicates at which layer of the protocol stack the error was discovered. Receiver function continues regardless of parse errors, but IEVENTG*g*[PERR] is set. The receive queue filer may operate with reduced or default information in some cases; therefore, filer rule sets should be constructed so as to be tolerant of misformed frames. Below is a complete list of conditions that will cause a parse error. • Version error in ipv4 or ipv6 header for non-tunnel case (ie transitioning from L2 to L3 header). Version field in ipv4 header is not 4. Version field in ipv6 header is not 6. Only apply to non-FIFO mode. • Version error in ipv4 or ipv6 header for tunnel cases. For example, a packet may have multiple L3 headers and logic is transitioning from one L3 header to the next L3 header. Version field in ipv4 header is not 4. Version field in ipv6 header is not 6. Apply to all modes. • Rx FIFO overflow. Apply to all modes (FIFO and non-FIFO) • Truncated rx frame without receiving an ipv4 or ipv6 header. Apply to all modes. • ipv4 header's IHL error if < 5. Apply to all modes. • ARP's HLN fields not equal to 0x06. Apply to all modes. • ARP's PLN field not equal to 0x04 or 0x10. Apply to all modes. **Note:** Any values in the length/type field between 1500 and 1536 is treated as a length, however, only illegal packets exist with this length/type since these are not valid lengths and not valid types. These are treated by the MAC logic as out of range. Software must confirm the parser and filer results by checking the type/length field after the packet has been written to memory to see if it falls in this range.
Ethernet framing error	With L2 parser mode enable, an Ethernet framing error can be flagged as a result of receiving a bad L2 header. The filer can detect an Ethernet framing error via PID1's EER bit. No further parsing on the frame will be done if an Ethernet framing error is detected. Below is a complete list of conditions that will cause an Ethernet framing error. • Shim header > 14 and frame does not have DA. For example, the frame is terminated before DA is received. • Shim header > 8 and frame does not have SA. For example, the frame is terminated before SA is received. • Shim header > 6 and frame does not have Type/Length. For example, the frame is terminated before Type/Length is received. • Frame with PPOE's version ≠ 0x11. • Frame with valid type received by no more data after type (i.e frame is terminated early).
Non-octet error (dribbling bits)	The Ethernet controller handles a nibble of dribbling bits if the receive frame terminates as non-octet aligned and it checks the CRC of the frame on the last octet boundary. If there is a CRC error, the frame non-octet aligned (RxBD[NO]) error is reported, IEVENTG*g*[RXF] is set, and the alignment error counter increments. The eTSEC relies on the statistics collector block to increment the receive alignment error counter (RALN). If there is no CRC error, no error is reported.
CRC error	If a CRC error occurs, the controller sets RxBD[CR], closes the buffer, and sets IEVENTG*g*[RXF]. This eTSEC relies on the statistics collector block to record the event. After receiving a frame with a CRC error, the receiver then enters hunt mode.

Table 14-159. Reception Errors (continued)

Error	Description
Memory read error	A system bus error occurred during a DMA transaction. The controller sets IEVENTG*g*[EBERR] and discards the frame and increments the discarded frame counter (RDRP). In addition the RSTAT*n*[QHLT*m*] bit is set. The halted queue resumes reception once the RSTATn[QHLT*m*] bit is cleared.
Data parity error	Data in the receive FIFO or filer table was potentially corrupted. The controller sets IEVENTG*g*[DPE], but otherwise continues reception until halted explicitly.
Babbling receive error	A frame is received that exceeds the MAC's maximum frame length. The controller sets IEVENTG*g*[BABR] and continues.

14.6.3 TCP/IP Offload

Each eTSEC provides hardware support for accelerating the basic functions of TCP/IP packet transmission and reception. By default, these features are disabled and must be explicitly enabled through RCTRL and TCTRL. In this configuration, the eTSEC processes frames as vanilla Ethernet frames and none of the multi-ring QoS/CoS receive services or per-frame VLAN insertion and deletion are available. Operate eTSEC in this default configuration when using existing TCP/IP stack software that has not been modified to take advantage of TOE.

TOE can be enabled independently for Rx and Tx and at various levels. Receive TOE functions are controlled by RCTRL and transmit functions through a combination of TCTRL[TUCSEN] and the Tx frame control block.

On receive, according to RCTRL[PRSDEP], eTSEC can parse frames at layer 2 of the stack only (Ethernet headers and switching headers), layers 2 to 3 (including IPv4 or IPv6), or layers 2 to 4 (including TCP and UDP). TOE provides protocol header recognition, header verification (IPv4 header checksum verification), and TCP/UDP payload checksum verification including verification of associated pseudo-header checksums. For large frames offload of checksum verification saves a significant fraction of the CPU cycles that would otherwise be spent by the TCP/IP stack. IP packet fragmentation and re-assembly, and TCP stream establishment and tear-down are not performed in hardware. The frame parser sets RQFPR[IPF] status flag encountering a fragmented frame. The frame parser in eTSEC searches a maximum of 512 bytes from the start of a received frame when attempting to locate headers; headers deeper than 512 bytes are assumed not to exist, and any associated receive status flags in the frame control block remain cleared.

On transmit, TOE provides IPv4 and TCP/UDP header checksum generation. Like receive TOE, checksum generation reduces CPU load significantly for TCP/IP stacks modified to exploit eTSEC TOE functions. The eTSEC does not checksum transmitted packets with IPv6 routing headers or calculate TCP/UDP checksums from IP fragments. If a transmitted TCP segment requires checksum generation but IPv6 extension headers would prevent eTSEC from calculating the pseudoheader checksum, software can calculate just the pseudoheader checksum in advance and supply it to the eTSEC as part of per-frame TOE configuration.

14.6.3.1 Frame Control Blocks

Frame control blocks (FCBs) are 8-byte blocks of TOE control and/or status data that are passed between software (driver and TCP/IP stack) and each eTSEC. A FCB always precedes the frame it applies to, and is present only when TOE functions are being used. The first BD of each frame points to the initial data buffer and the FCB. The initial data buffer must be at least 8 bytes long to contain the FCB without breaking it. Custom or received Ethernet preamble sequences also follow the FCB if preambles are visible.

Figure 14-149. Location of Frame Control Blocks for TOE Parameters

For TxBD rings, FCBs are assumed present when the TxBD[TOE/UN] bit is set by user software. The eTSEC ignores the TxBD[TOE/UN] bit in all BDs other than those pointing to initial data buffers, therefore FCBs must not be inserted in second and subsequent data buffers. Since TxBD[TOE/UN] can be set under software discretion, TOE acceleration for transmit may be applied on a frame-by-frame basis.

In the case of RxBD rings, FCBs are inserted by the eTSEC whenever RCTRL[PRSDEP] is set to a non-zero value. Only one FCB is inserted per frame, in the buffer pointed to by the RxBD with bit F set. TOE acceleration for receive is enabled for all frames in this case.

14.6.3.2 Transmit Path Off-Load and Tx PTP Packet Parsing

TOE functions for transmit are defined by the contents of the Tx FCB.

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Offset + 0	VLN	IP	IP6	TUP	UDP	CIP	CTU	NPH								PTP
Offset + 2	L4OS								L3OS							
Offset + 4	PHCS															
Offset + 6	VLCTL															

Figure 14-150. Transmit Frame Control Block

The user instructs the Tx packet to be time stamped via setting bit 15 in the TxFCB to mark a PTP packet. TxFCB[VLCTL] can be translated as the Tx PTP packet identification number. BD[TOE] has to be set to enable transmit PTP packet time stamping. TxFCB[PTP] bit takes precedence over TxFCB[VLN] bit. It

disables per packet VLAN tag insertion. On a PTP packet, VLAN tag can be inserted from the DFVLAN register.

Table 14-160. Tx Frame Control Block Description

Bytes	Bits	Name	Description
0–1	0	VLN	VLAN control word valid. This bit is ignored when the PTP bit is set. VLAN tag is read from the DFVLAN register if PTP = 1. 0 Ignore VLCTL field. 1 If VLAN tag insertion is enabled for eTSEC, use the VLCTL field as the VLAN control word.
	1	IP	Layer 3 header is an IP header. 0 Ignore layer 3 and higher headers. 1 Assume that the layer 3 header is an IPv4 or IPv6 header, and take L3OS field as valid.
	2	IP6	IP header is IP version 6. Valid only if IP = 1. 0 IP header version is 4. 1 IP header version is 6.
	3	TUP	Layer 4 header is a TCP or UDP header. 0 Do not process any layer 4 header. 1 Assume that the layer 4 header is either TCP or UDP (see UDP bit), and offload checksumming on the basis that the IP header has no extension headers.
	4	UDP	UDP protocol at layer 4. 0 Layer 4 protocol is either TCP (if TUP = 1) or undefined. 1 Layer 4 protocol is UDP if TUP = 1.
0–1	5	CIP	Checksum IP header enable. 0 Do not generate an IP header checksum. 1 Generate an IPv4 header checksum.
	6	CTU	Checksum TCP or UDP header enable. 0 Do not generate a TCP or UDP header checksum. RFC 768 advises that UDP packets not requiring checksum validation should have their checksum field set to zero. 1 Generate a TCP header checksum if IP = 1 and TUP = 1 and UDP = 0.
	7	NPH	Disable calculation of TCP or UDP pseudoheader checksum. This bit should be set if IP options need to be consulted in forming the pseudoheader checksum, as eTSEC does not examine IP options or extension headers for TCP/IP offload on transmit. 0 Calculate TCP or UDP pseudo-header checksum as normal, assuming that the IP header has no options. 1 Do not calculate a TCP or UDP pseudo-header checksum, but instead use the value in field PHCS when determining the overall TCP or UDP checksum.
	8–14	—	Reserved
	15	PTP	Indication to the transmitter that this is a PTP packet. Enabling PTP disables per packet VLAN tag insertion. Instead, VLAN tag will be read from the DFVLAN when the PTP field is true. 0 Do not attempt to capture transmission event time 1 Valid PTP_ID field. When this packet is transmitted, capture the time of transmission. Must be clear if TMR_CTRL[TE] is clear.
2–3	0–7	L4OS	Layer 4 header offset from start of layer 3 header. The layer 4 header starts L4OS octets after the layer 3 header if it is present. The maximum layer 3 header length supported is thus 255 bytes, which may prevent TCP/IP offload on particularly large IPv6 headers.
	8–15	L3OS	Layer 3 header offset from start of frame not including the 8 bytes for this FCB. The layer 3 header starts L3OS octets from the start of the frame including any custom preamble header that may be present. The maximum layer 2 header length supported is thus 255 bytes.

Table 14-160. Tx Frame Control Block Description (continued)

Bytes	Bits	Name	Description
4–5	0–15	PHCS	Pseudo-header checksum (16-bit one's complement sum with carry wraparound, but without result inversion) for TCP or UDP packets, calculated by software. Valid only if NPH = 1.
6–7	0–15	VLCTL/ PTP_ID	VLAN control word for insertion in the transmitted VLAN tag. Valid only if VLN = 1.Tx PTP packet identification number. This number will be copied into the Tx PTP packet time stamp identification field. PTP field takes precedence over VLN field.

14.6.3.3 Receive Path Offload

Upon receive, the Rx FCB returns the status of frame parse and TOE functions applied to the accompanying frame.

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Offset + 0	VLN	IP	IP6	TUP	CIP	CTU	EIP	ETU	—			HASH _VAL	PERR		—	GPFP
Offset + 2	—		RQ						PRO							
Offset + 4	FLR_HASH[0:7]								FLR_HASH[8:15]							
Offset + 6	VLCTL															

Figure 14-151. Receive Frame Control Block

Table 14-161. Rx Frame Control Block Descriptions

Bytes	Bits	Name	Description
0–1	0	VLN	VLAN tag recognized. This bit is set only if RCTRL[VLEX] is set. 0 No VLAN tag recognized. 1 IEEE Std. 802.1Q VLAN tag found; VLAN control word in VLCTL is valid.
	1	IP	IP header found at layer 3.RCTRL[PRSDEP] must be set to 10 or 11 in order to enable IP discovery. See also IP6 bit of FCB. 0 No layer 3 header recognized. 1 An IP header was recognized at layer 3; the IANA protocol identifier for the next header can be found in PRO; see PRO for more information. If software is relying on the RxFCB for the parse results, any RxFCB[IP] bits set with the corresponding RxFCB[PRO] = 0xFF indicates a fragmented packet (or that this packet had a back-to-back IPv6 routing extension header). Additionally, RQFPR[IPF] (see Section 14.5.3.3.9, “Receive Queue Filer Table Property Register (RQFPR)”) indicates that the packet was fragmented.
	2	IP6	IP version 6 header found at layer 3. 0 No IPv6 header was found. 1 The layer 3 header was an IPv6 header provided IP = 1.
	3	TUP	TCP or UDP header found at layer 4. RCTRL[PRSDEP] must be set to 10 or 11 in order to enable TCP/UDP discovery. 0 No layer 4 header recognized. 1 The layer 4 header was recognized as either TCP (PRO = 0x06) or UDP (PRO = 0x11).
	4	CIP	IPv4 header checksum checked. RCTRL[PRSDEP] must be set to 10 or 11 in order to enable IPv4 checksum verification. 0 IPv4 header checksum not verified, either because verification was disabled or a valid IPv4 header could not be located. 1 IPv4 header checksum was verified by the eTSEC, and bit EIP indicates result.
	5	CTU	TCP or UDP header checksum checked. RCTRL[PRSDEP] must be set to 11 in order to enable layer 4 checksum verification. 0 TCP or UDP header checksum not verified, either because verification was disabled or a valid TCP or UDP header could not be located. If a UDP header with zero checksum was located, this bit is cleared in accordance with RFC 768. 1 TCP or UDP header checksum was verified by the eTSEC, and ETU indicates result.
	6	EIP	IPv4 header checksum verification error. Not valid unless CIP = 1. 0 No checksum error in IPv4 header. 1 Error in header checksum only if IP = 1 and IP6 = 0.

Table 14-161. Rx Frame Control Block Descriptions (continued)

Bytes	Bits	Name	Description
0–1	7	ETU	TCP or UDP header checksum verification error. Not valid unless CTU = 1. 0 No checksum error in TCP or UDP header. 1 Error in header checksum only if PRO = 0x06 or PRO = 0x11.
	8–10	—	Reserved
	11	HASH_VAL	FLR_HASH value is valid.
	12–13	PERR	Parse error. 00 No error in L2 to L4 parse 01 Reserved 10 Inconsistent or unsupported L3 header sequence 11 Reserved
	14	—	Reserved
	15	GPFP	General-purpose filer event packet. This packet was filed based on matching a GPI rule sequence.
2–3	0–1	—	Reserved
	2–7	RQ	Receive queue index. This index was selected by the eTSEC Rx Filer (from a matching Filer rule's RQCTRL[Q] field) when it accepted the associated frame. If filing is not enabled, RQ is zero. Note that the 3 least significant bits of RQ correspond with the RxBD ring index whenever RCTRL[FSQEN] = 0.
	8–15	PRO	If IP = 1, PRO is set as follows: • PRO = 0xFF for a fragment header or a back-to-back route header • PRO = 0x*nn* for an unrecognized header, where *nn* is the next protocol field • PRO = TCP/UDP header, as defined in the IANA specification, if TCP or UDP header is found • If IP = 0, PRO is undefined. Note that the eTSEC parser logic stops further parsing when encountering an IP datagram that has indicated that it has fragmented the upper layer protocol. This in general means that there is likely no layer 4 header following the IP header and extension headers. eTSEC leaves the RxFCB[PRO] and RQFPR[L4P] fields 0xFF in this case, which usually means that there was no IP header seen. In this case RxFCB[IP] and optionally RxFCB[IP6] is set. IP header checksumming operates and performs as intended. Most of the time, the eTSEC updates the RxFCB[PRO] field and RQFPR[L4P] fileds with whatever value was found in the protocol field of the IP header. See Section 14.5.3.3.9, "Receive Queue Filer Table Property Register (RQFPR)," for a description of RQFPR.
4-5	0–7	FLR_HASH[0:7]	Upper 8 bits of 16-bit filer hash value (not valid unless HASH_VAL is 1). Note that this 16-bit hash value is extracted from upper 16 bit of 32-bit filer hash result.
	8–15	FLR_HASH[8:15]	Lower 8 bits of 16-bit filer hash value (not valid unless HASH_VAL is 1). Note that this 16-bit hash value is extracted from upper 16 bit of 32-bit filer hash result.
6–7	0–15	VLCTL	VLAN control word as per IEEE Std. 802.1Q. The lower 12 bits comprise the VLAN identifier. Valid only if VLN = 1.

14.6.4 Quality of Service (QoS) Provision

This section describes the quality of service support features of this device. It includes a parser which extracts vital packet properties and passes then to the filer which essentially acts as a frame classifier.

14.6.4.1 Receive Parser

The receive parser parses the incoming frame data and generates filer properties and frame control block (FCB). The receive parser composes of the Ethernet header parser and L3/L4 parser.

The Ethernet header parser parses only L2 (ethertype) headers. It is enabled by RCTRL[PRSDEP] ≠ 0. It has the following key features:

- Extraction of 48-bit MAC destination and source addresses
- Extraction and recognition of the first 2-byte ethertype field
- Extraction and recognition of the final 2-byte ethertype field
- Extraction of 2-byte VLAN control field
- Walk through MPLS stack and find layer 3 protocol
- Walk through VLAN stack and find layer 3 protocol
- Recognition of the following ethertypes for inner layer parsing
  - LLC and SNAP header
  - JUMBO and SNAP header
  - IPV4
  - IPV6
  - VLAN
  - MPLSU/MPLSM
  - PPPOES

For stack L2 (that is, more than one ethertypes) header, the Ethernet parser traverses through the header until it finds the last valid ethertype or the ethertype is unsupported. Below is a description of what the Ethernet header parser recognizes for stack L2 header.

The L3 parser is enabled by RCTRL[PRSDEP] = 10 or 11. It begins when the Ethernet parser ends and a valid IPv4/v6 ethertype is found. The L4 header is enabled by RCTRL[PRSDEP] = 11. It begins when the L3 parser ends and a valid TCP/UDP next protocol is found and no fragment frame is found. The primary functionalities of L3(IPv4/6) and L4(TCP/UDP) parsers are as follows:

- IP recognition (v4/v6, encapsulated protocol)
- IP header checksum verification
- IPv4/6 over IPv4/6 (tunneling)—parse headers and find layer 4 protocol
- IP layer 4 protocol/next header extraction
- Stop parsing on unrecognized next header/protocol
- IPv4 support
  - IPv4 source and destination addresses
  - 8-bit IPv4 type of service
  - IP layer 4 protocol/next header support
    - IPV4
    - IPV4 Fragment. Parser stops after a fragment is found

  - TCP/UDP
- IPv6 support
  - The first 4 bytes of the IPv6 source address extraction
  - The first 4 bytes of the IPv6 destination address extraction
  - IPv6 source address hash for pseudo header calculation
  - IPv6 destination address hash for pseudo header calculation
  - 8-bit IPv6 traffic class field extraction
  - Payload length field extraction
  - IP layer 4 protocol/next header support
    - IPV6
    - IPV6 fragment. Parser stops after a fragment is found
    - IPV6 route
    - IPV6 hop/destination
    - TCP/UDP
- L4 (TCP/UDP) support
  - Extraction of 16-bit source port number extraction
  - Extraction of 16-bit destination port number extraction
  - TCP checksum calculation (including pseudo header)
  - UDP checksum calculation if the checksum field is not zero (including pseudo header)

14.6.4.2 Receive Queue Filer

The receive queue filer receives protocol header properties extracted from the incoming frame by the eTSEC frame parse engine. A property is defined to be a field extracted from a packet header, such as a TCP port number or VLAN identifier. As soon as the last identifiable header has been recognized, the filer commences searching the receive queue filer table, comparing properties in the table against properties extracted from the frame. Software populates the table with property values, stored to the RQPROP field, and indicates how to match and interpret the properties by setting flags in the RQCTRL field. The eTSEC

memory map provides access to these fields by way of an address register (RQFAR) and two porthole registers (RQFCR and RQFPR).

Figure 14-152. Structure of the Receive Queue Filer Table

14.6.4.2.1 Filing Rules

Unless the filer is disabled, every received frame from the Ethernet MAC initiates a search of the receive queue filer table, starting at entry 0. The table search is terminated as soon as an entry is found whose contents match a property of the frame. Accordingly, software must guarantee that at least one entry results in a match—even if only to set a default receive queue index.

Since eTSEC searches the table at a rate of two entries every system clock cycle, all 256 entries can be searched in the time taken to receive a 64-byte Ethernet frame.

The equation to calculate the maximum rules is MaxRules = (sysclk/phyclk) × 2 × (TF + IFG) where:

- sysclk = eTSEC clock frequency
- phyclk = clock frequency of physical interface
- TF = number of PHY clocks between start of one frame and when the parser is finished with parsing the frame.
- IFG = interframe gap

For example, sysclk = 333 MHz, PHY clk = 155 MHz, a 40-byte packet in 16-bit FIFO mode results in (333 ÷ 155) × ((40 bytes ÷ (16 bits × (1 byte ÷ 8 bits)) + 3) × 2, or 98 rules. Note that in this 40-byte example, the number of rules calculated (e.g. 98) is valid only if the parser does not stop before 40 bytes of frame data is received. It is recommended for the filer to have additional rules to filter out frames that the parser stops parsing before 40 bytes of frame data is received. Note that in non-FIFO modes such as GMII running at slow platform frequence, MaxRules equation will also apply. For example, using 20 for IPG, a minimum of 190.5 MHz eTSEC sysclk (381 MHz platform) is needed to process all 256 entries in GMII for a 64B receive frame.

Each entry of the receive queue filer table specifies a simple match rule for determining how to process the received frame. The elements of a filing rule, expressed in the RQCTRL and RQPROP fields, are summarized as follows:

- The PID field in RQCTRL identifies what property is being matched against RQPROP. The eTSEC supports 16 properties, some of which are different portions of the same header field. Reserved or unused bits in RQPROP are read as zero. See Section 14.5.3.3.9, "Receive Queue Filer Table Property Register (RQFPR) for a list of all properties and their associated PID values.
- The Q field in RQCTRL identifies which one of 64 virtual receive queues the frame should be filed to (sent through DMA) in the event of a filing rule match that accepts the frame. The physical RxBD ring this queue maps to is controlled by the RCTRL[FSQEN] bit. If RCTRL[FSQEN] = 0, the three least significant bits of the Q field indicate which physical RxBD ring hosts the queue. If RCTRL[FSQEN] = 1, RxBD ring 0 hosts all receive queues, but the RxFCB[RQ] field allows software to distinguish queues by ID. In all cases if Q maps to a RxBD ring that is not currently enabled, the frame is discarded with an IEVENTG*g*[FIQ] error.
- The REJ field in RQCTRL controls whether the frame is to be rejected (REJ = 1) or filed (REJ = 0) upon a filing rule match. Rejected frames occupy Rx FIFO space, but do not consume memory bus cycles.
- The CMP field in RQCTRL determines how property PID is compared against RQPROP. Equality, inequality, greater-or-equal, and less-than compares are available.
- The AND field in RQCTRL allows more than one comparison in a sequence to be chained together as a Boolean AND condition. Setting AND = 1 defers evaluation of the rule until the next entry has been matched, which may, in turn, have AND set. If any comparison involving AND = 1 fails, the entire chained sequence fails. A typical use for AND is to combine a pair of comparisons in a range match; the first such entry has AND = 1, the second has AND = 0 and its values of Q and REJ take effect.
- The CLE field in RQCTRL offers a way to bracket a set of consecutive—perhaps related—rules into a rule cluster. A cluster must be preceded by a guard rule, which simply determines whether the cluster rules can be evaluated. If the guard rule succeeds and its last entry has both CLE = 1 and AND = 1, the cluster rules that follow are enabled. The cluster ends at the first entry where CLE = 1 and AND = 0, which may also belong to a rule that files or rejects a frame. If the guard rule fails, all rules in the cluster are skipped, including mask_register assignments. Clusters must not be nested.
- The GPI field offers the user the ability to interrupt the core upon matching a rule that causes a frame to be filed to memory. Once the last RxBD corresponding to that frame is written to memory, the IEVENTG*g*[FGPI] event will be asserted. This bit will be set regardless of any interrupt coalescing that may be set.

14.6.4.2.2 Comparing Properties with Bit Masks

By default, extracted properties are compared arithmetically according to the CMP field in each RQCTRL word. This permits point value matches in each table entry, and range checks across a pair of table entries combined with the AND attribute in RQCTRL. However, inspection of the parse flags, Ethernet preamble, and IP addresses typically requires 'don't care' bit fields in the properties to be cleared as part of the comparison. The eTSEC provides a dedicated 32-bit register, known as the mask_register, for performing such masking operations. At the start of each table search by the filer, mask_register is reset to 0xFFFF_FFFF, which ensures that no masking occurs.

Filer rules may be configured to assign specific bit patterns to mask_register. Such rules can be configured to either match always (useful for implementing a default rule and specifying an associated receive queue), or fail always (which prevents termination of the filer table search). Once mask_register has been assigned, it retains its value until it is reassigned or the table search terminates. All properties are non-destructively bit-wise ANDed with mask_register prior to comparison in subsequent rules, which allows an entire cluster of rules to make use of a common mask. Individual masks for specific rules can also be created simply by combining a mask_register assignment (match always form) with a regular rule using the AND attribute.

To create a mask_register assignment rule, it is necessary to select PID = 0 in RQCTRL, and choose CMP such that the rule either matches (CMP = 01) or fails (CMP = 11). In this entry, RQPROP is then considered to be the assigned bit vector.

When AND chain, cluster or compound rule fails, mask value rolls back to mask value prior to failing AND chain, cluster, or compound rule. Compound rule is defined as AND chain followed by cluster or AND chain inside cluster.

14.6.4.2.3 Special-Case Rules

It is frequently useful to create rules that are guaranteed to succeed or fail, specifically to enforce a default filing decision or act as null entries.

Table 14-162. Special Filer Rules

Rule Description	RQCTRL Fields							RQPROP Word	RQCTRL Word[1]
	GPI	CLE	REJ	AND	Q	CMP	PID		
Default file—Always file frame to ring Q	0	0	0	0	Q	01	0000	All zeros	0x0000_*qq*20
Default reject—Always discard frame	0	0	1	0	000_000	01	0000	All zeros	0x0000_0120
Empty rule in AND—Always matches	0	0/1[2]	0	1	000_000	01	0000	0xFFFF_FFFF	0x0000_00A0
Empty rule in rule set—Always fails	0	0/1[3]	0	0	000_000	11	0000	0xFFFF_FFFF	0x0000_0060

1 Hexadecimal digits *qq* denotes field Q shifted left 2 bits.
2 Set CLE = 1 if the empty rule guards a cluster.
3 Set CLE = 1 if the empty rule occurs at the end of a cluster.

14.6.4.2.4 Filer Hash Engine

IPv6 SA/DA parse results are hashed into 32-bit data each. If rule matches with hash bit of 1 and PID is 1100(DIA) or 1101 (SIA), and IPv6 header is recognized by parser, DIA and SIA hashed results are used instead of 32 MSB DIA/SIA in filer hash engine. Note that 32 MSB DIA/SIA are still used to match PID 1100 and PID 1101, respectively. When RQCTRL[HASH] bit is set and rule is matched, unmasked property of this specific entry is hashed with ORD hash function through filer hash engine. One exception: RQCTRL[HASH] has to be 0 for set mask rule (PID 0000). The upper 16 bits of the filer hash result is written into FCB byte 4 and byte 5. The lower 3 bits of the upper 16 bit hash result is used in ring index mapping logic.

Figure 14-153. Hash Engine

14.6.4.2.5 Ring Index Mapping Logic

Different fields of RIR's are selected through mapping logic, which is illustrated below. Note that the 3-bit counter is a round-robin counter, which increments when frames are filed and not rejected.

Figure 14-154. Ring Index Mapping Logic

14.6.4.2.6 Hash Function

Hash function relies on a mathematical function that we have called 'ORD'. ORD takes two parameters that specify shift amounts. ORD(i,j) operates on the implied operand of the internal state of the hash s and is defined as follows:

ORD(i,j) sets the new internal state s' = s ^ (s<<i) ^ ((s<<j | s<<(i+j)))

Negative values for i and j designate a right-shift instead of left-shift.

The ORD function was derived from noticing that adds provide good avalanche/diffusion properties, but are too slow for a silicon implementation (around four or more cascaded adds are required every cycle). ORD is related to a half-adder equation, but has a few changes that increase diffusion.

The following shows the 32-bit ORD hash function used to hash IPv6 SA/DA and filer property.

```
combine(input block b) {
s = s ^ b;}

mix() {
```

```
s = ORD(1,6);
s = ORD(-14,-3);
s = Rotate(s,11);}

postmix() {
mix();
mix();
mix();}
```

14.6.4.2.7 Filer Interrupt Events

The filer can produce three interrupt events in IEVENTG*g*. Event FIR indicates an error condition where the filer was unable to provide a definite result, either because no rule in the table succeeded, or because frames arrived too rapidly to complete searching of the table. Event FIQ indicates that the filer accepted a frame to a RxBD ring that was not enabled in RQCTRL (this can also occur if the filer is disabled, but RxBD ring 0—default queue or FSQEN mode queue—is not enabled). FIQ is also asserted in the case where no rule in the entire table succeeded. The various combinations of these interrupt events and their interpretation appear in the table below.

Table 14-163. Receive Queue Filer Interrupt Events

IEVENTG*g* [FIR]	IEVENTG*g* [FIQ]	Description
0	0	No error. The filer successfully rejected or filed a frame.
0	1	Illegal queue error. The filer accepted a frame to a RxBD ring that is disabled (including ring 0 if filing is disabled).
1	0	Partial search error. The filer did not have sufficient time to complete its search of the filer table.
1	1	No matching rule error. The filer searched all 256 entries of the filer table without finding a rule that succeeds.

A functional interrupt is provided via use of the general purpose interrupt (GPI) bit in the filer table. When a property matches the value in the RQPROP entry at this index, and REJ = 0 and AND = 0, the filer will set IEVENTG*g*[FGPI] when the corresponding receive frame is written to memory. This allows the user to set up a filer rule where the core will be interrupted upon the reception of ‘special’ frames.

If the timer is enabled (TMR_CTRL[TE] = 1), then the interrupt dedicated for timer events (in addition to the usual receive, transmit and error interrupts) will be asserted.

14.6.4.2.8 Setting Up the Receive Queue Filer Table

The eTSEC frame parser always provides values for all properties, even where the relevant headers are not available. In the latter case, the filer is given default properties that can be used to avoid conflict with normal, defined property values. Accordingly, the rules in the filer table can be partitioned into rule sets such that if all rules in a given set fail (due to headers being unavailable), lower priority rule sets can be subsequently searched until either a rule set provides a match or a single default—catch-all—rule specifies a definite receive queue. For example, an 802.1p priority rule set may be followed by an IP TOS rule set, followed by a default rule; thus, if no VLAN tag appears in the received frame, the TOS rules are checked, or the default is activated should no IP header be present.

The rule cluster feature is used to conditionalize evaluation of rule sets. Typically, this avoids evaluating rules based on properties that may not be valid or relevant to the filing or filtering decision. For example, TCP-related rules might be clustered behind a guard rule that checks that a TCP header has appeared and the IP address matches our home address. Property 1—the parse flags property—is provided specifically to check the characteristics of the received frame and the parser error status. The mask_register is typically assigned beforehand to extract specific flags, in which case care should be taken that mask_register be reassigned an appropriate mask vector for following comparisons.

In many cases it is possible to write the entire filer table before using eTSEC, as the rule set is static. However, dynamic rule updates can be supported by pre-allocating partially instantiated rule sets, which software rewrites as necessary. Rules that are not instantiated should be composed of empty entries, as indicated in Table 14-162. In many cases empty entries can be overwritten by software without stopping eTSEC's receive function.

14.6.4.2.9 Filer Example—802.1p Priority Filing

This example illustrates how to file frames according to layer 2 802.1p priority. This matches against property 1001, comparing each specific priority level in order to associate them with a RxBD ring index. Note that if a VLAN tag does not appear in the frame, the parser passes priority 0 to the filer, which always matches the rule at entry 7 and terminate the table search.

Table 14-164. Filer Table Example—802.1p Priority Filing

Table Entry	RQCTRL Fields								RQPROP	Comment	RQCTRL Word
	GPI	HASH	CLE	REJ	AND	Q	CMP	PID			
0	0	0	0	0	0	000_000	00	1001	0x0000_0007	File priority 7 to ring 0	0x0000_0009
1	0	0	0	0	0	000_001	00	1001	0x0000_0006	File priority 6 to ring 1	0x0000_0409
2	0	0	0	0	0	000_010	00	1001	0x0000_0005	File priority 5 to ring 2	0x0000_0809
3	0	0	0	0	0	000_011	00	1001	0x0000_0004	File priority 4 to ring 3	0x0000_0C09
4	0	0	0	0	0	000_100	00	1001	0x0000_0003	File priority 3 to ring 4	0x0000_1009
5	0	0	0	0	0	000_101	00	1001	0x0000_0002	File priority 2 to ring 5	0x0000_1409
6	0	0	0	0	0	000_110	00	1001	0x0000_0001	File priority 1 to ring 6	0x0000_1809
7	0	0	0	0	0	000_111	00	1001	All zeros	File undefined 802.1p or priority 0 to ring 7—Default always matches	0x0000_1C09

14.6.4.2.10 Filer Example—IP Diff-Serv Code Points Filing

This example demonstrates use of rule priority for determining class selector codepoints (RFC 2474) from the IP TOS property. An example filer table is shown in Table 14-165. The example relies on the fact that the first rule matched terminates the search, hence successively lower Diff-Serv codepoint ranges can be compared in each step until the default (zero or greater) range is reached. By default, property 1010 (IP TOS) takes the value 0x00 if no IP headers were recognized, therefore the table search always terminates.

Table 14-165. Filer Table Example—IP Diff-Serv Code Points Filing

Table Entry	RQCTRL Fields								RQPROP	Comment	RQCTRL Word
	GPI	HASH	CLE	REJ	AND	Q	CMP	PID			
0	0	0	0	0	0	001_000	01	1010	0x0000_00E0	File class 7 to queue 8 (TOS ≥ 0xE0)	0x0000_202A
1	0	0	0	0	0	001_001	01	1010	0x0000_00C0	File class 6 to queue 9 (TOS ≥ 0xC0)	0x0000_242A
2	0	0	0	0	0	001_010	01	1010	0x0000_00A0	File class 5 to queue 10 (TOS ≥ 0xA0)	0x0000_282A
3	0	0	0	0	0	001_011	01	1010	0x0000_0080	File class 4 to queue 11 (TOS ≥ 0x80)	0x0000_2C2A
4	0	0	0	0	0	000_100	01	1010	0x0000_0060	File class 3 to queue 4 (TOS ≥ 0x60)	0x0000_102A
5	0	0	0	0	0	001_100	01	1010	0x0000_0040	File class 2 to queue 12 (TOS ≥ 0x40)	0x0000_302A
6	0	0	0	0	0	010_100	01	1010	0x0000_0020	File class 1 to queue 20 (TOS ≥ 0x20)	0x0000_502A
7	0	0	0	0	0	011_100	01	1010	All zeros	File class 0 to queue 28 (TOS ≥ 0x00) or file to ring 4 by default	0x0000_702A

14.6.4.2.11 Filer Example—TCP and UDP Port Filing

This example demonstrates rule clusters and AND-combined entries for filing packets based on transport protocol and well-known port numbers in a termination application. An example filer table is shown in Table 14-166. The example contains two clusters; the first is entered only for TCP packets, the second is entered only for UDP packets. A default filing rule catches the case where neither TCP nor UDP headers are found. Each cluster compares source port number (property 1111) against a list of server ports, and files the packets accordingly. Note that entries 1 and 2 form an AND rule for checking that the port number ≥ 20 and port number < 22. Entries 4 and 5 are initially set up to always fail (zero port number), and thus comprise empty entries that can be used at a later time.

Table 14-166. Filer Table Example—TCP and UDP Port Filing

Table Entry	RQCTRL Fields								RQPROP	Comment	RQCTRL Word
	GPI	HASH	CLE	REJ	AND	Q	CMP	PID			
0	0	0	1	0	1	000_000	00	1011	0x0000_0006	Enter cluster if layer 4 is TCP	0x0000_028B
1	0	0	0	0	1	000_000	01	1111	0x0000_0014	AND rule—FTP from TCP ports 20 and 21: file to ring 2	0x0000_00AF
2	0	0	0	0	0	000_010	11	1111	0x0000_0016		0x0000_086F
3	0	0	0	0	0	000_011	00	1111	0x0000_0017	Telnet from TCP port 23: file to ring 3	0x0000_0C0F
4	0	0	0	0	0	000_000	00	1111	All zeros	*empty entry reserved for future use*	0x0000_000F

Table 14-166. Filer Table Example—TCP and UDP Port Filing (continued)

Table Entry	RQCTRL Fields								RQPROP	Comment	RQCTRL Word
	GPI	HASH	CLE	REJ	AND	Q	CMP	PID			
5	0	0	0	0	0	000_000	00	1111	All zeros	*empty entry reserved for future use*	0x0000_000F
6	0	0	1	0	0	000_001	01	0000	All zeros	end cluster; default TCP: file to ring 1	0x0000_0620
7	0	0	1	0	1	000_000	00	1011	0x0000_0011	Enter cluster if layer 4 is UDP	0x0000_028B
8	0	0	0	0	0	000_101	00	1111	0x0000_0801	NFS from UDP port 2049	0x0000_140F
9	0	0	0	0	0	000_111	00	1111	0x0000_0208	Route from UDP port 520	0x0000_000F
10	0	0	0	0	0	000_110	00	1111	0x0000_0045	TFTP from UDP port 69	0x0000_180F
11	0	0	1	0	0	000_100	01	0000	All zeros	End cluster; default UDP: file to ring 4	0x0000_1220
12	0	0	0	0	0	000_000	01	0000	All zeros	By default, file to ring 0	0x0000_0020

14.6.4.2.12 Filer Example—Hash on AND Chain (2-tuple)

The example in Table 14-167 demonstrates hashing protocol on AND chain entries with 2-tuple, SA, DA. It is based on following rules.

- Corresponding parser property is hashed if current rule entry is matched and HASH bit is set.
- Corresponding parser property is not hashed if current rule entry is matched and HASH bit is not set
- AND chain fail would cause hash value being reset back to the value that is before start of AND chain.

Table 14-167. Filer Example—Hash on AND Chain (2-tuple)

Table Entry	RQCTRL Fields								RQPROP	Comment
	GPI	Hash	CLE	REJ	AND	Q	CMP	PID		
0	0	1	0	0	1	X	00	1100	0xC0A8_0000	Compare DIA to 192.168.x.x (via previous mask instruction). If match add DIA to accumulated hash else reset hash.
1	0	0	0	0	1	X	01	0000	0xFFFF_FFFF	Set mask, no hash operation since hash bit is 0.
2	0	1	0	0	0	X	00	1101	0x0A0A_0A0A	Compare SIA to 10.10.10.10. If match add SIA to accumulated hash else reset hash.

14.6.4.2.13 Filer Example—Hash on AND Chain (3-tuple)

The example in Table 14-168 demonstrates hashing protocol on AND chain entries with 3-tuple, SA, DA, and layer 4 protocol.

Table 14-168. Filer Example—Hash on AND Chain (3-tuple)

Table Entry	RQCTRL Fields								RQPROP	Comment
	GPI	Hash	CLE	REJ	AND	Q	CMP	PID		
0	0	1	0	0	1	X	00	1100	0xC0A8_0000	Compare DIA to 192.168.x.x (via previous mask instruction). If match add DIA to accumulated hash else reset hash.
1	0	0	0	0	1	X	01	0000	0xFFFF_FFFF	Set mask, no hash operation since hash bit is 0.
2	0	1	0	0	1	X	00	1101	0x0A0A_0A0A	Compare SIA to 10.10.10.10. If match add SIA to accumulated hash else reset hash.
3	0	0	0	0	0	X	00	1011	0x0000_0011	Match if l4 protocol is UDP, does not get hashed no matter if it matches or not since hash bit is 0; hash value gets reset if not match.

14.6.4.2.14 Filer Example—Hash on AND Chain (5-tuple)

The example in Table 14-169 demonstrates hashing protocol on AND chain entries with 5-tuple, SA, DA, and layer 4 protocol, SPT, DPT.

Table 14-169. Filer Example—Hash on AND Chain (5-tuple)

Table Entry	RQCTRL Fields								RQPROP	Comment
	GPI	Hash	CLE	REJ	AND	Q	CMP	PID		
0	0	1	0	0	1	X	00	1100	0xC0A8_0000	Compare DIA to 192.168.x.x (via previous mask instruction). If match add DIA to accumulated hash else reset hash.
1	0	0	0	0	1	X	01	0000	0xFFFF_FFFF	Set mask, no hash operation since hash bit is 0.
2	0	1	0	0	1	X	00	1101	0x0A0A_0A0A	Compare SIA to 10.10.10.10. If match add SIA to accumulated hash else reset hash.
3	0	0	0	0	1	X	00	1011	0x0000_0011	Match if l4 protocol is UDP, does not get hashed no matter if it matches or not since hash bit is 0; hash value gets reset if not match.
4	0	1	0	0	1	X	00	1111	0x0000_0505	Compare SPT with 0x0505. Hash SPT if matches else reset hash.
5	0	1	0	0	0	X	00	1110	0x0000_0A0A	Compare DPT with 0x0A0A. Hash DPT if matches else reset hash.

14.6.4.2.15 Filer Example—Hash on Cluster Rules

The example in Table 14-170 demonstrates hashing protocol on cluster rules. It is based on the following rules:

- Corresponding parser property is hashed if current rule entry is matched and HASH bit is set.
- Corresponding parser property is not hashed if current rule entry is not matched or HASH bit is not set.

- Cluster exit without a match would cause hash value being reset back to hash seed value 0xFFFF_FFFF.
- A 2-entry cluster where the cluster entry is immediately followed by cluster exit is not supported. Since a 2-entry AND chain and a 2-entry cluster are logic equivalent, an AND chain should be used if needed.

Table 14-170. Filer Example—Hash on Cluster Rules

Table Entry	RQCTRL Fields								RQPROP	Comment
	GPI	Hash	CLE	REJ	AND	Q	CMP	PID		
0	0	1	1	0	1	X	00	1100	0xC0A8_0000	Cluster Guard rule. Compare DIA to 192.168.x.x (via previous mask instruction). If match enter cluster and add DIA to accumulated hash else reset hash.
1	0	0	0	0	0	X	01	0000	0xFFFF_FFFF	Set mask, no hash operation since hash bit is 0.
2	0	1	0	0	0	X	00	1101	0x0A0A_0A0A	Compare SIA to 10.10.10.10. If match add SIA to accumulated hash else not hashed.
3	0	0	1	0	0	X	00	1011	0x0000_0011	Cluster exit rule. Match if l4 protocol is UDP, does not get hashed no matter if it matches or not since hash bit is 0; hash value gets reset if cluster exists without a match.

14.6.4.2.16 Filer Example—Hash on Compound Rule

The example in Table 14-171 shows how hash value is accumulated in a compound rule. In this example, compound starts from an AND chain, followed by cluster guard rule, then a cluster with an embedded AND chain. Note that hash value is either reset to hash seed or hash value after guard rule depending location of the specific entry in compound rule.

Table 14-171. Filer Example—Hash on Compound Rule

Table Entry	RQCTRL Fields								RQPROP	Comment
	GPI	Hash	CLE	REJ	AND	Q	CMP	PID		
0	0	1	0	0	1	X	00	1100	0xC0A8_0000	Compare DIA to 192.168.x.x (via previous mask instruction). If match add DIA to accumulated hash else reset hash back to hash value before this entry, which is the same as hash seed.
1	0	0	1	0	1	X	01	0000	0xFFFF_FFFF	Cluster guard rule. Set mask, no hash operation since hash bit is 0.
2	0	1	0	0	0	X	00	1101	0x0A0A_0A0A	Compare SIA to 10.10.10.10. If match add SIA to accumulated hash.
3	0	0	0	0	1	X	00	1011	0x0000_0011	Enter AND chain. Match if l4 protocol is UDP, does not get hashed no matter if it matches since hash bit is 0; hash value gets reset to hash value before and chain which is hash value after guard rule if not match.

Table 14-171. Filer Example—Hash on Compound Rule (continued)

Table Entry	RQCTRL Fields								RQPROP	Comment
	GPI	Hash	CLE	REJ	AND	Q	CMP	PID		
4	0	1	0	0	1	X	00	1001	0x0000_0007	Compare PRI with 7. If match add PRI to accumulated hash else reset to hash value before and chain which is hash value after guard rule.
5	0	1	0	0	0	X	00	1110	0x0000_0A0A	Exit AND chain. Compare DPT with 0xA0A0. Hash DPT if it matches else reset to hash value before and chain which is hash value after guard rule.
6	0	0	1	0	0	X	00	1111	0x0000_0505	Cluster exit. Compare SPT with 0x0505. Hash SPT if matches else reset to hash seed.

14.6.4.2.17 Filer Example—Interrupt from Deep Sleep

The example in Table 14-172 shows how the filer can facilitate exit from deep sleep if any of the following packets arrive:

- ARP packet with Target IP address matching either of two IP addresses (either static or link local address)
- IPv4/UDP multicast DNS query
- IPv4/UDP SNMP broadcast query

These packets are also be stored in memory. All other packets are dropped.

Table 14-172. Filer Example—Interrupt from Deep Sleep

Table Entry	RQCTRL Fields								RQPROP	Comment
	GPI	Hash	CLE	REJ	AND	Q	CMP	PID		
0	0	0	0	0	0	000_000	11	0000	0x0001_0000	Check for ARP request; set mask register to mask off everything but the ARP request flag.
1	0	0	1	0	1	000_000	00	0001	0x0001_0000	Check to see if ARP request flag is set by doing a =1 comparison. Enter the “ARP Request Cluster” if true.
2	0	0	0	0	0	000_000	11	0000	0xFFFF_FFFF	ARP Cluster: Set Mask to unmask everything (Reset mask to all F’s)
3	1	0	0	0	0	000_001	00	1100	0xXXXX_XXXX	Compare the ARP Target IP address against “MY_IP_1”, which is indicated by the user-defined value of 0xXXXX_XXXX; if they match, accept the frame and generate an interrupt.
4	1	0	0	0	0	000_001	00	1100	0xYYYY_YYYY	Compare the ARP Target IP address against "MY_IP_2", which is indicated by the user-defined value of 0xYYYY_YYYY; if they match, accept the frame.

Table 14-172. Filer Example—Interrupt from Deep Sleep (continued)

Table Entry	RQCTRL Fields								RQPROP	Comment
	GPI	Hash	CLE	REJ	AND	Q	CMP	PID		
5	0	0	1	1	0	000_000	01	0000	All zeros	Default rule that will always discard the packet; inserted here because an ARP request was received, but the Target IP address did not match either local IP addresses; therefore drop the packet and exit the cluster.
6	0	0	0	0	0	000_000	11	0000	0x0000_02D0	Set Mask for IP4 Packet (2D0), with IPv4 checksum checked and verified, and UDP header located.
7	0	0	0	0	1	000_000	00	0001	0x0000_02D0	Check to see if IP4 Packet, with IPv4 checksum checked and verified, and UDP header.
8	0	0	0	0	1	000_000	00	0000	0xFFFF_FFFF	Set Mask to unmask everything (Reset mask to all F's).
9	0	0	1	0	1	000_000	00	1011	0x0000_0011	Check against UDP protocol; if this passes, enter the cluster - all packets in the cluster are IPv4 packets with UDP protocol identified as the L4 protocol type.
10	0	0	0	0	1	000_000	00	0011	0x00XX_XXXX	Compare upper L2 DA bits to XX_XXXX (for multicast DNS query)
11	0	0	0	0	1	000_000	00	0100	0x00YY_YYYY	Compare lower L2 DA bits to YY_YYYY
12	0	0	0	0	1	000_000	00	1100	0xZZZZ_ZZZZ	Compare L3 Destination IP address to ZZZZ_ZZZZ
13	0	0	0	0	1	000_000	00	1110	0x0000_XXXX	Compare L4 destination port to XXXX
14	1	0	0	0	0	000_001	00	1111	0x0000_YYYY	If all of the previously consecutive ANDed conditions pass, multicast DNS Query has matched.
15	0	0	0	0	1	000_000	00	0011	0x00XX_XXXX	Compare upper L2 DA bits to XX_XXXX (for SNMP broadcast query).
16	0	0	0	0	1	000_000	00	0100	0x00YY_YYYY	Compare lower L2 DA bits to YY_YYYY.
17	1	0	0	0	0	000_001	00	1110	0x0000_ZZZZ	If all of the previously consecutive ANDed conditions pass, SNMP broadcast Query has matched.
18	0	0	1	1	0	000_000	01	0000	All zeros	Cluster End: IPv4, UDP Comparison Default rule that will always discard the packet; inserted here because an IPv4 packet with L4=UDP request was received, but the profiles didn't match anything "interesting"; therefore drop the packet and exit the cluster.
19	0	0	0	1	0	000_000	01	0000	All zeros	Default rule that will always discard the packet; inserted here no matches for any "interesting" packets were received that are used to wake up the CPU. All packets that reach this rule are discarded.

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

14.6.4.3 Transmission Scheduling

Each eTSEC can maintain multiple TxBD rings (or transmission queues) to satisfy QoS requirements. The ability to choose from a number of transmission streams dynamically is especially important during periods of network congestion. Certain application such as voice and video streaming are delay sensitive, but loss insensitive. For instance, VoIP applications require little bandwidth, but are highly sensitive to latency. Conversely, FTP or SMTP protocols are delay insensitive, but loss sensitive.

eTSEC has a transmission scheduler that implements a programmable QoS regime. The scheduler is responsible for choosing which of the prefetched TxBDs shall be processed next and accordingly issuing DMA requests to service the data stream described by the chosen BD(s). The scheduler cycle as follows:

1. Decide on a TxBD queue
2. Transmit exactly one frame from that queue.
3. Return to deciding on another queue, in step 1.

If TCTRL[TXSCHED] is set to 00, no transmission scheduling occurs, and only TxBD ring 0 is polled for new data to transmit, with DMACTRL controlling waiting or polling. TCTRL[TXSCHED], if not zero, can be programmed to invoke one of two scheduling algorithms, namely priority-based queuing (PBQ), and modified weighted round-robin queuing (MWRR). In all cases where TCTRL[TXSCHED] is not zero, the scheduler can choose from among 1 to 8 TxBD rings per eTSEC, with individual rings being enabled by the setting of TQUEUE[EN0–EN7] bits. For example, TxBD rings 3, 4, and 7 may be enabled for scheduling by setting EN3, EN4, and EN7, and clearing all other EN bits.

14.6.4.3.1 Priority-Based Queuing (PBQ)

PBQ is the simplest scheduler decision policy. The enabled TxBD rings are assigned a priority value based on their index. Rings with a lower index have precedence over rings with higher indices. For example, TxBD ring 0 has higher priority than TxBD ring 1, and TxBD ring 1 has higher priority than TxBD ring 2, and so on.

The scheduling decision is then achieved as follows:

```
loop
      priority_ring = null;
      ring = 0;
      while priority_ring == null and ring <= 7 loop
       if enabled(ring) and not ring_empty(ring) then
              priority_ring = ring;
       endif
       ring = ring + 1;
      endloop
      if priority_ring >= 0 then
       while not ring_empty(priority_ring) loop
              transmit_frame(priority_ring);
       endloop
      endif
endloop
```

In practice a protocol stack or device driver can abuse PBQ by attempting to queue too much traffic onto high priority rings. It is recommended that the highest priority ring should normally not be used at all

except for frames requiring the utmost urgent transmission. This allows emergency traffic to overtake backlogged queues out of sequence.

14.6.4.3.2 Modified Weighted Round-Robin Queuing (MWRR)

eTSEC implements a modified weighted round-robin scheduling algorithm across all enabled TxBD rings when TCTRL[TXSCHED] = 10. In MWRR, the weights in the TR03WT and TR47WT registers determine the ideal size of each transmit slot, as measured in multiples of 64 bytes. Thus, to set a transmit slot of 512 bytes, a weight of 512/64 or 8 needs to be set for the ring. For single-group mode, with MWRR arbitration TxBD rings 1–7 are selected in round-robin fashion, whereas TxBD ring 0, if enabled with ready data for transmission, is always selected in between other rings so as to expedite transmission from ring 0. For multiple-group mode, ring 0 is treated like any other queue for MWRR: TxBD rings 0–7 are selected in round-robin fashion. A ring may be slightly penalized if its credit goes negative at the time the ring is detected as being empty. In such cases, its credit would reset to minus one instead of zero.

```
//=====================================
// =====================================
// MWRR MULTI-GROUP MODE
// =====================================
while ((ISRG0!=0) or (ISRG1!=0) or (ISRG2!=0)or (ISRG3!=0)) loop
      N=0;
      for ring = N..7 and enabled(ring) loop
       credit[ring] = weight[ring];
      endloop // for ring = N..7 and enabled(ring)
      while ((a_ring_enabled)) loop
       for ring = N..7 and enabled(ring) loop
              while (GTS) loop
               N=0;
               ring=0;
              endloop  // while (GTS)
              if not ring_halted(ring) then
               if credit[ring] <= 0 then
                     credit[ring] = credit[ring] + weight[ring];
               endif
               while ((credit[ring] > 0) and not GTS) loop
                     transmit_frame(ring);
                     credit[ring] = credit[ring] - frame_debit;
               endloop  // while ((credit[ring] > 0) and not GTS)
               if ring_empty(ring) and credit[ring] >= 0 then
                     credit[ring] = 0;
               endif
               if ring_empty(ring) and credit[ring] < 0 then
                     credit[ring] = -1;
               endif

               if (not ring_halted(ring) and (credit[ring] <= 0) and not GTS) then
                     credit[ring] = credit[ring] + weight[ring];
               endif// if (not ring_halted(ring) and (credit[ring] <= 0) and not GTS)
              endif  // if not ring_halted(ring)
       endloop  // for ring = N..7 and enabled(ring)
      endloop  // while ((a_ring_enabled))
endloop  // MWRR MULTI-GROUP MODE
// ==================================================================================
// NOTE: A ring that is empty will halt once the processing of the last frame in the ring
completes.
```

```
// ==============================================================================
```

The algorithm checks registers TQUEUE[EN0–EN7] for `enabled()`, TSTAT*n*[THLT0–THLT7] for `ring_empty()`, and TR*x*WT for `weight()`. For TxBD ring *k*, having a weight WT*k*, the long term average throughput for that ring is:

Single-group mode:

rate of queue[k] = (available bandwidth) * WT*k*/(sum(WT*i*) + 6WT0)

rate of queue(0) = (available bandwidth) * 7 * WT0/(sum(WT*i*) + 6WT0)

where *i* = 0 to 7, and k = 1 to 7

Multiple-group mode:

rate of queue[k] = (available bandwidth) * WT*k*/(sum(WT*i*))

where *i* = 0 to 7, and k = 0 to 7

14.6.5 Lossless Flow Control

The eTSEC DMA subsystem is designed to be able to support simultaneous receive and transmit traffic at gigabit line rates. If the host memory has sufficient bandwidth to support such line rates, then the principle cause of overflow on receive traffic is due to a lack of Rx BDs. Thus, the long term receive throughput is determined by the rate at which software can process receive traffic. If a user desires to prevent dropped packets, they can inform the far-end link to stop transmission while the software processing catches up with the backlog.

To avoid overflow in the latter case, back pressure must be applied to the far-end transmitter before the Rx descriptor controller encounters a non-empty BD and halts with a BSY error. As there is lag between application of back-pressure and response of the far-end, the pause request must be issued while there are still BDs free in the ring. In the traditional eTSEC descriptor ring programming model, there is no way for hardware to know how many free BDs are available, so software must initiate any pause requests required during operation. If software is backlogged, the request may be not be issued in time to prevent BSY errors. To allow the eTSEC to generate the pause request automatically, additional information (a pointer the last free BD and ring length) is required.

14.6.5.1 Back Pressure Determination through Free Buffers

Ultimately, the rate of data reception is determined by how quickly software can release buffers back into the receive ring(s). Each time a buffer is freed, the associated BD has its empty bit set and hardware is free to consume both. Thus the number of free BDs in a given Rx ring indicates how close hardware is to the end of that ring. To prevent data loss, back pressure should be applied when the number of free BDs drops below some critical level. The number of BDs that can be consumed by an incoming packet stream while back-pressure takes effect is determined by several factors, such as: receive traffic profile, transmit traffic profile, Rx buffer size, physical transmission time between eTSEC and far-end device and intra-device latency. Theoretically, the worst case is as follows:

$$\text{FreeBDsRequired} = \frac{\text{MaxFrameSize}}{\text{MinFrameSize} + \text{IFG}} + \frac{\text{MaxFrameSize}}{\text{RxBufferSize}} + \text{LinkDelay}$$

This case comes about when one of the following occurs:

- The eTSEC has just started transmitting a large frame and thus cannot send out a pause frame.
- Upon reception of the pause request the far-end has just started transmission of a large frame.
- The eTSEC receives a burst of short frames with minimum inter-frame-gap (96bit times for Ethernet).

Once the user has determined the worst case scenario for their application, they program the required free BD threshold into the eTSEC (through RQPRM[PBTHR]). Since different BD rings may have different sizes and expected packet arrival rates, a separate threshold is provided for each active ring. It is recommended that a threshold of at least four BDs is the practical minimum for gigabit ethernet links.

For the Rx descriptor controller to determine the number of free BDs remaining in the ring, it needs to know the following:

- The location of the current BD being used by hardware.
- The location of the last BD that was released (freed) by software.
- The length of the Rx BD ring.

For each active ring, the current BD pointer (RBPTR*n*) is maintained by the eTSEC. Software knows both the size of the Rx ring and the location of the last freed BD. By providing the eTSEC with those values (through RQPRM[LEN] and RFBPTR respectively) the eTSEC always know how many receive buffers are available to be consumed by incoming data.

The number of guaranteed free BDs in the ring is then determined by:

When RFBPTRn < RBPTR*n*

$$\text{FreeBDs} = \text{RQPRM}n[\text{LEN}] - \text{RBPTR}n + \text{RFBPTR}n$$

When RFBPTRn > RBPTR*n*

$$\text{FreeBDs} = \text{RFBPTR}n - \text{RBPTR}n$$

When RBPTR*n* = RFBPTR*n* the number of free BDs in the ring is either one (since RFBPTR*n* points to a free BD) or equal to the ring length. Since the BD pointed to by RBPTR*n* may be either in use or about to be used, it is not considered in the free BD count. To resolve the case where the two pointers collide, the following logic applies:

- If RBASE*n* was updated and thus initializes both RBPTR*n* and RFBPTR*n*, the ring is deemed empty.
- If RFBPTR*n* is updated by a software write and matches RBPTR*n*, the ring is deemed empty.

- If hardware updates RBPTR*n* and the result matches RFBPTR*n*, the ring is deemed to have one BD remaining. Upon writing this BD back to memory (indicating the buffer is occupied) the ring is deemed to be full.

NOTE

There is a possibility that if software is severely backlogged in updating RFBPTR*n*, the hardware can wrap around the ring entirely, consume exactly the remaining number of BDs, and not halt with a BSY error. If software then increments RFBPTR*n* to the next address (thereby equalling RBPTR*n*), the hardware assumes the ring is now empty (when in fact there is only a single BD freed up). This results in the hardware failing to maintain back pressure on the far end. Upon software incrementing RFBPTR*n* a subsequent time, the wrap condition is successfully detected and hardware recognizes a nearly full ring (rather than a nearly empty one). Because software can increment RFBPTR*n* by any amount, it is not possible for hardware to determine in this case whether the user has cleared the entire ring or just one BD. Users can eliminate the possibility of this condition occurring by ensuring that RFBPTR*n* is incremented by at least two BDs each time (that is, clear at least two buffers whenever the RxBD unload routine is called).

Once the eTSEC determines that this threshold has been reached, back pressure is applied accordingly. The type of back pressure that is applied varies according to the physical interface that is used.

- **Half duplex Ethernet:** No support in this mode.
- **Full duplex Ethernet:** An IEEE 802.3 PAUSE frame (see sect. 14.6.2.9/14-163) is issued as if the TCTRL[TFC_PAUSE] bit was set. An internal counter tracks the time the far end controller is expected to remain in pause (based on the setting of PTV[PT]). When that counter reaches half the value of PTV[PT], the eTSEC reissues a pause frame if the free BD calculation for any ring is below the threshold for that ring. For example, if PTV[PT] is set to 10 quanta, a pause frame is re-issued when five quanta have elapsed if the free BD threshold is still not met. A practical minimum for PTV[PT] of 4 quanta is recommended.
- **FIFO packet interface:** Link layer flow control is asserted through use of the RFC signal (CRS pin). Flow control is asserted for the entire time that free BD threshold is not met. The same mechanism is used for both GMII-style and encoded packet modes.

14.6.5.2 Software Use of Hardware-Initiated Back Pressure

The following subsections discuss initialization and operation.

14.6.5.2.1 Initialization

Software configures RBASE*n* and RQPRM*n*[LEN] according to the parameters for that ring. Then the number of free BDs that are required to prevent the eTSEC from automatically asserting flow control are programmed in RQPRM[FBTHR]. The receiver is then enabled.

Note that the act of programming RBASE*n* initializes RFBPTR*n* to the start of the ring. When the ring is in this initial empty state, there is no concept of a last freed BD. In this case, the calculated number of free BDs is the size of the ring. Because the BD that the hardware is currently pointing to is to be considered in-use, the free BD count is actually one higher than the total available. As soon as the hardware consumes a BD (by writing it back to memory), RBPTR*n* advances and the free BD count reflects the correct number of available free BDs.

14.6.5.2.2 Operation

As software frees BDs from the ring, it writes the physical address of the BD just freed to RFBPTR*n*. The eTSEC asserts flow control if the distance (using modulo arithmetic) between RBPTR*n* and RFBPTR*n* is < RQPRM*n*[FBTHR]. In multi-ring operation, if the free BD count of **any** active ring drops below the threshold for that ring, flow control is asserted. Once enough BDs are freed for **all** active rings to meet their respective free BD thresholds, application of back pressure cases.

Note that the eTSEC does not issue an exit pause frame (that is, pause frame with PTV of 0x0000) once all active rings have sufficient BDs. Instead, it waits for the far-end pause timer to expire and start re-transmission.

14.6.6 Hardware Assist for IEEE Std. 1588 Compliant Timestamping

There is a push in industrial control applications to use Ethernet as the principal link layer for communications. This requires Ethernet to be used for both data transfer and real-time control. For real-time systems, each node is required to be synchronized to a master clock. The precision of this clock is dictated by the application, but generally needs to be of the order of < 1µs for high-speed machinery such as printing presses.

IEEE 1588 [1588] specifies a mechanism for synchronizing multiple nodes to a master clock. Support for 1588 can be done entirely in software running on a host CPU, but applications that require sub 10 µs accuracy need hardware support for accurate time stamping of incoming packets.

The eTSEC includes a new timer clock module to support the IEEE Std. 1588 timer standard. The following sections describe the features, programming model, and implementation information.

14.6.6.1 Features

The main features are as follows:

- 64-bit free running timer running from an external oscillator or internal clock
- Programmable timer oscillator clock selection
- Self-correcting precision timer with nanosecond resolution
- Time stamp all incoming packets inline
  - Maskable interrupts on received PTP packet’s filer rule match
- Time stamp transmit packets when instructed in the TxFCB
  - Maskable interrupts on transmit time stamp capture
- Two Tx time stamp registers per eTSEC with 16-bit tag for each of them to support burst mode.

- Time stamp capture on two general-purpose external triggers
  - Maskable interrupts on GPIO time stamp trigger
  - Programmable polarity of external trigger (GPIO) edge
- Two 64-bit alarm (future time) registers for future time comparison
  - Maskable interrupts on alarm
- Three programmable timer output pulse period phase aligned with 1588 timer clock
  - Maskable interrupts associated with each pulse
- Separate maskable timer interrupt event register
- Recognition of incoming PTP packet through filer rule match
- Phase aligned adjustable (divide by N) clock output
- Supports all Ethernet modes supported by the eTSEC, including full- and half-duplex modes
- Supports both master and slave modes
- Supports time stamp of nanosecond resolution

14.6.6.2 Timer Logic Overview

Figure 14-155. 1588 Timer Design Partition

Figure 14-156. 1588 Current Time Control

The 64-bit current time is controlled by timer enable, TMR_CTRL[TE], selected clock, TMR_CTRL[CKSEL], bypass mode, TMR_CTRL[BYP], the timer clock period, TMR_CTRL[TCLK_PERIOD], and the ADDEND value, TMR_ADD registers, as shown in Figure 14-156.

14.6.6.3 Time Stamp Insertion on the Received Packets

Every incoming packet's 8-byte time stamp is inserted into the packet data buffer as padding alignment bytes. Time stamp insertion into the data buffer requires RCTRL[PAL] to be set to a value greater than or equal to 8 and the control bit RCTRL[TS] bit to be set.

14.6.6.3.1 Time Stamp Point

The required time stamp point, as specified in the IEEE 1588 Specification Sep-2004 (IEC 61588 First Edition), is shown in Figure 14-157. From this, it is clear that the end of the SFD is the critical point in the MII data stream.

Figure 14-157. Ethernet Sampling Points for 1588

The sample point coincides with the cycle after the SFD (Start of Frame Delimiter) detection by the MAC. For received frames, this will be at least 4 bit times (MII) or 8 bit times (GMII) after the message time stamp point specified in [1588]. For transmission, the eTSEC sample point precedes the sample point specified in [1588] by at least 4-bit times (MII) or 8-bit times (GMII). For a particular mode, the eTSEC sample point is a consistent number of bit times relative to the SFD detection. Thus, the offset from the [1588] specified sample point can be accounted for in the PTP software implementation.

14.6.6.4 PTP Packet Parsing

PTP packets are typically embedded within a UDP payload with special IP source and destination address and special source and destination ports numbers. Special fields of interest of a PTP packet are listed in Table 14-173.

Table 14-173. PTP Payload Special Fields

Layer	Octet (Offset from the SFD)	Field	Value	eTSEC filer PID	Comments
Ethernet	12–13	Length/Packet	0x0800	ETY-RQPFR[PID=0111]	IPv4
IP header	22	Time to live	0x00	RBIFX- choose an arbitrary extraction byte	Must be 0
IP header	23	IP Protocol	0x11	L4P-RQPFR[PID=1011]	UDP
IP header	26-29	Source IP Address IANA defines 4 multicast address for the PTP packet	—	SIA-RQPFR[PID=1101]	—
IP header	30–33	Destination IP Address IANA defines 4 multicast address for the PTP packet	224.0.1.129 224.0.1.130 224.0.1.131 224.0.1.132	DIA-RQPFR[PID=1100]	DefaultPTPdomain AlternatePTPdomain1 AlternatePTPdomain2 AlternatePTPdomain3
UDP header	34–35	Source port number	—	SPT-RQPFR[PID=1011]	—
UDP header	36–37	Destination port number	319 320	DPT-RQPFR[PID=1011]	EventPort GeneralPort
UDP data	74	Control	0x0 0x1 0x2 0x3 0x4	RBIFX- choose an arbitrary extraction byte	Sync Delay_req Follow_up Delay_resp Management

Figure 14-158. PTP Packet Format

14.6.6.4.1 General Purpose Filer Rule

The eTSEC receive filer has been enhanced with the addition of a general-purpose event bit. This event bit can be used in conjunction with filing table rules to identify 1588 packets and indicate these packets by setting special timer status register bits (TMR_STAT). Additionally, 1588 packets can be easily identified by upper-layer software by using the filer to queue all PTP packets to one or more predefined virtual queues. See Section 14.6.4.2.1, "Filing Rules," for further information.

14.6.6.5 Time Stamp Insertion on Transmit Packets

Software has the option to write the time stamp of the transmitted frame to memory in the padding alignment bytes (PAL) located between the TxFCB and the frame data. It is required that a minimum of two TxBDs are used. The first points to the start of the 8 byte TxFCB. The second points to the start of frame data. In memory, the TxFCB, and at least the first 16 bytes of the TxPAL must be adjacent that is, located in continguous memory locations, as depicted in Figure 14-159.

The first TxBD[TOE] bit is set. When the TMR_CTRL[Record Time-stamp In PAL Enable] and TxFCB[PTP] bits are set, the time stamp is written to memory location TxBD[Data Buffer Pointer]+16.

The second TxBD's Data Length must either contain the full frame length, or a value greater than the TxThreshold setting. Refer to Table 14-174. When time stamps are inserted into the TxPAL, the TMR_TXTS*n*_H/L and TMR_TXTS*n*_ID registers still function normally.

14.6.6.5.1 Interrupts

The TxPAL is updated with a time stamp before closing the second TxBD. The TxBD[I] bit can be set for the second TxBD frame to cause an interrupt (via IEVENTG*g*[TXF]) after the time-stamp has been written to the TxPAL.

When time stamps are inserted into the TxPAL, the TMR_TXTS*n*_H/L and TMR_TXTS*n*_ID registers still function normally. Therefore, the 1588 interrupt can be triggered by using the TMR_PEVENT register bits TXP1, and TXP2.

Table 14-174. Time Stamp Insertion Programming Requirements

Requirement	Behavior if requirement is not met
TMR_CTRL[RTPE] = 1	If TMR_CTRL[RTPE] = 0, no time stamp is written to a TxPAL.
TxBD[TOE] = 1	If TxBD[TOE] = 0, no time stamp is written to a TxPAL.
First TxBD[Data Buffer Pointer] is 8-byte aligned	The time stamp is written to address First TxBD[Data Buffer Pointer] + 0x10 rounded down to the nearest 8-byte aligned address, except at 4K page boundaries, in which case the time stamp may be invalid and the second TxBD close status will be lost.
First TxBD[Data Length] = 8, 8 bytes for TxFCB	If L2 or frame data is included in the Length, the buffer immediately following the FCB is transmitted on the line and the frame data stored in memory will be overwritten with a time-stamp value after the frame is transmitted.
TxFCB[PTP] = 1	If TxBD[PTP] = 0, no time stamp is written to a TxPAL.
The TxFCB is followed immediately by a minimum of 16 bytes for the TxPAL	The time stamp is written to address First TxBD[Data Buffer Pointer] + 0x10.
Second TxBD[Data Buffer Pointers] points to start of L2 or frame data	If there is only one TxBD used to transfer a PTP frame, no time stamp is written to a TxPAL.

Table 14-174. Time Stamp Insertion Programming Requirements (continued)

Requirement	Behavior if requirement is not met
Second TxBD[Data Length] ≥ FIFO_TX_THR or includes the entire frame	If this condition is not true, the time-stamp in TxPAL is invalid.

Figure 14-159. Buffer Format for Transmit Time-Stamp Insertion

14.6.6.5.2 Error Condition

When an error is encountered after a PTP packet has begun to be processed, the time stamp written to the TxPAL is zero. Subsequent frames may be flushed by eTSEC. There will be no time-stamp update to TxPAL for the subsequent flushed frames.

14.6.6.6 Tx PTP Packet Parsing

Software instructs the Tx packet to be time stamped by setting bit 15 in the TxFCB to mark a PTP packet. TxFCB[VLCTL] can be translated as the Tx PTP packet identification number. BD[TOE] must be set to enable transmit PTP packet time stamping. TxFCB[PTP] bit takes precedence over TxFCB[VLN] bit. It disables per packet VLAN tag insertion. On a PTP packet, a VLAN tag can be inserted from the DFVLAN register.

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Offset + 0	VLN	IP	IP6	TUP	UDP	CIP	CTU	NPH								PTP
Offset + 2	L4OS								L3OS							

Figure 14-160. Transmit Frame Control Block

Offset + 4	PHCS
Offset + 6	VLCTL/PTP_ID

Figure 14-160. Transmit Frame Control Block

14.6.7 Buffer Descriptors

Table 14-175. Tx Frame Control Block Description

Bytes	Bits	Name	Description
0–1	0	VLN	VLAN control word valid. This bit is ignored when the PTP bit is set. VLAN tag is read from the DFVLAN register if PTP = 1. 0 Ignore VLCTL field. 1 If VLAN tag insertion is enabled for eTSEC, use the VLCTL field as the VLAN control word.
	1	IP	Layer 3 header is an IP header. 0 Ignore layer 3 and higher headers. 1 Assume that the layer 3 header is an IPv4 or IPv6 header, and take L3OS field as valid.
	2	IP6	IP header is IP version 6. Valid only if IP = 1. 0 IP header version is 4. 1 IP header version is 6.
	3	TUP	Layer 4 header is a TCP or UDP header. 0 Do not process any layer 4 header. 1 Assume that the layer 4 header is either TCP or UDP (see UDP bit), and offload checksumming on the basis that the IP header has no extension headers.
	4	UDP	UDP protocol at layer 4. 0 Layer 4 protocol is either TCP (if TUP = 1) or undefined. 1 Layer 4 protocol is UDP if TUP = 1.
0–1	5	CIP	Checksum IP header enable. 0 Do not generate an IP header checksum. 1 Generate an IPv4 header checksum.
	6	CTU	Checksum TCP or UDP header enable. 0 Do not generate a TCP or UDP header checksum. RFC 768 advises that UDP packets not requiring checksum validation should have their checksum field set to zero. 1 Generate a TCP header checksum if IP = 1 and TUP = 1 and UDP = 0.
	7	NPH	Disable calculation of TCP or UDP pseudo-header checksum. This bit should be set if IP options need to be consulted in forming the pseudo-header checksum, as eTSEC does not examine IP options or extension headers for TCP/IP offload on transmit. 0 Calculate TCP or UDP pseudo-header checksum as normal, assuming that the IP header has no options. 1 Do not calculate a TCP or UDP pseudo-header checksum, but instead use the value in field PHCS when determining the overall TCP or UDP checksum.
	8–14	—	Reserved
	15	PTP	Indication to the transmitter that this is a PTP packet. Enabling PTP disables per packet VLAN tag insertion. Instead, VLAN tag will be read from the DFVLAN when the PTP field is true. 0 Do not attempt to capture transmission event time 1 Valid PTP_ID field. When this packet is transmitted, capture the time of transmission. Must be clear if TMR_CTRL[TE] is clear.
2–3	0–7	L4OS	Layer 4 header offset from start of layer 3 header. The layer 4 header starts L4OS octets after the layer 3 header if it is present. The maximum layer 3 header length supported is thus 255 bytes, which may prevent TCP/IP offload on particularly large IPv6 headers.
	8–15	L3OS	Layer 3 header offset from start of frame not including the 8 bytes for this FCB. The layer 3 header starts L3OS octets from the start of the frame including any custom preamble header that may be present. The maximum layer 2 header length supported is thus 255 bytes.

Table 14-175. Tx Frame Control Block Description (continued)

Bytes	Bits	Name	Description
4–5	0–15	PHCS	Pseudo-header checksum (16-bit one's complement sum with carry wraparound, but without result inversion) for TCP or UDP packets, calculated by software. Valid only if NPH = 1.
6–7	0–15	VLCTL/ PTP_ID	VLAN control word for insertion in the transmitted VLAN tag. Valid only if VLN = 1.Tx PTP packet identification number. This number will be copied into the Tx PTP packet time stamp identification field. PTP field takes precedence over VLN field.

The eTSEC buffer descriptor (BD) is modeled after the MPC8260 Fast Ethernet controller BD for ease of reuse across the PowerQUICC network processor family. Drawing from the MPC8260 FEC BD programming model, the eTSEC descriptor base registers point to the beginning of BD rings. The eTSEC BD also expands upon the MPC8260 BD model to accommodate the eTSEC's unique features. However, the 8-byte data BD format is designed to be compatible with the existing MPC8260 BD model.

The eTSEC is capable of duplicating—or extracting—data directly into the L2 cache memory. This allows the processor to quickly access critical frame information as soon as the processor is ready without having to first fetch the data from main memory, which holds the master copy. This results in substantial improvement in throughput and hence reduction in latency.

14.6.7.1 Data Buffer Descriptors

Data buffers are used in the transmission and reception of Ethernet frames (see Figure 14-161). Data BDs encapsulate all information necessary for the eTSEC to transmit or receive an Ethernet frame. Within each data BD there is a status field, a data length field, and a data pointer. The BD completely describes an Ethernet packet by centralizing status information for the data packet in the status field of the BD and by containing a data BD pointer to the location of the data buffer. Software is responsible for setting up the BDs in memory. A minimum of nine buffer descriptors must be used when wrapping back to the top BD of the ring. This applies to both the transmit and the receive descriptor rings. Transmit rings are limited to a maximum size of 65536 BDs due to BD and frame data prefetching. Software also must have the data pointer pointing to a legal memory location. Within the status field, there exists an ownership bit which defines the current state of the buffer (pointed to by the data pointer). Other bits in the status field of the buffer descriptor are used to communicate status/control information between the eTSEC and the software driver.

Because there is no next BD pointer in the transmit/receive BD (see Figure 14-162), all BDs must reside sequentially in memory. The eTSEC increments the current BD location appropriately to the next BD location to be processed. There is a wrap bit in the last BD that informs the eTSEC to loop back to the

beginning of the BD chain. Software must initialize the TBASE and RBASE registers that point to the beginning transmit and receive BDs for eTSEC.

Figure 14-161. Example of eTSEC Memory Structure for BDs

Figure 14-162. Buffer Descriptor Ring

14.6.7.2 Transmit Data Buffer Descriptors (TxBD)

Data is presented to the eTSEC for transmission by arranging it in memory buffers referenced by the TxBDs. In the TxBD the user initializes the R, PAD, W, I, L, TC, PRE, HFE, CF, and TOE bits and the length (in bytes) in the first word, and the buffer pointer in the second word. Unused fields or fields written by the eTSEC must be initialized to zero.

The eTSEC clears the R bit in the first word of the BD after it finishes using the data buffer. The transfer status bits are then updated. Additional transmit frame status can be found in statistic counters in the MIB block.

Software must expect eTSEC to prefetch multiple TxBDs, and for TCP/IP checksumming an entire frame must be read from memory before a checksum can be computed. Accordingly, the R bit of the first TxBD in a frame must not be set until at least one entire frame can be fetched from this TxBD onwards. If eTSEC prefetches TxBDs and fails to reach a last TxBD (with bit L set), it halts further transmission from the current TxBD ring and report an underrun error as IEVENTG*g*[XFUN]; this indicates that an incomplete frame was fetched, but remained unprocessed. The relevant TBPTR register points to the next unread TxBD following the error.

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Offset + 0	R	PAD/CRC	W	I	L	TC	PRE/DEF	—	HFE/LC	CF/RL/EX	RC				TOE/UN	TR
Offset + 2	DATA LENGTH															
Offset + 4	TX DATA BUFFER POINTER															
Offset + 6																

Figure 14-163. Transmit Buffer Descriptor

The TxBD definition is interpreted by eTSEC hardware as if TxBDs mapped to C data structures in the manner illustrated by Figure 14-164.

```
typedef unsigned short uint_16; /* choose 16-bit native type */
typedef unsigned int uint_32; /* choose 32-bit native type */
typedef struct txbd_struct {
       uint_16 flags;
       uint_16 length;
       uint_32 bufptr;
} txbd;
```

Figure 14-164. Mapping of TxBDs to a C Data Structure

Table 14-176. Transmit Data Buffer Descriptor (TxBD) Field Descriptions

Offset	Bits	Name	Description
0–1	0	R	Ready, written by eTSEC and user. 0 The data buffer associated with this BD is not ready for transmission. The user is free to manipulate this BD or its associated data buffer. The eTSEC clears this bit after the buffer is transmitted or after an error condition is encountered. 1 The data buffer, which is prepared for transmission by the user, was not transmitted or is currently being transmitted. No fields of this BD may be written by the user once this bit is set.
	1	PAD/CRC	Padding for frames. (Valid only while it is set in the first BD and MACCFG2[PAD enable] is cleared). If MACCFG2[PAD enable] is set, this bit is ignored. 0 Do not add padding to short frames. 1 Add PAD to frames. PAD bytes are inserted until the length of the transmitted frame equals 64 bytes. Unlike the MPC8260 which PADs up to MINFLR value, the eTSEC PADs always up to the IEEE minimum frame length of 64 bytes. CRC is always appended to frames.
	2	W	Wrap. Written by user. The earliest this bit can be set, is on the ninth BD of a ring. 0 The next buffer descriptor is found in the consecutive location. 1 The next buffer descriptor is found at the location defined in TBASE.
	3	I	Interrupt. Written by user. 0 No interrupt is generated after this buffer is serviced. 1 IEVENTG*g*[TXB] or IEVENTG*g*[TXF] are set after this buffer is serviced. These bits can cause an interrupt if they are enabled (That is, IEVENTG*g*[TXBEN] or IEVENTG*g*[TXFEN] are set).
	4	L	Last in frame. Written by user. 0 The buffer is not the last in the transmit frame. 1 The buffer is the last in the transmit frame.
	5	TC	Tx CRC. Written by user. (Valid only while it is set in first BD and TxBD[PAD/CRC] is cleared and MACCFG2[PAD/CRC enable] is cleared and MACCFG2[CRC enable] is cleared.) If MACCFG2[PAD/CRC enable] is set or MACCFG2[CRC enable] is set, this bit is ignored in ethernet modes.0End transmission immediately after the last data byte with no hardware generated CRC appended, unless TxBD[PAD/CRC] is set. 1 Transmit the CRC sequence after the last data byte.
	6	PRE	Transmit user-defined Ethernet preamble. Written by user. Valid only if set in the first BD of a frame, and MACCFG2[PreAm TxEN] is set. 0 This frame does not contain Ethernet preamble bytes for transmission. 1 This frame includes a user-defined Ethernet preamble sequence prior to the destination address in the data buffer.
		DEF	Defer indication. The eTSEC updates this bit after transmitting a frame (TxBD[L] is set) 0 This frame was not deferred. 1 This frame did not have a collision before it was sent but it was sent late because of deferring
	7	—	Reserved

Table 14-176. Transmit Data Buffer Descriptor (TxBD) Field Descriptions (continued)

Offset	Bits	Name	Description
0-1	8	HFE	Huge frame enable. Written by user. Valid only if set in the first BD of a frame and MACCFG2[Huge Frame] is cleared. If MACCFG2[Huge Frame] is set, this bit is ignored. 0 Truncate transmit frame if its length is greater than the MAC's maximum frame length. 1 Allow large frames to be transmitted without truncation.
		LC	Late collision. Written by the eTSEC. 0 No late collision. 1 A collision occurred after 64 bytes are sent. The eTSEC terminates the transmission and updates LC.
	9	CF	Control Frame. Written by user. Valid only if set in the first BD of a frame. 0 Regular frame; transmission is deferred when eTSEC is in PAUSE. 1 Control frame; transmission starts even if eTSEC is in PAUSE.
		RL	Retransmission Limit. Written by the eTSEC. 0 Transmission before maximum retry limit is hit. 1 The transmitter failed (max. retry limit + 1) attempts to successfully send a message due to repeated collisions. The eTSEC terminates the transmission and updates RL.
		EX	Excessive defer. Written by the eTSEC. 0 No excessive defer condition sent. 1 Frame was aborted due to excessive defer condition. IEVENTG*g*[EXD] is also set.
	10–13	RC	Retry Count. Written by the eTSEC. 0 The frame is sent correctly the first time. x One or more attempts where needed to send the transmit frame. If this field is 15, then 15 or more retries were needed. The Ethernet controller updates RC after sending the buffer.
	14	UN	Underrun. Written by the eTSEC. 0 No underrun encountered (data was retrieved from external memory in time to send a complete frame). 1 The Ethernet controller encountered a transmitter underrun condition while sending the associated buffer. This could also have occurred in relation to a bus error causing IEVENTG*g*[EBERR]. The eTSEC terminates the transmission and updates UN.
		TOE	TCP/IP offload enable. Written by user. Valid only if set in the first BD of a frame. 0 No TCP/IP offload acceleration is applied to the frame prior to transmission. 1 eTSEC looks for a TOE Frame Control Block preceding the frame, and applies TCP/IP offload acceleration as controlled by the FCB.
	15	TR	Truncation. Written by the eTSEC. Set in the last TxBD (TxBD[L] is set) when IEVENTG*g*[BABT] occurs for a frame (a frame length greater than or equal to the value set in the maximum frame length register is encountered, the HFE bit in the BD is cleared, and MACCFG2[Huge Frame] is cleared). The frame is sent truncated.
2–3	0–15	Data Length	Data length is the number of octets the eTSEC should transmit from this BD's data buffer. It is never modified by the eTSEC. This field must be greater than zero, as zero indicates a BD not ready.
4–7	0–15	TX Data Buffer Pointer	The transmit buffer pointer contains the address of the associated data buffer. The data buffer pointer for the first BD of a TxPAL-enabled frame must be aligned on an 8-byte boundary. There are no alignment restrictions for the data buffer pointers of the second or subsequent BDs of a TxPAL-enabled frame, or for non-TxPAL frames.

14.6.7.3 Receive Buffer Descriptors (RxBD)

In the RxBD the user initializes the E, I, and W bits in the first word and the pointer in second word. If the data buffer is used, the eTSEC modifies the E, L, F, M, BC, MC, LG, NO, CR, OV, and TR bits and writes the length of the used portion of the buffer in the first word. The M, BC, MC, LG, NO, CR, OV, and TR bits in the first word of the buffer descriptor are only modified by the eTSEC if the L (last BD in frame) bit is set. The first word of the RxBD contains control and status bits. Its formats are detailed below.

The number of buffer descriptors in a ring is set using the W bit to indicate that the next buffer wraps back to the beginning of the ring. See Section 14.5.3.5.5, "Maximum Frame Length Register (MAXFRM)," for information on setting the size of the buffer ring.

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Offset + 0	E	RO1	W	I	L	F	—	M	BC	MC	LG	NO	SH	CR	OV	TR
Offset + 2	DATA LENGTH															
Offset + 4	RX DATA BUFFER POINTER															
Offset + 6																

Figure 14-165. Receive Buffer Descriptor

The RxBD definition is interpreted by eTSEC hardware as if RxBDs mapped to C data structures in the manner illustrated by Figure 14-166.

```
typedef unsigned short uint_16; /* choose 16-bit native type */
typedef unsigned int uint_32; /* choose 32-bit native type */
typedef struct rxbd_struct {
       uint_16 flags;
       uint_16 length;
       uint_32 bufptr;
} rxbd;
```

Figure 14-166. Mapping of RxBDs to a C Data Structure

Table 14-177. Receive Buffer Descriptor Field Descriptions

Offset	Bits	Name	Description
0–1	0	E	Empty, written by the eTSEC (when cleared) and by the user (when set). 0 The data buffer associated with this BD is filled with received data, or data reception is aborted due to an error condition. The status and length fields have been updated as required. 1 The data buffer associated with this BD is empty, or reception is currently in progress.
	1	RO1	Receive software ownership bit. This field is reserved for use by software. This read/write bit is not modified by hardware, nor does its value affect hardware.
	2	W	Wrap, written by user. 0 The next buffer descriptor is found in the consecutive location. 1 The next buffer descriptor is found at the location defined in RBASE.
	3	I	Interrupt, written by user. 0 No interrupt is generated after this buffer is serviced. 1 IEVENTG*g*[RXB] or IEVENTG*g*[RXF] are set after this buffer is serviced. This bit can cause an interrupt if enabled (IMASKG*g*[RXBEN] or IMASKG*g*[RXFEN]). If the user wants to be interrupted only if RXF occurs, then the user must disable RXB (IMASKG*g*[RXBEN] is cleared) and enable RXF (IMASKG*g*[RXFEN] is set).
	4	L	Last in frame, written by the eTSEC. 0 The buffer is not the last in a frame. 1 The buffer is the last in a frame.
	5	F	First in frame, written by the eTSEC. 0 The buffer is not the first in a frame. 1 The buffer is the first in a frame.
	6	—	Reserved
	7	M	Miss, written by the eTSEC. (This bit is valid only if the L-bit is set and eTSEC is in promiscuous mode.) This bit is set by the eTSEC for frames that were accepted in promiscuous mode, but were flagged as a “miss” by the internal address recognition; thus, while in promiscuous mode, the user can use the M-bit to quickly determine whether the frame was destined to this station. 0 The frame was received because of an address recognition hit. 1 The frame was received because of promiscuous mode.

Table 14-177. Receive Buffer Descriptor Field Descriptions (continued)

Offset	Bits	Name	Description
0–1	8	BC	Broadcast. Written by the eTSEC. (Only valid if L is set.) Is set if the DA is broadcast (FF-FF-FF-FF-FF-FF).
	9	MC	Multicast. Written by the eTSEC. (Only valid if L is set.) Is set if the DA is multicast and not BC.
	10	LG	Rx frame length violation, written by the eTSEC (only valid if L is set). A frame length greater than or equal to the maximum frame length was recognized; in this case LG is set regardless of the setting of MACCFG2[Huge Frame]. If MACCFG2[Huge Frame] is cleared, the frame is truncated to the value programmed in the maximum frame length register. This bit is valid only if the L bit is set.
	11	NO	Rx non-octet aligned frame, written by the eTSEC (only valid if L is set). A frame that contained a number of bits not divisible by eight was received.
	12	SH	Short frame, written by the eTSEC (only valid if L is set). A frame length less than the minimum 64B that is defined for ethernet. was recognized, provided RCTRL[RSF] is set.
	13	CR	Rx CRC error, written by the eTSEC (only valid if L is set). This frame contains a CRC error and is an integral number of octets in length. This bit is also set if a receive code group error is detected.
	14	OV	Overrun, written by the eTSEC (only valid if L is set). A receive FIFO overrun occurred during frame reception. If this bit is set, the other status bits, M, LG, NO, CR and TR lose their normal meaning and are zero.
	15	TR	Truncation, written by the eTSEC (only valid if L is set). Set if the receive frame is truncated. This can happen if a frame length greater than the maximum frame length is received and MACCFG2[Huge Frame] is cleared. If this bit is set, the frame must be discarded and the other error bits must be ignored as they may be incorrect.
2–3	0–15	Data Length	Data length, written by the eTSEC. Data length is the number of octets written by the eTSEC into this BD's data buffer if L is cleared (the value is equal to MRBLR), or, if L is set, the length of the frame including CRC, FCB (if RCTRL[PRSDEP > 00), preamble (if MACCFG2[PreAmRxEn]=1), time stamp (if RCTRL[TS] = 1) and any padding (RCTRL[PAL]).
4–7	0–15	RX Data Buffer Pointer	Receive buffer pointer, written by the user. The receive buffer pointer, which always points to the first location of the associated data buffer, must be 8-byte aligned. For best performance, use 64-byte aligned receive buffer pointer addresses. The buffer must reside in memory external to the eTSEC.

14.7 Initialization/Application Information

This section explains interface mode configuration and multigroup mode configuration.

14.7.1 Interface Mode Configuration

This section describes how to configure the eTSEC in different supported interface mode(s):

- MII
- RMII

- RGMII
- SGMII

The following subsections describe the pinout, the data registers that must be initialized, and speed selection options.

14.7.1.1 MII Interface Mode

Table 14-178. MII Interface Mode Signal Configuration

eTSEC Signals			MII Interface		
			Frequency [MHz] 25		
			Voltage [V] 3.3		
Signals	**I/O**	**No. of Signals**	**Signals**	**I/O**	**No. of Signals**
GTX_CLK	O	1	leave unconnected		
TX_CLK	I	1	TX_CLK	I	1
TxD[0]	O	1	TxD[0]	O	1
TxD[1]	O	1	TxD[1]	O	1
TxD[2]	O	1	TxD[2]	O	1
TxD[3]	O	1	TxD[3]	O	1
TxD[4]	O	1	leave unconnected		
TxD[5]	O	1	leave unconnected		
TxD[6]	O	1	leave unconnected		
TxD[7]	O	1	leave unconnected		
TX_EN	O	1	TX_EN	O	1
TX_ER	O	1	TX_ER	O	1
RX_CLK	I	1	RX_CLK	I	1
RxD[0]	I	1	RxD[0]	I	1
RxD[1]	I	1	RxD[1]	I	1
RxD[2]	I	1	RxD[2]	I	1
RxD[3]	I	1	RxD[3]	I	1
RxD[4]	I	1	not used		
RxD[5]	I	1	not used		
RxD[6]	I	1	not used		
RxD[7]	I	1	not used		
RX_DV	I	1	RX_DV	I	1
RX_ER	I	1	RX_ER	I	1
COL	I	1	COL	I	1

Table 14-178. MII Interface Mode Signal Configuration (continued)

eTSEC Signals			MII Interface		
			Frequency [MHz] 25		
			Voltage [V] 3.3		
Signals	**I/O**	**No. of Signals**	**Signals**	**I/O**	**No. of Signals**
CRS	I	1	CRS	I	1
Sum		25	**Sum**		16

Table 14-179. Shared MII Signals

eTSEC Signals	I/O	No. of Signals	MII Signals	I/O	No. of Signals	Function
MDIO	I/O	1	MDIO	I/O	1	Management interface I/O
MDC	O	1	MDC	O	1	Management interface clock
EC_GTX_CLK125	I	1	not used	I	0	Reference clock
Sum		3	**Sum**		2	

Table 14-180. MII Mode Register Initialization Steps

Set Soft_Reset, MACCFG1[1000_0000_0000_0000_0000_0000_0000_0000]
Clear Soft_Reset, MACCFG1[0000_0000_0000_0000_0000_0000_0000_0000]
Initialize MACCFG2, for MII, half duplex operation. Set I/F Mode bit, MACCFG2[0000_0000_0000_0000_0111_0001_0000_0100] (This example has Full Duplex = 0, Preamble count = 7, PAD/CRC append = 1)
Initialize ECNTRL, ECNTRL[0000_0000_0000_0000_0001_0000_0000_0000] (This example has Statistics Enable = 1)
Initialize MAC Station Address, MACSTNADDR2[0110_0000_0000_0010_0000_0000_0000_0000] Set station address to 02_60_8C_87_65_43, for example.
Initialize MAC Station Address, MACSTNADDR1[0100_0011_0110_0101_1000_0111_1000_1100] Set station address to 02_60_8C_87_65_43, for example.
Reset the management interface. MIIMCFG[1000_0000_0000_0000_0000_0000_0000_0111]
Setup the MII Mgmt clock speed, MIIMCFG[0000_0000_0000_0000_0000_0000_0000_0101] set source clock divide by 14 for example to insure that MDC clock speed is not less than 2.5 MHz
Read MII Mgmt Indicator register and check for Busy = 0, MIIMIND ---> [0000_0000_0000_0000_0000_0000_0000_0000] This indicates that the eTSEC MII Mgmt bus is idle.

Table 14-180. MII Mode Register Initialization Steps (continued)

Set up the MII Mgmt for a write cycle to the external PHY Auxiliary Control and Status Register to configure the PHY through the Management interface (overrides configuration signals of the PHY). MIIMADD[0000_0000_0000_0000_0000_0000_0001_1100]
Perform an MII Mgmt write cycle to the external PHY Writing to MII Mgmt Control with 16-bit data intended for the external PHY register, MIIMCON[0000_0000_0000_0000_0000_0000_0000_0100]
Check to see if MII Mgmt write is complete Read MII Mgmt Indicator register and check for Busy = 0, MIIMIND ---> [0000_0000_0000_0000_0000_0000_0000_0000] This indicates that the write cycle was completed.
Set up the MII Mgmt for a write cycle to the external PHY Extended PHY control register #1 to set up the interface mode selection. MIIMADD[0000_0000_0000_0000_0000_0000_0001_0111]
Perform an MII Mgmt write cycle to the external PHY. Write to MII Mgmt Control with 16-bit data intended for the external PHY register, MIIMCON[0000_0000_0000_0000_0000_0000_0000_0000]
Check to see if MII Mgmt write is complete. Read MII Mgmt Indicator register and check for Busy = 0, MIIMIND ---> [0000_0000_0000_0000_0000_0000_0000_0000] This indicates that the write cycle was completed.
Set up the MII Mgmt for a write cycle to the external PHY Mode control register to set up the interface mode selection. MIIMADD[0000_0000_0000_0000_0000_0000_0000_0000]
Perform an MII Mgmt write cycle to the external PHY. Write to MII Mgmt Control with 16-bit data intended for the external PHY register, MIIMCON[0000_0000_0000_0000_00uu_00uu_0u00_0000] where u is user defined based on desired configuration.
Check to see if MII Mgmt write is complete Read MII Mgmt Indicator register and check for Busy = 0, MIIMIND ---> [0000_0000_0000_0000_0000_0000_0000_0000] This indicates that the write cycle was completed.
If auto-negotiation was enabled in the PHY, check to see if PHY has completed Auto-Negotiation. Set up the MII Mgmt for a read cycle to PHY MII Mgmt register (write the PHY address and Register address), MIIMADD[0000_0000_0000_0000_0000_0000_0000_0001] The PHY Status register is at address 0x1 and in this case the PHY Address is 0x00.
Perform an MII Mgmt read cycle of Status Register. Clear MIIMCOM[Read Cycle]. Set MIIMCOM[Read Cycle]. (Uses the PHY address (0) and Register address (1) placed in MIIMADD register), When MIIMIND[BUSY]=0, read the MIIMSTAT register and check bit 10 (AN Done and Link is up) MIIMSTAT ---> [0000_0000_0000_0000_0000_0000_0010_0100] Other information about the link is also returned.(Extend Status, No pre, Remote Fault, An Ability, Link status, extend Ability)
Check auto-negotiation attributes in the PHY as necessary.
Clear IEVENT register, IEVENT[0000_0000_0000_0000_0000_0000_0000_0000]
Initialize IMASK (Optional) IMASK[0000_0000_0000_0000_0000_0000_0000_0000]

Table 14-180. MII Mode Register Initialization Steps (continued)

Initialize MACnADDR1/2 (Optional) MACnADDR1/2[0000_0000_0000_0000_0000_0000_0000_0000]
Initialize GADDR*n* (Optional) GADDR*n*[0000_0000_0000_0000_0000_0000_0000_0000]
Initialize RCTRL (Optional) RCTRL[0000_0000_0000_0000_0000_0000_0000_0000]
Initialize DMACTRL (Optional) DMACTRL[0000_0000_0000_0000_0000_0000_0000_0000]
Initialize (Empty) Transmit Descriptor ring and fill buffers with Data Initialize TBASE0–TBASE7, TBASE0–TBASE7[LLLL_LLLL_LLLL_LLLL_LLLL_LLLL_LLLL_L000]
Initialize (Empty) Receive Descriptor ring and fill with empty buffers Initialize RBASE0–RBASE7, RBASE0–RBASE7[LLLL_LLLL_LLLL_LLLL_LLLL_LLLL_LLLL_L000]
Enable Transmit Queues Initialize TQUEUE
Enable Receive Queues Initialize RQUEUE
Enable Rx and Tx, MACCFG1[0000_0000_0000_0000_0000_0000_0000_0101]

14.7.1.2 RMII Interface Mode

Table 14-181 shows the signals configurations required for RMII interface mode.

Table 14-181. RMII Interface Mode Signal Configuration

eTSEC Signals			**RMII Interface**		
			Frequency [MHz] 50		
			Voltage [V] 3.3		
Signals	**I/O**	**No. of Signals**	**Signals**	**I/O**	**No. of Signals**
GTX_CLK	O	1	leave unconnected		
TX_CLK	I	1	REF_CLK	I	1
TxD[0]	O	1	TxD[0]	O	1
TxD[1]	O	1	TxD[1]	O	1
TxD[2]	O	1	leave unconnected		
TxD[3]	O	1	leave unconnected		
TxD[4]	O	1	leave unconnected		
TxD[5]	O	1	leave unconnected		
TxD[6]	O	1	leave unconnected		
TxD[7]	O	1	leave unconnected		
TX_EN	O	1	TX_EN	O	1

Table 14-181. RMII Interface Mode Signal Configuration (continued)

eTSEC Signals			RMII Interface		
			Frequency [MHz] 50		
			Voltage [V] 3.3		
Signals	**I/O**	**No. of Signals**	**Signals**	**I/O**	**No. of Signals**
TX_ER	O	1	leave unconnected		
RX_CLK	I	1	leave unconnected		
RxD[0]	I	1	RxD[0]	I	1
RxD[1]	I	1	RxD[1]	I	1
RxD[2]	I	1	not used		
RxD[3]	I	1	not used		
RxD[4]	I	1	not used		
RxD[5]	I	1	not used		
RxD[6]	I	1	not used		
RxD[7]	I	1	not used		
RX_DV	I	1	CRS_DV	I	1
RX_ER	I	1	RX_ER	I	1
COL	I	1	not used		
CRS	I	1	not used		
Sum		25	**Sum**		8

Table 14-182 describes the shared signals for the RMII interface.

Table 14-182. Shared RMII Signals

eTSEC Signals	I/O	No. of Signals	RMII Signals	I/O	No. of Signals	Function
MDIO	I/O	1	MDIO	I/O	1	Management interface I/O
MDC	O	1	MDC	O	1	Management interface clock
TX_CLK	I	1	REF_CLK	I	1	Reference clock
Sum		3	**Sum**		3	

Table 14-183 describes the register initializations required to configure the eTSEC in RMII mode.

Table 14-183. RMII Mode Register Initialization Steps

Set Soft_Reset, MACCFG1[1000_0000_0000_0000_0000_0000_0000_0000]
Clear Soft_Reset, MACCFG1[0000_0000_0000_0000_0000_0000_0000_0000]

Table 14-183. RMII Mode Register Initialization Steps (continued)

Initialize MACCFG2, MACCFG2[0000_0000_0000_0000_0111_0001_0000_0101] (I/F Mode = 1, Full Duplex = 1)
Initialize ECNTRL, ECNTRL[0000_0000_0000_0000_0001_0000_0001_0000] (Used to setup Reduced-Pin mode = 1, and TBIM = 0,statistics enable = 1)
Initialize MAC Station Address MACSTNADDR2[0110_0000_0000_0010_0000_0000_0000_0000] to 02608C:876543 for example
Initialize MAC Station Address MACSTNADDR1[0100_0011_0110_0101_1000_0111_1000_1100] to 02608C:876543 for example
Setup the MII Mgmt clock speed, MIIMCFG[0000_0000_0000_0000_0000_0000_0000_1101] set system clock divide by 14 for example to insure that MDC clock speed = < 2.5 MHz
Read MII Mgmt Indicator register and check for Busy = 0, MIIMIND ---> [0000_0000_0000_0000_0000_0000_0000_0000] This indicates that the eTSEC MII Mgmt bus is idle.
Set up the MII Mgmt for a write cycle to external the PHY AN Advertisement register (write the PHY address and Register address), MIIMADD[0000_0000_0000_0000_0001_0001_0000_0100] The AN Advertisement register is at offset address 0x04 from the external PHY address. (in this case 0x11)
Perform an MII Mgmt write cycle to the external PHY. Write to MII Mgmt Control with 16-bit data intended for the external PHY AN Advertisement register, MIIMCON[0000_0000_0000_0000_u0uu_uuuu_uuuu_uuuu] Where u must be selected by the user for proper system configuration.
Check to see if MII Mgmt write is complete. Read MII Mgmt Indicator register and check for Busy = 0, MIIMIND ---> [0000_0000_0000_0000_0000_0000_0000_0000] This indicates that the write cycle was completed.
Set up the MII Mgmt for a write cycle to the external PHY Control register (write the PHY address and Register address), MIIMADD[0000_0000_0000_0000_0001_0001_0000_0000] The control register is at offset address 0x00 from the external PHY address. (in this case 0x11)
Perform an MII Mgmt write cycle to the external PHY. Write to MII Mgmt Control with 16-bit data intended for the external PHY Control register, MIIMCON[0000_0000_0000_0000_0001_0010_0000_0000] This enables the external PHY to restart Auto-Negotiations using the configuration set in the AN Advertisement register.
Check to see if MII Mgmt write is complete. Read MII Mgmt Indicator register and check for Busy = 0, MIIMIND ---> [0000_0000_0000_0000_0000_0000_0000_0000] This indicates that the write cycle was completed.
Check to see if PHY has completed Auto-Negotiation. Set up the MII Mgmt for a read cycle to the PHY MII Mgmt register (write the PHY address and Register address), MIIMADD[0000_0000_0000_0000_0000_0010_0000_0001] The PHY Status register is at address 0x1 and in this case the PHY Address is 0x2.

Table 14-183. RMII Mode Register Initialization Steps (continued)

Perform an MII Mgmt read cycle of Status Register. Clear MIIMCOM[Read Cycle] Set MIIMCOM[Read Cycle] (Uses the PHY address (2) and Register address (1) placed in MIIMADD register) When MIIMIND[BUSY]=0, read the MIIMSTAT register and check bit 10. (AN Done) MIIMSTAT ---> [0000_0000_0000_0000_0000_0000_0010_0000] Other information about the link is also returned. (Extend Status, No pre, Remote Fault, An Ability, Link status, extend Ability)
Perform an MII Mgmt read cycle of AN Expansion Register. Setup MIIMADD[0000_0000_0000_0000_0001_0001_0000_0110] Clear MIIMCOM[Read Cycle] Set MIIMCOM[Read Cycle] (Uses the PHY address (0x11) and Register address (6) placed in MIIMADD register) When MIIMIND[BUSY]=0, read the MII Mgmt AN Expansion register and check bits 13 and 14. (NP Able and Page Rx'd) MII Mgmt AN Expansion ---> [0000_0000_0000_0000_0000_0000_0000_0110]
Perform an MII Mgmt read cycle of AN Link Partner Base Page Ability Register. (Optional) Setup MIIMADD[0000_0000_0000_0000_0001_0001_0000_0101] Clear MIIMCOM[Read Cycle] Set MIIMCOM[Read Cycle] (Uses the PHY address (0x11) and Register address (5) placed in MIIMADD register) When MIIMIND[BUSY]=0, read the MII Mgmt AN Link Partner Base Page Ability register and check bits 9 and 10. (Half and Full Duplex) MII Mgmt AN Link Partner Base Page Ability ---> [0000_0000_0000_0000_0000_000x_x110_0000]
Setting up the MII Mgmt for a write cycle to TBI MII Mgmt register (write the TBI's address and Register address), MIIMADD[0000_0000_0000_0000_0001_0000_0000_1011] the TBI control register is at offset address 0x11 from TBIPA
Perform an MII Mgmt write cycle Writing to MII Mgmt Control with 16-bit data intended for TBI's MII Mgmt control register (TBI control), MIIMCON[0000_0000_0000_0000_0000_0010_0001_0000] This configures the TBI control to GMII mode and AN sense
Check to see if MII Mgmt write is complete Read MII Mgmt Indicator register and check for Busy = 0, MIIMIND ---> [0000_0000_0000_0000_0000_0000_0000_0000] This indicate that the write cycle was completed
Perform an MII Mgmt read cycle (0ptional) Set MIIMCOM[Read Cycle] (Uses the TBI address and Register address placed in MIIMADD register), read the MIIMSTAT register and verify that MIIMSTAT ---> [0000_0000_0000_0000_0000_0010_0001_0000]
Check to see if PHY has completed Auto-Negotiation Setting up the MII Mgmt for a read cycle to PHY's MII Mgmt register (write the PHY's address and Register address), MIIMADD[0000_0000_0000_0000_0000_0010_0000_0010] the PHY Status control register is at address 0x2 and lets say the PHY Address is 0x2
Perform an MII Mgmt read cycle of Status Register Set MIIMCOM[Read Cycle] (Uses the PHY address (2) and Register address (2) placed in MIIMADD register), read the MIIMSTAT register and check bit 10 (AN Done) MIIMSTAT ---> [0000_0000_0000_0000_0000_0000_0010_0000] other information about the link is also returned (Extend Status, No pre, Remote Fault, An Ability, Link status, extend Ability)

Table 14-183. RMII Mode Register Initialization Steps (continued)

Perform an MII Mgmt read cycle of AN Expansion Register MIIMADD[0000_0000_0000_0000_0000_0010_0000_0110] Set MIIMCOM[Read Cycle] (Uses the PHY address (2) and Register address (6) placed in MIIMADD register), read the MII Mgmt AN Expansion register and check bits 13 and 14 (NP Able and Page Rx'd) MII Mgmt AN Expansion ---> [0000_0000_0000_0000_0000_0000_0000_0110]
Perform an MII Mgmt read cycle of AN Link Partner Base Page Ability Register (Optional) MIIMADD[0000_0000_0000_0000_0000_0010_0000_0101] Set MIIMCOM[Read Cycle] (Uses the PHY address (2) and Register address (5) placed in MIIMADD register), read the MII Mgmt AN Link Partner Base Page Ability register and check bits 9 and 10 (Half and Full Duplex) MII Mgmt AN Link Partner Base Page Ability ---> [0000_0000_0000_0000_0000_00X_1110_0000]
Clear IEVENT register, IEVENT[0000_0000_0000_0000_0000_0000_0000_0000]
Initialize IMASK (Optional) IMASK[0000_0000_0000_0000_0000_0000_0000_0000]
Initialize GADDR*n* (Optional) GADDR*n*[0000_0000_0000_0000_0000_0000_0000_0000]
Initialize RCTRL (Optional) RCTRL[0000_0000_0000_0000_0000_0000_0000_0000]
Initialize DMACTRL (Optional) DMACTRL[0000_0000_0000_0000_0000_0000_0000_0000]
Initialize (Empty) Transmit Descriptor ring and fill buffers with Data Initialize TBASE0–TBASE7, TBASE0–TBASE7[LLLL_LLLL_LLLL_LLLL_LLLL_LLLL_LLLL_L000]
Initialize (Empty) Receive Descriptor ring and fill with empty buffers Initialize RBASE0–RBASE7, RBASE0–RBASE7[LLLL_LLLL_LLLL_LLLL_LLLL_LLLL_LLLL_L000]
Enable Transmit Queues Initialize TQUEUE
Enable Receive Queues Initialize RQUEUE
Enable Rx and Tx, MACCFG1[0000_0000_0000_0000_0000_0000_0000_0101]

14.7.1.3 RGMII Interface Mode

Table 14-184. RGMII Interface Mode Signal Configuration

eTSEC Signals			**RGMII Interface**		
			Frequency [MHz] 125		
			Voltage [V] 2.5		
Signals	**I/O**	**No. of Signals**	**Signals**	**I/O**	**No. of Signals**
GTX_CLK	O	1	GTX_CLK	O	1
TX_CLK	I	1	not used		

Table 14-184. RGMII Interface Mode Signal Configuration (continued)

eTSEC Signals			RGMII Interface		
			Frequency [MHz] 125		
			Voltage [V] 2.5		
Signals	**I/O**	**No. of Signals**	**Signals**	**I/O**	**No. of Signals**
TxD[0]	O	1	TxD[0]/TxD[4]	O	1
TxD[1]	O	1	TxD[1]/TxD[5]	O	1
TxD[2]	O	1	TxD[2]/TxD[6]	O	1
TxD[3]	O	1	TxD[3]/TxD[7]	O	1
TxD[4]	O	1	leave unconnected		
TxD[5]	O	1	leave unconnected		
TxD[6]	O	1	leave unconnected		
TxD[7]	O	1	leave unconnected		
TX_EN	O	1	TX_CTL (TX_EN/TX_ERR)	O	1
TX_ER	O	1	leave unconnected		
RX_CLK	I	1	RX_CLK	I	1
RxD[0]	I	1	RxD[0]/RxD[4]	I	1
RxD[1]	I	1	RxD[1]/RxD[5]	I	1
RxD[2]	I	1	RxD[2]/RxD[6]	I	1
RxD[3]	I	1	RxD[3]/RxD[7]	I	1
RxD[4]	I	1	not used		
RxD[5]	I	1	not used		
RxD[6]	I	1	not used		
RxD[7]	I	1	not used		
RX_DV	I	1	RX_CTL (RX_DV/RX_ERR)	I	1
RX_ER	I	1	not used		
COL	I	1	not used		
CRS	I	1	not used		
Sum		25	**Sum**		12

Table 14-185. Shared RGMII Signals

eTSEC Signals	I/O	No. of Signals	GMII Signals	I/O	No. of Signals	Function
MDIO	I/O	1	MDIO	I/O	1	Management interface I/O
MDC	O	1	MDC	O	1	Management interface clock
EC_GTX_CLK125	I	1	GTX_CLK125	I	1	Reference clock
Sum		3	**Sum**		3	—

The following list describes the register initializations required to configure the eTSEC in RGMII mode.

Table 14-186. RGMII Mode Register Initialization Steps

Set Soft_Reset, MACCFG1[1000_0000_0000_0000_0000_0000_0000_0000]
Clear Soft_Reset, MACCFG1[0000_0000_0000_0000_0000_0000_0000_0000]
Initialize MACCFG2, MACCFG2[0000_0000_0000_0000_0111_0010_0000_0101] (I/F Mode = 2, Full Duplex = 1)
Initialize ECNTRL, ECNTRL[0000_0000_0000_0000_0001_0000_0000_0000] (This example has RGMII 10Mbps mode, Statistics Enable = 1)
Initialize MAC Station Address, MACSTNADDR2[0110_0000_0000_0010_0000_0000_0000_0000] to 02608C:876543, for example.
Initialize MAC Station Address, MACSTNADDR1[0100_0011_0110_0101_1000_0111_1000_1100] to 02608C:876543, for example.
Setup the MII Mgmt clock speed, MIIMCFG[0000_0000_0000_0000_0000_0000_0000_0101] Set source clock divide by 14, for example, to insure that TSEC_MDC clock speed is not less than 2.5 MHz.
Read MII Mgmt Indicator register and check for Busy = 0, MIIMIND ---> [0000_0000_0000_0000_0000_0000_0000_0000] This indicates that the eTSEC MII Mgmt bus is idle.
Set up the MII Mgmt for a write cycle to external the PHY AN Advertisement register (write the PHY address and Register address), MIIMADD[0000_0000_0000_0000_0001_0001_0000_0100] The AN Advertisement register is at offset address 0x04 from the external PHY address. (in this case 0x11)
Perform an MII Mgmt write cycle to the external PHY. Write to MII Mgmt Control with 16-bit data intended for the external PHY AN Advertisement register, MIIMCON[0000_0000_0000_0000_u0uu_uuuu_uuuu_uuuu] Where u must be selected by the user for proper system configuration.
Check to see if MII Mgmt write is complete. Read MII Mgmt Indicator register and check for Busy = 0, MIIMIND ---> [0000_0000_0000_0000_0000_0000_0000_0000] This indicates that the write cycle was completed.
Set up the MII Mgmt for a write cycle to the external PHY Control register (write the PHY address and Register address), MIIMADD[0000_0000_0000_0000_0001_0001_0000_0000] The control register (CR) is at offset address 0x00 from the external PHY address. (in this case 0x11)
Perform an MII Mgmt write cycle to the external PHY. Write to MII Mgmt Control with 16-bit data intended for the external PHY Control register, MIIMCON[0000_0000_0000_0000_0001_0010_0000_0000] This enables the external PHY to restart Auto-Negotiations using the configuration set in the AN Advertisement register.
Check to see if MII Mgmt write is complete. Read MII Mgmt Indicator register and check for Busy = 0, MIIMIND ---> [0000_0000_0000_0000_0000_0000_0000_0000] This indicates that the write cycle was completed.

Table 14-186. RGMII Mode Register Initialization Steps (continued)

Check to see if PHY has completed Auto-Negotiation. Set up the MII Mgmt for a read cycle to the PHY MII Mgmt register (write the PHY address and Register address), MIIMADD[0000_0000_0000_0000_0000_0010_0000_0001] The PHY Status register is at address 0x1 and in this case the PHY Address is 0x2.
Perform an MII Mgmt read cycle of Status Register. Clear MIIMCOM[Read Cycle] Set MIIMCOM[Read Cycle] (Uses the PHY address (2) and Register address (2) placed in MIIMADD register) When MIIMIND[BUSY]=0, read the MIIMSTAT register and check bit 10. (AN Done) MIIMSTAT ---> [0000_0000_0000_0000_0000_0000_0010_0000] Other information about the link is also returned. (Extend Status, No pre, Remote Fault, An Ability, Link status, extend Ability)
Perform an MII Mgmt read cycle of AN Expansion Register. Setup MIIMADD[0000_0000_0000_0000_0001_0001_0000_0110] Clear MIIMCOM[Read Cycle] Set MIIMCOM[Read Cycle] (Uses the PHY address (0x11) and Register address (6) placed in MIIMADD register) When MIIMIND[BUSY]=0, read the MII Mgmt AN Expansion register and check bits 13 and 14. (NP Able and Page Rx'd) MII Mgmt AN Expansion ---> [0000_0000_0000_0000_0000_0000_0000_0110]
Perform an MII Mgmt read cycle of AN Link Partner Base Page Ability Register. (Optional) Setup MIIMADD[0000_0000_0000_0000_0001_0001_0000_0101] Clear MIIMCOM[Read Cycle] Set MIIMCOM[Read Cycle] (Uses the PHY address (0x11) and Register address (5) placed in MIIMADD register) When MIIMIND[BUSY]=0, read the MII Mgmt AN Link Partner Base Page Ability register and check bits 9 and 10. (Half and Full Duplex) MII Mgmt AN Link Partner Base Page Ability ---> [0000_0000_0000_0000_0000_000x_1x10_0000]
Clear IEVENT register, IEVENT[0000_0000_0000_0000_0000_0000_0000_0000]
Initialize IMASK (Optional) IMASK[0000_0000_0000_0000_0000_0000_0000_0000]
Initialize MACnADDR1/2 (Optional) MACnADDR1/2[0000_0000_0000_0000_0000_0000_0000_0000]
Initialize GADDR*n* (Optional) GADDR*n*[0000_0000_0000_0000_0000_0000_0000_0000]
Initialize RCTRL (Optional) RCTRL[0000_0000_0000_0000_0000_0000_0000_0000]
Initialize DMACTRL (Optional) DMACTRL[0000_0000_0000_0000_0000_0000_0000_0000]
Initialize (Empty) Transmit Descriptor ring and fill buffers with Data Initialize TBASE0–TBASE7, TBASE0–TBASE7[LLLL_LLLL_LLLL_LLLL_LLLL_LLLL_LLLL_L000]
Initialize (Empty) Receive Descriptor ring and fill with empty buffers Initialize RBASE0–RBASE7, RBASE0–RBASE7[LLLL_LLLL_LLLL_LLLL_LLLL_LLLL_LLLL_L000]
Enable Transmit Queues Initialize TQUEUE

Table 14-186. RGMII Mode Register Initialization Steps (continued)

Enable Receive Queues Initialize RQUEUE
Enable Rx and Tx, MACCFG1[0000_0000_0000_0000_0000_0000_0000_0101]

14.7.1.4 SGMII Interface Support

Table 14-187. SGMII Interface Signal Configuration (4-Wire)

SerDes Signals			**SGMII Interface**		
Frequency [MHz] 1250			**Frequency [MHz] 1250**		
Voltage [V] LVDS			**Voltage [V] LVDS**		
Signals	**I/O**	**No. of Signals**	**Signals**	**I/O**	**No. of Signals**
TX*n*/$\overline{\text{TX}n}$	O	2	TXD	O	2
RX*n*/$\overline{\text{RX}n}$	I	2	RXD	I	2
Sum		4	**Sum**		4

SGMII mode initialization sequence requires additional initialization for the SerDes.

NOTE

SGMII mode utilizes the internal TBI PHY. The internal TBI PHY only auto-negotiates at 1 Gbps. However, 10 Mbps and 100 Mbps speeds are supported in SGMII mode. It is recommended that the external PHY inform the MAC if the desired link speed is not 1 Gbps. Software can perform MII management cycles to determine the external PHY link speed and program ECNTRL and MACCFG2 accordingly.

Table 14-188. SGMII Mode Register Initialization Steps

Initialize SerDes to select SGMII. The initialization sequence should be prepended with SerDes initialization.
Set Soft_Reset, MACCFG1[1000_0000_0000_0000_0000_0000_0000_0000]
Clear Soft_Reset, MACCFG1[0000_0000_0000_0000_0000_0000_0000_0000]
Initialize MACCFG2, MACCFG2[0000_0000_0000_0000_0111_0010_0000_0101] (I/F Mode = 2, Full Duplex = 1) (Set I/F mode = 1 in SGMII 10/100 Mbps speed)
Initialize ECNTRL, ECNTRL[0000_0000_0000_0000_0001_0000_0010_0010] (This example has Statistics Enable = 1, TBIM = 1, SGMIIM = 1) (Set R100M = 1 in SGMII 100 Mbps speed)

Table 14-188. SGMII Mode Register Initialization Steps (continued)

Initialize MAC Station Address MACSTNADDR2[0110_0000_0000_0010_0000_0000_0000_0000] to 02608C:876543, for example.
Initialize MAC Station Address MACSTNADDR1[0100_0011_0110_0101_1000_0111_1000_1100] to 02608C:876543, for example.
Assign a Physical address to the TBI, TBIPA[0000_0000_0000_0000_0000_0000_0001_0000] set to 16, for example.
Setup the MII Mgmt clock speed, MIIMCFG[0000_0000_0000_0000_000_0000_0000_0101] set source clock divide by 14 for example to insure that MDC clock speed is not less than 2.5 MHz
Read MII Mgmt Indicator register and check for Busy = 0, MIIMIND ---> [0000_0000_0000_0000_0000_0000_0000_0000] This indicates that the eTSEC MII Mgmt bus is idle.
Set up the MII Mgmt for a read cycle to TBI's Control register (write the PHY address and Register address), MIIMADD[0000_0000_0000_0000_0001_0000_0000_0000] the control register (CR) is at offset address 0x00 from the TBI's address.
Perform an MII Mgmt read cycle to verify state of TBI Control Register (optional) Clear MIIMCOM[Read Cycle] Set MIIMCOM[Read Cycle] (Uses the TBI address and Register address placed in MIIMADD register), When MIIMIND[BUSY] = 0, read the MIIMSTAT and look for AN Enable and other bit information.
Set up the MII Mgmt for a write cycle to TBICON register (write the PHY address and Register address), MIIMADD[0000_0000_0000_0000_0001_0000_0001_0001] The TBICON register is at offset address 0x11 from the TBI's address.
Perform an MII Mgmt write cycle to TBI. Writing to MII Mgmt Control with 16-bit data intended for TBICON register, MIIMCON[0000_0000_0000_0000_0000_0000_0010_0000] This sets TBI in single clock mode and MII Mode off to enable communication with SerDes.
Check to see if MII Mgmt write is complete. Read MII Mgmt Indicator register and check for Busy = 0, MIIMIND ---> [0000_0000_0000_0000_0000_0000_0000_0000] This indicates that the write cycle was completed.
Set up the MII Mgmt for a write cycle to TBI's AN Advertisement register (write the PHY address and Register address), MIIMADD[0000_0000_0000_0000_0001_0000_0000_0100] The AN Advertisement register is at offset address 0x04 from the TBI's address.
Perform an MII Mgmt write cycle to TBI. Writing to MII Mgmt Control with 16-bit data intended for TBI's AN Advertisement register, MIIMCON[0000_0000_0000_0000_0000_0001_1010_0000] This advertises to the Link Partner that the TBI supports PAUSE and Full Duplex mode and does not support Half Duplex mode.
Check to see if MII Mgmt write is complete. Read MII Mgmt Indicator register and check for Busy = 0, MIIMIND ---> [0000_0000_0000_0000_0000_0000_0000_0000] This indicates that the write cycle was completed.

Table 14-188. SGMII Mode Register Initialization Steps (continued)

Additional SerDes setup as required
Set up the MII Mgmt for a write cycle to TBI's Control register (write the PHY address and Register address), MIIMADD[0000_0000_0000_0000_0001_0000_0000_0000] the control register (CR) is at offset address 0x00 from the TBI's address.
Perform an MII Mgmt write cycle to TBI. Writing to MII Mgmt Control with 16-bit data intended for TBI's Control register, MIIMCON[0000_0000_0000_0000_0001_0011_0100_0000] This enables the TBI to restart Auto-Negotiations using the configuration set in the AN Advertisement register.
Check to see if MII Mgmt write is complete. Read MII Mgmt Indicator register and check for Busy = 0, MIIMIND ---> [0000_0000_0000_0000_0000_0000_0000_0000] This indicates that the write cycle was completed.
Check to see if PHY has completed Auto-Negotiation. Set up the MII Mgmt for a read cycle to PHY MII Mgmt register (write the PHY address and Register address), MIIMADD[0000_0000_0000_0000_0001_0000_0000_0001] The PHY Status control register is at address 0x1 and in this case the PHY Address is 0x10.
Perform an MII Mgmt read cycle of Status Register. Clear MIIMCOM[Read Cycle] Set MIIMCOM[Read Cycle] (Uses the PHY address (2) and Register address (2) placed in MIIMADD register), When MIIMIND[BUSY] = 0, read the MIIMSTAT register and check bit 10 (AN Done) MII Mgmt AN Expansion ---> [0000_0000_0000_0000_0000_0000_0000_0110] Other information about the link is also returned. (Extend Status, No pre, Remote Fault, An Ability, Link status, extend Ability)
Perform an MII Mgmt read cycle of AN Expansion Register. Setup MIIMADD[0000_0000_0000_0000_0001_0000_0000_0110] Clear MIIMCOM[Read Cycle] Set MIIMCOM[Read Cycle] (Uses the PHY address (0x10) and Register address (6) placed in MIIMADD register), When MIIMIND[BUSY] = 0, read the MII Mgmt AN Expansion register and check bits 13 and 14 (NP Able and Page Rx'd) MII Mgmt AN Expansion ---> [0000_0000_0000_0000_0000_0000_0000_0110]
Perform an MII Mgmt read cycle of AN Link Partner Base Page Ability Register. (Optional) Setup MIIMADD[0000_0000_0000_0000_0001_0000_0000_0101] Clear MIIMCOM[Read Cycle] Set MIIMCOM[Read Cycle] (Uses the PHY address (0x10) and Register address (5) placed in MIIMADD register), When MIIMIND[BUSY] = 0, read the MII Mgmt AN Link Partner Base Page Ability register and check bits 9 and 10. (Half and Full Duplex) MII Mgmt AN Link Partner Base Page Ability ---> [0000_0000_0000_0000_0000_000x_1110_0000]
Clear IEVENT register, IEVENT[0000_0000_0000_0000_0000_0000_0000_0000]
Initialize IMASK (Optional) IMASK[0000_0000_0000_0000_0000_0000_0000_0000]
Initialize MACnADDR1/2 (Optional) MACnADDR1/2[0000_0000_0000_0000_0000_0000_0000_0000]
Initialize GADDR*n* (Optional) GADDR*n*[0000_0000_0000_0000_0000_0000_0000_0000]

Table 14-188. SGMII Mode Register Initialization Steps (continued)

Initialize RCTRL (Optional) RCTRL[0000_0000_0000_0000_0000_0000_0000_0000]
Initialize DMACTRL (Optional) DMACTRL[0000_0000_0000_0000_0000_0000_0000_0000]
Initialize (Empty) Transmit Descriptor ring and fill buffers with Data Initialize TBASE0–TBASE7, TBASE0–TBASE7[LLLL_LLLL_LLLL_LLLL_LLLL_LLLL_LLLL_L000]
Initialize (Empty) Receive Descriptor ring and fill with empty buffers Initialize RBASE0–RBASE7, RBASE0–RBASE7[LLLL_LLLL_LLLL_LLLL_LLLL_LLLL_LLLL_L000]
Enable Transmit Queues Initialize TQUEUE
Enable Receive Queues Initialize RQUEUE
Enable Rx and Tx, MACCFG1[0000_0000_0000_0000_0000_0000_0000_0101]

14.7.2 Multigroup Mode Initialization

To operate eTSEC in multigroup mode, the following configuration sequence must be performed before any code initializes a per-group register (IEVENTG*g*, IMASKG*g*, IEVENTM, IMASKM, TSTAT, RSTAT) and before Rx and Tx are enabled. In default single-group mode, only group 0 is active.

1. Set ISRG0 with a 1 in every RR*m* for every Rx ring to be associated with group 0.
2. Set ISRG0 with a 1 in every TR*m* for every Tx ring to be associated with group 0. Steps 1 and 2 may be done with a single write.
3. Set ISRG1 with a 1 in every RR*m* for every Rx ring to be associated with group 1.
4. Set ISRG1 with a 1 in every TR*m* for every Tx ring to be associated with group 1. Steps 3 and 4 may be done with a single write.

Chapter 15
PCI Express Interface Controller

The PCI Express interface is compatible with the *PCI Express™ Base Specification, Revision 1.0a* (available at http://www.pcisig.org). It is beyond the scope of this manual to document the intricacies of the PCI Express protocol. This chapter describes the PCI Express controller of this device and provides a basic description of the PCI Express protocol. The specific emphasis is directed at how the device implements the PCI Express specification. Designers of systems incorporating PCI Express devices should refer to the specification for a thorough description of PCI Express.

NOTE

Much of the available PCI Express literature refers to a 16-bit quantity as a WORD and a 32-bit quantity as a DWORD. Note that this is inconsistent with the terminology in the rest of this manual where the terms ‘word’ and ‘double word’ refer to a 32-bit and 64-bit quantity, respectively. Where necessary to avoid confusion, the precise number of bits or bytes is specified.

15.1 Introduction

The PCI Express controller provides the mechanism to communicate with PCI Express devices. Figure 15-1 is a high-level block diagram of the PCI Express controller.

15.1.1 Overview

The PCI Express controller connects the internal platform to a 2.5-GHz serial interface. The device offers one or two PCI Express interfaces with up to x4 link width. Notes are included to indicate variations for multiple instantiations.

As both an initiator and a target device, the PCI Express interface is capable of high-bandwidth data transfer and is designed to support next generation I/O devices. Upon coming out of reset, the PCI Express interface performs link width negotiation and exchanges flow control credits with its link partner. Once link autonegotiation is successful, the controller is in operation.

Internally, the design contains queues to keep track of inbound and outbound transactions. There is control logic that handles buffer management, bus protocol, transaction spawning and tag generation. In addition, there are memory blocks used to store inbound and outbound data.

The PCI Express controller can be configured to operate as either a PCI Express root complex (RC) or an endpoint (EP) device. An RC device connects the host CPU/memory subsystem to I/O devices while an EP device typically denotes a peripheral or I/O device. In RC mode, a PCI Express type 1 configuration header is used; in EP mode, a PCI Express type 0 configuration header is used.

Figure 15-1. PCI Express Controller Block Diagram

As an initiator, the PCI Express controller supports memory read and write operations with a maximum transaction size of 256 bytes. In addition, configuration and I/O transactions are supported if the PCI Express controller is in RC mode. As a target interface, the PCI Express controller accepts read and write operations to local memory space. When configured as an EP device, the PCI Express controller accepts configuration transactions to the internal PCI Express configuration registers. Message generation and acceptance are supported in both RC and EP modes. Locked transactions and inbound I/O transactions are not supported.

15.1.1.1 Outbound Transactions

Outbound internal platform transactions to PCI Express are first mapped to a translation window to determine what PCI Express transactions are to be issued. A transaction from the internal platform can become a PCI Express Memory, I/O, Message, or Configuration transaction depending on the window attributes.

A transaction may be broken up into smaller sized transactions depending on the original request size, transaction type, and either the PCI Express device control register [MAX_PAYLOAD_SIZE] field for write requests or the PCI Express device control register [MAX_READ_SIZE] field for read requests. The

controller performs PCI Express ordering rule checking to determine which transaction is to be sent on the PCI Express link.

In general, transactions are serviced in the order that they are received from the internal platform (OCeaN). Only when there is a stalled condition does the controller apply PCI Express ordering rules to outstanding transactions. For posted write transactions, once all data has been received from the internal platform (OCeaN), the data is forwarded to the PCI Express link and the transaction is considered as done. For non-posted write transactions, the controller waits for the completion packets to return before considering the transaction finished. For non-posted read transactions, the controller waits for all completion packets to return and then forwards all data back to the internal platform before terminating the transaction.

Note that after reset or when recovering from a link down condition, external transactions should not be attempted until the link has successfully trained. Software can poll the LTSSM state status register (PEX_LTSSM_STAT) to check the status of link training before issuing external requests.

15.1.1.2 Inbound Transactions

Inbound PCI Express transactions to internal platform are first mapped to a translation window to determine what internal platform transactions are to be issued.

A transaction may be broken up into smaller sized transactions when sending to the internal platform depending on the original request size, byte enables and starting/ending addresses. The controller performs PCI Express ordering rule checking to determine what transaction is to be sent next to the internal platform (OCeaN).

In general, transactions are serviced in the order that they are received from the PCI Express link. Only when there is a stalled condition does the controller apply PCI Express ordering to outstanding transactions. For posted write transactions, once all data has been received from the PCI Express link, the data is forwarded to the internal platform and the transaction is considered as done. For non-posted read transactions, the controller forwards internal platform data back to the PCI Express link.

Note that the controller splits transactions at the crossing of every 256-byte-aligned boundary when sending data back to the PCI Express link.

15.1.2 Features

The following is a list of features supported by the PCI Express controller:

- Compatible with the *PCI Express™ Base Specification, Revision 1.0a*
- Supports root complex (RC) and endpoint (EP) configurations
- 32- and 64-bit address support
- x4, x2, or x1 link support
- Supports accesses to all PCI Express memory and I/O address spaces (requestor only)
- Supports posting of processor-to-PCI Express and PCI Express-to-memory writes
- Supports strong and relaxed transaction ordering rules
- PCI Express configuration registers (type 0 in EP mode, type 1 in RC mode)
- Baseline and advanced error reporting support

- One virtual channel (VC0)
- 256-byte maximum payload size (MAX_PAYLOAD_SIZE)
- Supports three inbound general-purpose translation windows and one configuration window
- Supports four outbound translation windows and one default window
- Supports eight non-posted and four posted PCI Express inbound transactions
- Supports up to six internal platform reads and eight internal platform writes for outbound transactions. (The maximum number of outstanding transactions at any given time is eight.)
- Credit-based flow control management
- Supports PCI Express messages and interrupts
- Accepts up to 256-byte transactions from the internal platform (OCeaN)

15.1.3 Modes of Operation

Several parameters that affect the PCI Express controller modes of operation are determined at power-on reset (POR) by reset configuration signals as described in .”

Table 15-1. POR Parameters for PCI Express Controller

Parameter	Description	Section/Page
Host/Agent Configuration cfg_host_agt[0:2]	Selects between root complex (RC) and endpoint (EP) modes	4.4.3.5/4-15
I/O Port Selection cfg_io_ports[0:2]	Selects the width of the PCI Express link	4.4.3.6/4-16

15.1.3.1 Root Complex/Endpoint Modes

The PCI Express controller can function as either a root complex (RC) or an endpoint (EP) on the PCI Express link. The host/agent configuration input signals cfg_host_agt[0:2] multiplexed on $\overline{\text{LWE}}$[1]/LA[18:19] determine the RC/EP mode.

15.1.3.2 Link Width

The I/O port selection configuration input signals cfg_IO_ports[0:3] multiplexed on TSEC1_TXD[3:1]and CFG_IO_PORTS3 determine the initial link width. (See Section 4.4.3.6, “I/O Port Selection.”)

See Section 4.4.5.2.1, “Minimum Frequency Requirements,” for proper selection of CCB clock frequency with regard to PCI Express link width selection.

15.2 External Signal Descriptions

PCI Express defines the connection between two devices as a link, which can be composed of a single or multiple lanes. Each lane consists of a differential pair for transmitting (TX*n* and $\overline{\text{TX}}$*n*) and a differential pair for receiving (RX*n* and $\overline{\text{RX}}$*n*) with an embedded data clock.

Although the generic PCI Express controller described here accommodates up to a single ×4 link, there are two PCI Express controllers instantiated on this device. For specific pin muxing details, refer to Section 4.4.3.6, "I/O Port Selection."

Table 15-2 contains detailed descriptions of the external PCI Express interface signals.

Table 15-2. PCI Express Interface Signals—Detailed Signal Descriptions

Signal	I/O	Description	
SD_RX[3:0]	I	Receive data. The receive data signals carry PCI Express packet information.The mapping of SerDes lane and PCI Express controller depends on the POR configuration as described in Section 4.4.3.6, "I/O Port Selection." Note that lane reversal may affect the logical lane assignment. Refer to Section 15.4.1.3, "Lane Reversal," for more information.	
		State Meaning	Asserted/Negated—PCI Express interface.
		Timing	Assertion/Negation—As described in the *PCI Express Base Specification, Revision 1.0a*.
$\overline{\text{SD_RX}}$[3:0]	I	Receive data, inverted. $\overline{\text{SD_RX}}$[3:0] are the inverted forms of the receive data signals SD_RX[3:0].	
		State Meaning	Asserted/Negated—Represents the inverse of data being received from the PCI Express interface.
		Timing	Assertion/Negation—As described in the *PCI Express Base Specification, Revision 1.0a*.
SD_TX[3:0]	O	Transmit data. The transmit data signals carry PCI Express packet information. The mapping of SerDes lane and PCI Express controller depends on the POR configuration as described in Section 4.4.3.6, "I/O Port Selection." Note that lane reversal may affect the logical lane assignment. Refer to Section 15.4.1.3, "Lane Reversal," for more information.	
		State Meaning	Asserted/Negated—Represents data being transmitted to the PCI Express interface.
		Timing	Assertion/Negation—As described in the *PCI Express Base Specification, Revision 1.0a*.
$\overline{\text{SD_TX}}$[3:0]	O	Transmit data, inverted. are the inverted form of the transmit data signals .	
		State Meaning	Asserted/Negated—Represents the inverse of data being transmitted to the PCI Express interface.
		Timing	Assertion/Negation—As described in the *PCI Express Base Specification, Revision 1.0a*.

15.3 Memory Map/Register Definitions

The PCI Express interface supports the following register types:

- Memory-mapped registers—these registers control PCI Express address translation, PCI error management, and PCI Express configuration register access. These registers are described in Section 15.3.1, "PCI Express Memory Mapped Registers," and its subsections.
- PCI Express configuration registers contained within the PCI Express configuration space—these registers are specified by the PCI Express specification for every PCI Express device. These registers are described in Section 15.4.1.8, "PCI Express Configuration Space Access," and its subsections.

15.3.1 PCI Express Memory Mapped Registers

The PCI Express memory mapped registers are accessed by reading and writing to an address comprised of the base address (specified in the CCSRBAR on the local side or the PEXCSRBAR on the PCI Express side) plus the block base address, plus the offset of the specific register to be accessed. Note that all memory-mapped registers (except the PCI Express configuration data register, PEX_CONFIG_DATA) must only be accessed as 32-bit quantities.

Also note that although the table explicitly lists only the registers for the PCI Express controller 1, the register map for PCI Express controller 2 is the same except for the block base address. Memory-mapped registers for PCI Express controller 1 begin at block base address 0x0_A000 and controller 2 registers begin at 0x0_9000.

Table 15-3 lists the memory-mapped registers. In this table and in the register figures and field descriptions, the following access definitions apply:

- Reserved fields are always ignored for the purposes of determining access type.
- R/W, R, and W (read/write, read only, and write only) indicate that all the non-reserved fields in a register have the same access type.
- w1c indicates that all of the non-reserved fields in a register are cleared by writing ones to them.
- Mixed indicates a combination of access types.
- Special is used when no other category applies. In this case the register figure and field description table should be read carefully.

Table 15-3. PCI Express Memory-Mapped Register Map

PCI Express Controller 1 —Block Base Address 0x0_A000 PCI Express Controller 2—Block Base Address 0x0_9000				
Offset	**Register**	**Access**	**Reset**	**Section/Page**
PCI Express Controller 1 Memory-Mapped Registers				
PCI Express Configuration Access Registers				
0x000	PEX_CONFIG_ADDR—PCI Express configuration address register	R/W	All zeros	15.3.1.1/15-10
0x004	PEX_CONFIG_DATA—PCI Express configuration data register	R/W	All zeros	15.3.1.2/15-11
0x008	Reserved	—	—	—
0x00C	PEX_OTB_CPL_TOR—PCI Express outbound completion timeout register	R/W	0x0010_FFFF	15.3.1.3/15-11
0x010	PEX_CONF_RTY_TOR—PCI Express configuration retry timeout register	R/W	0x0400_FFFF	15.3.1.4/15-12
0x014	PEX_CONFIG—PCI Express configuration register	R/W	All zeros	15.3.1.5/15-12
0x018–0x01C	Reserved	—	—	—
PCI Express Power Management Event and Message Registers				
0x020	PEX_PME_MES_DR—PCI Express PME & message detect register	w1c	All zeros	15.3.1.6/15-13
0x024	PEX_PME_MES_DISR—PCI Express PME & message disable register	R/W	All zeros	15.3.1.7/15-15

Table 15-3. PCI Express Memory-Mapped Register Map (continued)

PCI Express Controller 1 —Block Base Address 0x0_A000 PCI Express Controller 2—Block Base Address 0x0_9000				
Offset	**Register**	**Access**	**Reset**	**Section/Page**
0x028	PEX_PME_MES_IER—PCI Express PME & message interrupt enable register	R/W	All zeros	15.3.1.8/15-16
0x02C	PEX_PMCR—PCI Express power management command register	R/W	All zeros	15.3.1.9/15-18
0x030–0xBF4	Reserved	—	—	—
PCI Express IP Block Revision Registers				
0xBF8	IP block revision register 1 (PEX_IP_BLK_REV1)	R	0x0208_0100	15.3.1.10/15-18
0xBFC	IP block revision register 2 (PEX_IP_BLK_REV2)	R	All zeros	15.3.1.11/15-19
PCI Express ATMU Registers				
Outbound Window 0 (Default)				
0xC00	PEXOTAR0—PCI Express outbound translation address register 0 (default)	R/W	All zeros	15.3.1.12.1/15-20
0xC04	PEXOTEAR0—PCI Express outbound translation extended address register 0 (default)	R/W	All zeros	15.3.1.12.2/15-20
0xC08–0xC0C	Reserved	—	—	—
0xC10	PEXOWAR0—PCI Express outbound window attributes register 0 (default)	Mixed	0x8004_4023	15.3.1.12.4/15-21
0xC14–0xC1C	Reserved	—	—	—
Outbound Window 1				
0xC20	PEXOTAR1—PCI Express outbound translation address register 1	R/W	All zeros	15.3.1.12.1/15-20
0xC24	PEXOTEAR1—PCI Express outbound translation extended address register 1	R/W	All zeros	15.3.1.12.2/15-20
0xC28	PEXOWBAR1—PCI Express outbound window base address register 1	R/W	All zeros	15.3.1.12.3/15-21
0xC2C	Reserved	—	—	—
0xC30	PEXOWAR1—PCI Express outbound window attributes register 1	R/W	0x0004_4023	15.3.1.12.4/15-21
0xC34–0xC3C	Reserved	—	—	—
Outbound Window 2				
0xC40	PEXOTAR2—PCI Express outbound translation address register 2	R/W	All zeros	15.3.1.12.1/15-20
0xC44	PEXOTEAR2—PCI Express outbound translation extended address register 2	R/W	All zeros	15.3.1.12.2/15-20
0xC48	PEXOWBAR2—PCI Express outbound window base address register 2	R/W	All zeros	15.3.1.12.3/15-21
0xC4C	Reserved	—	—	—

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Table 15-3. PCI Express Memory-Mapped Register Map (continued)

PCI Express Controller 1 —Block Base Address 0x0_A000 PCI Express Controller 2—Block Base Address 0x0_9000				
Offset	**Register**	**Access**	**Reset**	**Section/Page**
0xC50	PEXOWAR2—PCI Express outbound window attributes register 2	R/W	0x0004_4023	15.3.1.12.4/15-21
0xC54–0xC5C	Reserved	—	—	—
Outbound Window 3				
0xC60	PEXOTAR3—PCI Express outbound translation address register 3	R/W	All zeros	15.3.1.12.1/15-20
0xC64	PEXOTEAR3—PCI Express outbound translation extended address register 3	R/W	All zeros	15.3.1.12.2/15-20
0xC68	PEXOWBAR3—PCI Express outbound window base address register 3	R/W	All zeros	15.3.1.12.3/15-21
0xC6C	Reserved	—	—	—
0xC70	PEXOWAR3—PCI Express outbound window attributes register 3	R/W	All zeros	15.3.1.12.4/15-21
0xC74–0xC7C	Reserved	—	—	—
Outbound Window 4				
0xC80	PEXOTAR4—PCI Express outbound translation address register 4	R/W	All zeros	15.3.1.12.1/15-20
0xC84	PEXOTEAR4—PCI Express outbound translation extended address register 4	R/W	All zeros	15.3.1.12.2/15-20
0xC88	PEXOWBAR4—PCI Express outbound window base address register 4	R/W	All zeros	15.3.1.12.3/15-21
0xC8C	Reserved	—	—	—
0xC90	PEXOWAR4—PCI Express outbound window attributes register 4	R/W	0x0004_4023	15.3.1.12.4/15-21
0xC94–0xD9C	Reserved	—	—	—
Inbound Window 3				
0xDA0	PEXITAR3—PCI Express inbound translation address register 3	R/W	All zeros	15.3.1.13.3/15-25
0xDA4	Reserved	—	—	—
0xDA8	PEXIWBAR3—PCI Express inbound window base address register 3	R/W	All zeros	15.3.1.13.4/15-26
0xDAC	PEXIWBEAR3—PCI Express inbound window base extended address register 3	R/W	All zeros	15.3.1.13.5/15-26
0xDB0	PEXIWAR3—PCI Express inbound window attributes register 3	R/W	0x20F4_4023	15.3.1.13.6/15-27
0xDB4–0xDBC	Reserved	—	—	—

Table 15-3. PCI Express Memory-Mapped Register Map (continued)

PCI Express Controller 1 —Block Base Address 0x0_A000 PCI Express Controller 2—Block Base Address 0x0_9000				
Offset	**Register**	**Access**	**Reset**	**Section/Page**
Inbound Window 2				
0xDC0	PEXITAR2—PCI Express inbound translation address register 2	R/W	All zeros	15.3.1.13.3/15-25
0xDC4	Reserved	—	—	—
0xDC8	PEXIWBAR2—PCI Express inbound window base address register 2	R/W	All zeros	15.3.1.13.4/15-26
0xDCC	PEXIWBEAR2—PCI Express inbound window base extended address register 2	R/W	All zeros	15.3.1.13.5/15-26
0xDD0	PEXIWAR2—PCI Express inbound window attributes register 2	R/W	0x20F4_4023	15.3.1.13.6/15-27
0xDD4–0xDDC	Reserved	—	—	—
Inbound Window 1				
0xDE0	PEXITAR1—PCI Express inbound translation address register 1	R/W	All zeros	15.3.1.13.3/15-25
0xDE4	Reserved	—	—	—
0xDE8	PEXIWBAR1—PCI Express inbound window base address register 1	R/W	All zeros	15.3.1.13.4/15-26
0xDEC	Reserved	—	—	—
0xDF0	PEXIWAR1—PCI Express inbound window attributes register 1	R/W	0x20F4_4023	15.3.1.13.6/15-27
0xDF4–0xDFC	Reserved	—	—	—
PCI Express Error Management Registers				
0xE00	PEX_ERR_DR—PCI Express error detect register	w1c	All zeros	15.3.1.14/15-29
0xE04	Reserved	—	—	—
0xE08	PEX_ERR_EN—PCI Express error interrupt enable register	R/W	All zeros	15.3.1.15/15-31
0xE0C	Reserved	—	—	—
0xE10	PEX_ERR_DISR—PCI Express error disable register	R/W	All zeros	15.3.1.16/15-33
0xE14–0xE1C	Reserved	—	—	—
0xE20	PEX_ERR_CAP_STAT—PCI Express error capture status register	Mixed	All zeros	15.3.1.17/15-34
0xE24	Reserved	—	—	—
0xE28	PEX_ERR_CAP_R0—PCI Express error capture register 0	R/W	All zeros	15.3.1.18/15-35
0xE2C	PEX_ERR_CAP_R1—PCI Express error capture register 1	R/W	All zeros	15.3.1.19/15-37
0xE30	PEX_ERR_CAP_R2—PCI Express error capture register 2	R/W	All zeros	15.3.1.20/15-39
0xE34	PEX_ERR_CAP_R3—PCI Express error capture register 3	R/W	All zeros	15.3.1.21/15-41

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Table 15-3. PCI Express Memory-Mapped Register Map (continued)

PCI Express Controller 1 —Block Base Address 0x0_A000 PCI Express Controller 2—Block Base Address 0x0_9000				
Offset	**Register**	**Access**	**Reset**	**Section/Page**
0xE38– 0xFFC	Reserved	—	—	—
PCI Express Controller 2 Memory-Mapped Registers Block Base Address 0x0_9000				
0x000– 0xFFC	PCI Express Controller 2 registers **Note:** All registers defined for PCI Express Controller 1 are also defined for PCI Express Controller 2; the offsets of PCI Express Controller 2 registers are the same except they have a different block base address.			

15.3.1.1 PCI Express Configuration Address Register (PEX_CONFIG_ADDR)

The PCI Express configuration address register contains address information for accesses to PCI Express internal and external configuration registers.

Offset 0x000 Access: Read/Write

	0	1 3	4 7	8 15	16 20	21 23	24 29	30 31
R W	EN	—	EXTREGN	BUSN	DEVN	FUNCN	REGN	—
Reset	All zeros							

Figure 15-2. PCI Express Configuration Address Register (PEX_CONFIG_ADDR)

Table 15-4. PEX_CONFIG_ADDR Field Descriptions

Bits	Name	Description
0	EN	Enable. This bit allows a PCI Express configuration access when PEX_CONFIG_DATA is accessed. If this bit is cleared, writing to PEX_CONFIG_DATA has no effect and reading PEX_CONFIG_DATA returns unknown data.
1–3	—	Reserved
4–7	EXTREGN	Extended register number. This field allows access to extended PCI Express configuration space (that is, the registers in the offset range from 0x100 to 0xFFF).
8–15	BUSN	Bus number. PCI bus number to access
16–20	DEVN	Device number. Device number to access on specified bus
21–23	FUNCN	Function number. Function to access within specified device
24–29	REGN	Register number. 32-bit register to access within specified device
30–31	—	Reserved

Both root complex (RC) and endpoint (EP) configuration headers contain 4096 bytes of address space. To access a register within the header, both the extended register number and the register number fields are concatenated to form the 4-byte aligned address of the register. That is, the register address is extended to register number 0b00.

15.3.1.2 PCI Express Configuration Data Register (PEX_CONFIG_DATA)

The PCI Express configuration data register is a 32-bit port for internal and external configuration access. Note that accesses of 1, 2, or 4 bytes to the PCI Express configuration data register are allowed. Also note that accesses to the little-endian PCI Express configuration space must be properly formatted. See Section 15.4.1.2.1, "Byte Order for Configuration Transactions," for more information.

Offset 0x004 Access: Read/Write

	0–31
R/W	Data
Reset	All zeros

Figure 15-3. PCI Express Configuration Data Register (PEX_CONFIG_DATA)

Table 15-5. PEX_CONFIG_DATA Field Descriptions

Bits	Name	Description
0–31	Data	A read or write to this register starts a PCI Express configuration cycle if the PEX_CONFIG_ADDR enable bit is set (PEX_CONFIG_ADDR[EN] = 1).

15.3.1.3 PCI Express Outbound Completion Timeout Register (PEX_OTB_CPL_TOR)

The PCI Express outbound completion timeout register contains the maximum wait time for a response to come back as a result of an outbound non-posted request before a timeout condition occurs.

Offset 0x00C Access: Read/Write

	0	1–7	8–31
R/W	TD	—	TC
Reset	0	0 0 0 0 0 0 0	0 0 0 1 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1

Figure 15-4. PCI Express Outbound Completion Timeout Register (PEX_OTB_CPL_TOR)

Table 15-6. PEX_OTB_CPL_TOR Field Descriptions

Bits	Name	Description
0	TD	Timeout disable. This bit controls the enabling/disabling of the timeout function. 0 Enable completion timeout 1 Disable completion timeout
1–7	—	Reserved
8–31	TC	Timeout counter. This is the value that is used to load the response counter of the completion timeout. One TC unit is 8× the PCI Express controller clock period; that is, one TC unit is 20 ns at 400 MHz, and 30 ns at 266.66 MHz. The following are examples of timeout periods based on different TC settings: 0x00_0000 Reserved 0x10_FFFF 22.28 ms at 400 MHz controller clock; 33.34 ms at 266.66 MHz controller clock 0xFF_FFFF 335.54 ms at 400 MHz controller clock; 503.31 ms at 266.66 MHz controller clock

15.3.1.4 PCI Express Configuration Retry Timeout Register (PEX_CONF_RTY_TOR)

The PCI Express configuration retry timeout register contains the maximum time period during which retries of configuration transactions which resulted in a CRS response occur.

Offset 0x010 Access: Read/Write

	0	1–3	4–31
R/W	RD	—	TC
Reset	0	0 0 0	0 1 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1

Figure 15-5. PCI Express Configuration Retry Timeout Register (PEX_CONF_RTY_TOR)

Table 15-7. PEX_CONF_RTY_TOR Field Descriptions

Bits	Name	Description
0	RD	Retry disable. This bit disables the retry of a configuration transaction that receives a CRS status response packet. 0 Enable retry of a configuration transaction in response to receiving a CRS status response until the timeout counter (defined by the PEX_CONF_RTY_TOR[TC] field) has expired. 1 Disable retry of a configuration transaction regardless of receiving a CRS status response.
1–3	—	Reserved
4–31	TC	Timeout counter. This is the value that is used to load the CRS response counter. One TC unit is 8× the PCI Express controller clock period; that is, one TC unit is 20 ns at 400 MHz and 30 ns at 266.66 MHz. Timeout period based on different TC settings: 0x000_0000Reserved 0x400_FFFF1.34 s at 400 MHz controller clock, 2.02 s at 266.66 MHz controller clock 0xFFF_FFFF5.37 s at 400 MHz controller clock, 8.05 s at 266.66 MHz controller clock

15.3.1.5 PCI Express Configuration Register (PEX_CONFIG)

The PCI Express configuration register contains various control switches for the controller.

Offset 0x014 Access: Read/Write

	0–26	27	28 29	30	31
R/W	—	SAC	—	SP	SCC
Reset	All zeros				

Figure 15-6. PCI Express Configuration Register (PEX_CONFIG)

Table 15-8. PEX_CONFIG Field Descriptions

Bits	Name	Description
0–26	—	Reserved
27	SAC	Sense ASPM Control. This bit controls the default value of ASPM of PEX Link Control Register's bit 0. See Section 15.3.2.4.11, "PCI Express Link Control Register—0x5C," for more information. **Note:** This device does not support PCI Express ASPM feature.
28–29	—	Reserved
30	SP	Slot Present. This bit controls the default value of the PCI Express capabilities register [slot] bit. See Section 15.3.2.4.6, "PCI Express Capabilities Register—0x4E," for more information.
31	SCC	Slot Clock Configuration. This bit controls the default value of the PCI Express link status register [SCC] bit. See Section 15.3.2.4.12, "PCI Express Link Status Register—0x5E," for more information.

15.3.1.6 PCI Express PME and Message Detect Register (PEX_PME_MES_DR)

The PCI Express PME and message detect register logs inbound messages and PME events that are detected by the PCI Express controller. This register is a write-1-to-clear type register.

Offset 0x020 Access: w1c

	0–15
R	—
W	
Reset	All zeros

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	PTO	—	ENL23	EXL23	—	HRD	LDD	—		AION	AIB	AIOF	PION	PIB	PIOF	ABP
W	w1c		w1c	w1c		w1c	w1c			w1c	w1c	w1c	w1c	w1c	w1c	w1c
Reset	All zeros															

Figure 15-7. PCI Express PME and Message Detect Register (PEX_PME_MES_DR)

Table 15-9. PEX_PME_MES_DR Field Descriptions

Bits	Name	Description
0–15	—	Reserved
16	PTO	PME turn off. This bit indicates the detection of a PME_Turn_Off message. This bit is only valid in EP mode. 1 A PME_Turn_Off_message is detected 0 No PME_Turn_Off message detected
17	—	Reserved. Note that during normal operation, this bit may be set (falsely). The bit may be ignored and cleared (w1c) without consequence.
18	ENL23	Entered L2/L3 ready state. This bit indicates that the PCI Express controller has entered L2/L3 state. This is only valid in RC mode. 1 L2/L3 ready state has been entered 0 L2/L3 ready state has not been entered
19	EXL23	Exit L2/L3 ready state. This bit indicates that the PCI Express controller has exited the L2/L3 state. This is only valid in RC mode. 1 Exit L2/L3 state has been detected 0 Exit L2/L3 state not detected

Table 15-9. PEX_PME_MES_DR Field Descriptions (continued)

Bits	Name	Description
20	—	Reserved. Note that during normal operation, this bit may be set (falsely). The bit may be ignored and cleared (w1c) without consequence.
21	HRD	Hot reset detected. This bit indicates that the PCI Express controller has detected a hot reset condition on the link. The controller is reset and cleans up all outstanding transactions. Link retraining takes place once hot reset state is exited. This is valid only in EP mode. 1 Hot reset request has been detected 0 Hot reset request not detected
22	LDD	Link down detected. This bit indicates that a link down condition has been detected. The controller is reset and then cleans up all outstanding transactions. Link retraining takes place once the controller has cleaned itself up. Note that for EP, this bit and HRD are typically set when a hot reset event is detected. 1 Link down has been detected 0 Link down not detected
23–24	—	Reserved
25	AION	Attention indicator on. This bit indicates the detection of an Attention_Indicator_On message. This bit is only valid in EP mode. 1 Attention indicator on message is detected 0 No attention indicator on message detected
26	AIB	Attention indicator blink. This bit indicates the detection of an Attention_Indicator_Blink message. This bit is only valid in EP mode. 1 Attention indicator blink message is detected 0 No attention indicator blink message detected
27	AIOF	Attention indicator off. This bit indicates the detection of an Attention_Indicator_Off message. This bit is only valid in EP mode. 1 Attention indicator off message is detected 0 No attention indicator off message detected
28	PION	Power indicator on. This bit indicates the detection of a Power_Indicator_On message. This bit is only valid in EP mode. 1 Power indicator on message is detected 0 No power indicator on message detected
29	PIB	Power indicator blink. This bit indicates the detection of an Power_Indicator_Blink message. This bit is only valid in EP mode. 1 Power indicator blink message is detected 0 No power indicator blink message detected
30	PIOF	Power indicator off. This bit indicates the detection of an Power_Indicator_Off message. This bit is only valid in EP mode. 1 Power indicator off message is detected 0 No power indicator off message detected
31	ABP	Attention button pressed. This bit indicates the detection of an Attention_Button_Pressed message. This bit is only valid in RC mode. 1 Attention button press message is detected 0 No attention button press message detected

15.3.1.7 PCI Express PME and Message Disable Register (PEX_PME_MES_DISR)

The PCI Express PME and message disable register when set, prevents the detection of the corresponding bits in the PCI Express PME and message detect register.

Offset 0x024 Access: Read/Write

	0–15
R/W	—
Reset	All zeros

	16	17	18	19	20	21	22	23–24	25	26	27	28	29	30	31
R/W	PTOD	—	ENL23D	EXL23D	—	HRDD	LDDD	—	AIOND	AIBD	AIOFD	PIOND	PIBD	PIOFD	ABPD
Reset	All zeros														

Figure 15-8. PCI Express PME and Message Disable Register (PEX_PME_MES_DISR)

Table 15-10. PEX_PME_MES_DISR Field Descriptions

Bits	Name	Description
0–15	—	Reserved
16	PTOD	PME turn off disable. When set, this bit disables the setting of PEX_PME_MES_DR[PTO] bit. 1 Disable PME_Turn_Off_message detection 0 Enable PME_Turn_Off message detection
17	—	Reserved
18	ENL23D	Entered_L2/L3 ready disable. When set, this bit disables the setting of PEX_PME_MES_DR[ENL23] bit. 1 Disable Entered_L2/L3 ready state detection 0 Enable Entered_L2/L3 ready state detection
19	EXL23D	Exited_L2/L3 ready disable. When set, this bit disables the setting of PEX_PME_MES_DR[EXL23] bit. 1 Disable Exited_L2/L3 ready state detection 0 Enable Exited_L2/L3 ready state detection
20	—	Reserved
21	HRDD	Hot reset detected disable. When set, this bit disables the setting of PEX_PME_MES_DR[HRD] bit. 1 Disable hot reset state detection 0 Enable hot reset state detection
22	LDDD	Link down detected disable. When set, this bit disables the setting of PEX_PME_MES_DR[LDD] bit. 1 Disable link down state detection 0 Enable link down state detection
23–24	—	Reserved
25	AIOND	Attention indicator on disable. When set, this bit disables the setting of PEX_PME_MES_DR[AION] bit. 1 Disable attention indicator on message detection 0 Enable attention indicator on message detection
26	AIBD	Attention indicator blink disable. When set, this bit disables the setting of PEX_PME_MES_DR[AIB] bit. 1 Disable attention indicator blink message detection 0 Enable attention indicator blink message detection
27	AIOFD	Attention indicator off disable. When set, this bit disables the setting of PEX_PME_MES_DR[AIOF] bit. 1 Disable attention indicator off message detection 0 Enable attention indicator off message detection

Table 15-10. PEX_PME_MES_DISR Field Descriptions (continued)

Bits	Name	Description
28	PIOND	Power indicator on disable. When set, this bit disables the setting of PEX_PME_MES_DR[PION] bit. 1 Disable power indicator on message detection 0 Enable power indicator on message detection
29	PIBD	Power indicator blink disable. When set, this bit disables the setting of PEX_PME_MES_DR[PIB] bit. 1 Disable power indicator blink message detection 0 Enable power indicator blink message detection
30	PIOFD	Power indicator off disable. When set, this bit disables the setting of PEX_PME_MES_DR[PIOF] bit. 1 Disable power indicator off message detection 0 Enable power indicator off message detection
31	ABPD	Attention button pressed disable. When set, this bit disables the setting of PEX_PME_MES_DR[ABP] bit. 1 Disable attention button press message detection 0 Enable attention button press message detection

15.3.1.8 PCI Express PME and Message Interrupt Enable Register (PEX_PME_MES_IER)

The PCI Express PME and message interrupt enable register allows for the detection of a message or a PME event to generate an interrupt, provided that the corresponding bit in the PCI Express PME and message detect register is set.

Offset 0x028 Access: Read/Write

	0–15
R/W	—
Reset	All zeros

	16	17	18	19	20	21	22	23–24	25	26	27	28	29	30	31
R/W	PTO IE	—	ENL23 IE	EXL23 IE	—	HRD IE	LDD IE	—	AION IE	AIB IE	AIOF IE	PION IE	PIB IE	PIOF IE	ABP IE
Reset	All zeros														

Figure 15-9. PCI Express PME and Message Interrupt Enable Register (PEX_PME_MES_IER)

Table 15-11. PEX_PME_MES_IER Field Descriptions

Bits	Name	Description
0–15	—	Reserved
16	PTOIE	PME turn off interrupt enable. When set and PEX_PME_MES_DR[PTO]=1 generates an interrupt. 1 Enable PME_Turn_Off_message interrupt generation 0 Disable PME_Turn_Off message interrupt generation
17	—	Reserved
18	ENL23IE	Entered L2/L3 ready interrupt enable. When set and PEX_PME_MES_DR[ENL23]=1 generates an interrupt. 1 Enable Entered_L2/L3 ready state interrupt generation 0 Disable Entered_L2/L3 ready state interrupt generation

Table 15-11. PEX_PME_MES_IER Field Descriptions (continued)

Bits	Name	Description
19	EXL23IE	Exited L2/L3 ready interrupt enable. When set and PEX_PME_MES_DR[EXL23]=1 generates an interrupt. 1 Enable Exited_L2/L3 ready state interrupt generation 0 Disable Exited_L2/L3 ready state interrupt generation
20	—	Reserved
21	HRDIE	Hot reset detected interrupt enable. When set and PEX_PME_MES_DR[HRD]=1 generates an interrupt. 1 Enable hot reset state interrupt generation 0 Disable hot reset state interrupt generation
22	LDDIE	Link down detected interrupt enable. When set and PEX_PME_MES_DR[LDD]=1 generates an interrupt. 1 Enable link down state interrupt generation 0 Disable link down state interrupt generation
23–24	—	Reserved
25	AIONIE	Attention indicator on interrupt enable. When set and PEX_PME_MES_DR[AION]=1 generates an interrupt. 1 Enable attention indicator on message interrupt generation 0 Disable attention indicator on message interrupt generation
26	AIBIE	Attention indicator blink interrupt enable. When set and PEX_PME_MES_DR[AIB]=1 generates an interrupt. 1 Enable attention indicator blink message interrupt generation 0 Disable attention indicator blink message interrupt generation
27	AIOFIE	Attention indicator off interrupt enable. When set and PEX_PME_MES_DR[AIOF]=1 generates an interrupt. 1 Enable attention indicator off message interrupt generation 0 Disable attention indicator off message interrupt generation
28	PIONIE	Power indicator on interrupt enable. When set and PEX_PME_MES_DR[PION]=1 generates an interrupt. 1 Enable power indicator on message interrupt generation 0 Disable power indicator on message interrupt generation
29	PIBIE	Power indicator blink interrupt enable. When set and PEX_PME_MES_DR[PIB]=1 generates an interrupt. 1 Enable power indicator blink message interrupt generation 0 Disable power indicator blink message interrupt generation
30	PIOFIE	Power indicator off interrupt enable. When set and PEX_PME_MES_DR[PIOF]=1 generates an interrupt. 1 Enable power indicator off message interrupt generation 0 Disable power indicator off message interrupt generation
31	ABPIE	Attention button pressed interrupt enable. When set and PEX_PME_MES_DR[ABP]=1 generates an interrupt. 1 Enable attention button press message interrupt generation 0 Disable attention button press message interrupt generation

15.3.1.9 PCI Express Power Management Command Register (PEX_PMCR)

The PCI Express power management command register provides software a mechanism to allow the PCI Express controller to get back to L0 link state.

Offset 0x02C — Access: Read/Write

	0–28	29	30	31
R/W	—	SPMES	EXL2S	PTOMR
Reset	All zeros			

Figure 15-10. PCI Express Power Management Command Register (PEX_PMCR)

Table 15-12. PEX_PMCR Field Descriptions

Bits	Name	Description
0–28	—	Reserved
29	SPMES	Set PME status. This sets the PME status bit and if PME is enabled (see Section 15.3.2.4.3, "PCI Express Power Management Status and Control Register—0x48," for more information) it transmits a PM_PME message upstream. This bit should not be used when in RC mode. This bit is self-clearing.
30	EXL2S	Exit L2 state. When set exits the link state out of L2/L3 ready state in order to send new requests. The request is only made when entered_L2/L3 ready state is active. This bit is self-clearing. When the link has exited L2/L3 ready state, the status bit Exit_L2/L3 ready state is set. This bit should not be used when in EP mode.
31	PTOMR	PME_Turn_Off message request. When set broadcasts a PME turn_off message. This bit should not be used when in EP mode. This bit is self-clearing

15.3.1.10 PCI Express IP Block Revision Register 1 (PEX_IP_BLK_REV1)

Offset 0xBF8 — Access: Read only

	0–15	16–23	24–31
R	IP_ID	IP_MJ	IP_MN
W			
Reset	0 0 0 0 0 0 1 0 0 0 0 0 1 0 0 0	0 0 0 0 0 0 0 1	0 0 0 0 0 0 0 0

Figure 15-11. IP Block Revision Register 1

Table 15-13. PCI Express IP Block Revision Register 1 Field Descriptions

Bits	Name	Description
0–15	IP_ID	Block ID
16–23	IP_MJ	Block Major Revision
24–31	IP_MN	Block Minor Revision

15.3.1.11 PCI Express IP Block Revision Register 2 (PEX_IP_BLK_REV2)

Offset 0xBFC — Access: Read only

	0–7	8–15	16–23	24–31
R	—	IP_INT	—	IP_CFG
W				
Reset	All zeros			

Figure 15-12. IP Block Revision Register 2

Table 15-14. PCI Express IP Block Revision Register 2 Field Descriptions

Bits	Name	Description
0–7	—	Reserved
8–15	IP_INT	Block integration option
16–23	—	Reserved
24–31	IP_CFG	Block configuration option

15.3.1.12 PCI Express Outbound ATMU Registers

The outbound address translation windows must be aligned based on the granularity selected by the size fields. Outbound window misses use the default outbound register set (outbound ATMU window 0). Overlapping outbound windows (1–4) are not supported and will cause undefined behavior. Note that for RC mode, all outbound transactions post ATMU must hit either into the memory base/limit range or the prefetchable memory base/limit range defined in the PCI Express type 1 header. For EP mode, there is no such requirement.

Note that in RC mode, there is no checking on whether the translated address actually hits into the memory base/limit range. It will just pass it through as is.

Figure 15-13 shows the outbound transaction flow.

Figure 15-13. RC Outbound Transaction Flow

15.3.1.12.1 PCI Express Outbound Translation Address Registers (PEXOTAR*n*)

The PCI Express outbound translation address registers select the starting addresses in the system address space for window hits within the PCI Express outbound address translation windows. The new translated address is created by concatenating the transaction offset to this translation address.

Offset Window 0: 0xC00, Window 1: 0xC20 — Access: Read/Write
Window 2: 0xC40, Window 3: 0xC60, Window 4: 0xC80

	0–11	12–31
R/W	TEA	TA
Reset	All zeros	

Figure 15-14. PCI Express Outbound Translation Address Registers (PEXOTAR*n*)

Table 15-15. PEXOTAR*n* Field Descriptions

Bits	Name	Description
0–11	TEA	Translation extended address. System address which indicates the starting point of the outbound translated address. The translation address must be aligned based on the size field. Corresponds to PCI Express address bits [43:32] (bit 32 is the lsb).
12–31	TA	Translation address. System address which indicates the starting point of the outbound translated address. The translation address must be aligned based on the size field. This corresponds to PCI Express address bits [31:12].

15.3.1.12.2 PCI Express Outbound Translation Extended Address Registers (PEXOTEAR*n*)

The PCI Express outbound translation extended address registers contain the most-significant bits of a 64 bit translation address.

Offset Window 0: 0xC04, Window 1: 0xC24 — Access: Read/Write
Window 2: 0xC44, Window 3: 0xC64, Window 4: 0xC84

	0–11	12–31
R/W	—	TEA
Reset	All zeros	

Figure 15-15. PCI Express Outbound Translation Extended Address Registers (PEXOTEAR*n*)

Table 15-16. PCI Express Outbound Extended Address Translation Register *n* Field Descriptions

Bits	Name	Description
0–11	—	Reserved
12–31	TEA	Translation extended address. System address which indicates the starting point of the outbound translated address. The translation address must be aligned based on the size field. Corresponds to PCI Express address bits [63:44].

15.3.1.12.3 PCI Express Outbound Window Base Address Registers (PEXOWBAR*n*)

The PCI Express outbound window base address registers select the base address for the windows which are translated to the external address space. Addresses for outbound transactions are compared to these windows. If such a transaction does not fall within one of these spaces the transaction is forwarded through a default register set.

Offset Window 1: 0xC28, Window 2: 0xC48 Window 3: 0xC68, Window 4: 0xC88 — Access: Read/Write

	0–7	8–11	12–31
R/W	—	WBEA	WBA
Reset	All zeros		

Figure 15-16. PCI Express Outbound Window Base Address Registers (PEXOWBAR*n*)

Table 15-17. PCI Express Outbound Window Base Address Register *n* Field Descriptions

Bits	Name	Description
0–7	—	Reserved
8–11	WBEA	Window base extended address. Source address which is the starting point for the outbound translation window. The window must be aligned based on the size selected in the window size bits. Correspond to internal platform address bits [0:3]. (where 0 is the msb of the internal platform address)
12–31	WBA	Window base address. Source address which is the starting point for the outbound translation window. The window must be aligned based on the size selected in the window size bits. This corresponds to internal platform address bits [4:23].

15.3.1.12.4 PCI Express Outbound Window Attributes Registers (PEXOWAR*n*)

The PCI Express outbound window attributes registers define the window sizes to translate and other attributes for the translations. 64 Gbytes is the largest window size allowed. Figure 15-17 shows the outbound window attributes register 0 (PEXOWAR0).

Offset 0xC10 — Access: Mixed

	0	1–2	3	4	5–7	8–10	11	12–15	16–19	20–25	26–31
R	EN	—	ROE	NS	—	TC	—	RTT	WTT	—	OWS
W											
Reset	1	0 0	0	0	0 0 0	0 0 0	0	0 1 0 0	0 1 0 0	0 0 0 0 0 0	1 0 0 0 1 1

Figure 15-17. PCI Express Outbound Window Attributes Register0 (PEXOWAR0)

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Offset Window 1: 0xC30 Access: Read/Write
Window 2: 0xC50
Window 4: 0xC90

	0	1	2	3	4	5	7	8	10	11	12	15	16	19	20	25	26	31
R/W	EN	—		ROE	NS	—		TC		—	RTT		WTT		—		OWS	
Reset	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	1	0	0

	20	21	22	23	24	25	26	27	28	29	30	31
R/W	—						OWS					
Reset	0	0	0	0	0	0	1	0	0	0	1	1

Figure 15-18. PCI Express Outbound Window Attributes Registers 1, 2, 4 (PEXOWAR*n*)

Offset Window 3: 0xC70 Access: Read/Write

	0	1	2	3	4	5	7	8	10	11	12	15	16	19	20	25	26	31
R/W	EN	—		ROE	NS	—		TC		—	RTT		WTT		—		OWS	
Reset	All zeros																	

Figure 15-19. PCI Express Outbound Window Attributes Register 3 (PEXOWAR3)

Table 15-18. PEXOWAR*n* Field Descriptions

Bits	Name	Description
0	EN	Enable. This bit enables this address translation window. For the default window, this bit is read-only and always hardwired to 1. 0 Disable outbound translation window 1 Enable outbound translation window
1–2	—	Reserved
3	ROE	Relaxed ordering enable. This bit when set and the PCI Express device control register described in Section 15.3.2.4.8, “PCI Express Device Control Register—0x54,” [RO] bit is set enables the Relaxed Ordering bit for the packet. This bit only applies to memory transactions. 0 Default ordering 1 Relaxed ordering
4	NS	No snoop enable. This bit when set and the PCI Express device control register described in Section 15.3.2.4.8, “PCI Express Device Control Register—0x54,” [NSE] bit is set enables the no snoop bit for the packet. This bit only applies to memory transactions. 0 Snoopable 1 No snoop
5–7	—	Reserved
8–10	TC	Traffic class. This field indicates the traffic class of the outbound packet. This field only applies to memory transaction. All other transaction types should set the TC field to 0. 000 TC0 001 TC1 010 TC2 011 TC3 100 TC4 101 TC5 110 TC6 111 TC7 **Note:** Traffic class settings are passed through to the PCI Express link, but no specific actions are taken in the device based on traffic class.
11	—	Reserved

Table 15-18. PEXOWAR*n* Field Descriptions (continued)

Bits	Name	Description
12–15	RTT	Read transaction type. Read transaction type to run on the PCI Express link 0000 Reserved 0000 Reserved 0010 Configuration read. Supported only when in RC mode and size of less than or equal to 4 bytes and not crossing 4-byte address boundary. 0100 Memory read ... Reserved 1000 IO read. Supported only when in RC mode and size of less than or equal to 4 bytes and not crossing 4-byte address boundary. ... Reserved 1111 Reserved
16–19	WTT	Write transaction type. Write transaction type to run on the PCI Express link. 0000 Reserved 0001 Reserved 0010 Configuration write. Supported only when in RC mode and size of less than or equal to 4 bytes and not crossing 4-byte address boundary. Note that inbound write transactions on one PCI express port must not translate to outbound configuration write transactions on another PCI Express port. 0100 Memory write 0101 Message write. Only support 4-byte size access on a 4-byte address boundary. ... Reserved 1000 IO Write. Supported only when in RC mode and size of less than or equal to 4 bytes and not crossing 4-byte address boundary. Note that inbound write transactions on one PCI express port must not translate to outbound I/O write transactions on another PCI Express port. ... Reserved 1111 Reserved
20–25	—	Reserved
26–31	OWS	Outbound window size. Outbound translation window size N which is the encoded $2^{(N+1)}$-byte window size. The smallest window size is 4 Kbytes. Note that for the default window (window 0), the outbound window size may be programmed less than the 64-Gbyte maximum. However, accesses that miss all other windows and hit outside the default window is aliased to the default window. 000000 Reserved ... 001011 4-Kbyte window size 001100 8-Kbyte window size ... 011111 4-Gbyte window size 100000 8-Gbyte window size 100001 16-Gbyte window size 100010 32-Gbyte window size 100011 64-Gbyte window size 100100 Reserved ... 111111 Reserved

15.3.1.13 PCI Express Inbound ATMU Registers

There are differences between RC and EP implementations of inbound ATMU registers as described in the following sections.

15.3.1.13.1 EP Inbound ATMU Implementation

All base address registers (BARs) reside in the PCI Express type 0 configuration header space which is accessible through the PEX_CONFIG_ADDR/PEX_CONFIG_DATA mechanism. Note that host software must program these BAR using configuration type 0 cycles. There are 4 inbound BARs.

- Default inbound window BAR0 at configuration address 0x10 (32-bit). Also known as PEXCSRBAR. This is a fixed 1-Mbyte window used for inbound memory transactions that access memory-mapped registers.
- Inbound window BAR1 at configuration address 0x14 (32-bit)
- Inbound window BAR2 at configuration address 0x18–0x1c (64-bit)
- Inbound window BAR3 at configuration address 0x20–0x24 (64-bit)

The PCI Express controller does not implement a shadow of the inbound BARs in the memory-mapped register set. However, when there is a hit to the BAR(s), the PCI Express controller uses the corresponding translation and attribute registers in the memory-mapped register set for the translation. If the transaction hits multiple BARs, then the lowest-numbered BAR is used.

15.3.1.13.2 RC Inbound ATMU Implementation

In RC mode, the PEXIWBAR[1–3] registers reside outside of the type 1 header; PEXIWBAR0 is the only inbound BAR that resides in the Type 1 header (at offset 0x10).

If the transaction hits any window, the translation is performed and then the transaction is sent to memory. If there is no hit to any one of the BARs, then an UR completion is returned for non-posted transactions. All posted transactions with no BAR hit are ignored.

Figure 15-20 shows the inbound transaction flow in RC mode.

Figure 15-20. RC Inbound Transaction Flow

15.3.1.13.3 PCI Express Inbound Translation Address Registers (PEXITAR*n*)

The PCI Express inbound translation address registers contain the translated internal platform address to be used. Note that PEXITAR0 does not exist in the memory-mapped space; it is a fixed translation to the internal configuration (CCSRBAR) space.

Offset Window 1: 0xDE0 — Access: Read/Write
Window 2: 0xDC0, Window 3: 0xDA0

	0–7	8–11	12–31
R/W	—	TEA	TA
Reset	All zeros		

Figure 15-21. PCI Express Inbound Translation Address Registers (PEXITAR*n*)

Table 15-19. PCI Express Inbound Translation Address Registers Field Descriptions

Bits	Name	Description
0–7	—	Reserved
8–11	TEA	Translation extended address. Target address which indicates the starting point of the inbound translated address. The translation address must be aligned based on the size field. Corresponds to internal platform address bits [0:3] where bit 0 is the msb of the internal platform address.
12–31	TA	Translation address. Target address which indicates the starting point of the inbound translated address. The translation address must be aligned based on the size field. This corresponds to internal platform address bits [4:23].

15.3.1.13.4 PCI Express Inbound Window Base Address Registers (PEXIWBAR*n*)

The PCI Express inbound window base address registers select the base address for the windows which are translated to an alternate target address space. In root complex (RC) mode, addresses for inbound transactions are compared to these windows. In RC mode, PEXIWBAR0 is located in the PCI Express type 1 configuration header space and PEXIWBAR[1–3] registers are implemented as described in this section. In endpoint (EP) mode, these registers are not implemented in the memory-mapped space. Reading these registers in EP mode returns all zeros and writing to these offsets has no consequences. All base address registers in EP are located in the PCI Express type 0 configuration header space. Note that PEXIWBAR1 only supports 32-bit PCI Express address space.

Offset Window 1: 0xDE8 Access: Read/Write
Window 2: 0xDC8, Window 3: 0xDA8

	0–11	12–31
R/W	WBEA (Windows 2 and 3 only)	WBA
Reset	All zeros	

Figure 15-22. PCI Express Inbound Window Base Address Registers (PEXIWBAR*n*)

Table 15-20. PCI Express Inbound Window Base Address Register Field Descriptions

Bits	Name	Description
0–11	WBEA	Window base extended address. This field corresponds to PCI Express address bits [43:32]. Note that the extended address is supported for windows 2 and 3 only; for PEXIWBAR1, these bits are reserved and must be 0.
12–31	WBA	Window base address. Source address which is the starting point for the inbound translation window. The window must be aligned based on the size selected in the window size bits. This corresponds to PCI Express address bits [31:12].

15.3.1.13.5 PCI Express Inbound Window Base Extended Address Registers (PEXIWBEAR*n*)

The PCI Express inbound window base extended address registers contain the most-significant bits of a 64 bit base address.

Offset Window 2: 0xDCC, Window 3: 0xDAC Access: Read/Write

	0–11	12–31
R/W	—	WBEA
Reset	All zeros	

Figure 15-23. PCI Express Inbound Window Base Extended Address Registers (PEXIWBEAR*n*)

Table 15-21. PCI Express Inbound Window Base Extended Address Register Field Descriptions

Bits	Name	Description
0–11	—	Reserved
12–31	WBEA	Window base extended address. This field corresponds to PCI Express address bits [63:44]

15.3.1.13.6 PCI Express Inbound Window Attributes Registers (PEXIWAR*n*)

The PCI Express inbound window attributes registers define the window sizes to translate and other attributes for the translations. 64 Gbytes is the largest window size allowed.

Offset Window 1: 0xDF0 Access: Read/Write
Window 2: 0xDD0, Window 3: 0xDB0

	0	1	2	3–7	8–11	12–15	16–19	20–25	26–31
R/W	EN	—	PF	—	TRGT	RTT	WTT	—	IWS
Reset	0	0	1	0 0 0 0	1 1 1 1	0 1 0 0	0 1 0 0	0 0 0 0 0 0	1 0 0 0 1 1

Figure 15-24. PCI Express Inbound Window Attributes Registers (PEXIWAR*n*)

Table 15-22. PCI Express Inbound Window Attributes Registers Field Descriptions

Bits	Name	Description
0	EN	Enable. This bit controls the enabling/disabling of the translation window. 0 Disable inbound window translation 1 Enable inbound window translation
1	—	Reserved
2	PF	Prefetchable. This bit indicates that the address space is prefetchable. This bit corresponds to the prefetchable bit in the BAR in the PCI Express type 0 header. This bit drives the BAR's prefetchable bit in EP mode. 0 Not prefetchable 1 Prefetchable
3–7	—	Reserved
8–11	TRGT	Target interface. If this field is set to anything other than local memory space, the attributes for the transaction must be assigned in a corresponding outbound window at the target. 0000 Reserved 0001 PCI Express 2—PCI Express controller 2 should not use this encoding 0010 PCI Express 1—PCI Express controller 1 should not use this encoding 0011–1110 Reserved 1111 Local memory space

Table 15-22. PCI Express Inbound Window Attributes Registers Field Descriptions (continued)

Bits	Name	Description
12–15	RTT	Read transaction type. Read transaction type to send to target interface. If the transaction is not going to local memory space 0000 Reserved ... 0100 Read 0101 Reserved 0110 Reserved 0111 Reserved 1000 Reserved ... 1111 Reserved If the transaction is going to local memory space 0000 Reserved ... 0100 Read, do not snoop local processor 0101 Read, snoop local processor 0110 Reserved 0111 Read, snoop local processor, unlock L2 cache line 1000 Reserved ... 1111 Reserved
16–19	WTT	Write transaction type. Write transaction type to send to target interface. If the transaction is not going to local memory space 0000 Reserved ... 0100 Write 0101 Reserved 0110 Reserved 0111 Reserved 1000 Reserved ... 1111 Reserved If the transaction is going to local memory space 0000 Reserved ... 0100 Write, do not snoop local processor 0101 Write, snoop local processor 0110 Write, snoop local processor, allocate L2 cache line 0111 Write, snoop local processor, allocate and lock L2 cache line 1000 Reserved ... 1111 Reserved

Table 15-22. PCI Express Inbound Window Attributes Registers Field Descriptions (continued)

Bits	Name	Description
20–25	—	Reserved
26–31	IWS	Inbound window size. Inbound translation window size N which is the encoded $2^{(N+1)}$-bytes window size. The smallest window size is 4 Kbytes. For EP mode, this field directly controls the size of the BARs. 000000 Reserved ... 001010 Reserved 001011 4-Kbyte window size 001100 8-Kbyte window size ... 011111 4-Gbyte window size 100000 8-Gbyte window size 100001 16-Gbyte window size 100010 32-Gbyte window size 100011 64-Gbyte window size 100100 Reserved ... 111111 Reserved

15.3.1.14 PCI Express Error Detect Register (PEX_ERR_DR)

The PCI Express error detect register contains error status bits that are detected by hardware.The detected error bits are write-1-to-clear type registers. Reading from these registers occurs normally; however, write operations can clear but not set bits. A bit is cleared whenever the register is written, and the data in the corresponding bit location is a 1. For example, to clear bit 6 and not affect any other bits in the register, the value 0b0200_0000 is written to the register. When an error is detected the appropriate error bit is set. Subsequent errors sets the appropriate error bits in the error detection registers, but only the first error for a particular unit have any relevant information captured. The interrupt enable bits are used to allow or block the error reporting to the interrupt mechanism while the disable bits are used to prevent or allow the setting of the status bits.

Offset 0xE00 Access: w1c

	0	1–7	8	9	10	11	12	13	14	15
R	ME	—	PCT	—	PCAC	PNM	CDNSC	CRSNC	ICCA	IACA
W	w1c		w1c		w1c	w1c	w1c	w1c	w1c	w1c
Reset	All zeros									

	16	17	18	19	20	21	22	23	24–31
R	CRST	MIS	IOIS	CIS	CIEP	IOIEP	OAC	IOIA	—
W	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	
Reset	All zeros								

Figure 15-25. PCI Express Error Detect Register (PEX_ERR_DR)

Table 15-23. PCI Express Error Detect Register Field Descriptions

Bits	Name	Description
0	ME	Multiple errors. Detecting multiple errors of the same type. An error is considered as multiple error when its detect bit is set and the same error is occurring again. Note that this bit does not track the ordering of when the error occurs. 1 Multiple errors were detected. 0 Multiple errors were not detected.
1–7	—	Reserved
8	PCT	PCI Express completion time-out. A completion time-out condition was detected for a non-posted, outbound PCI Express transaction. An error response is sent back to the requestor. Note that a completion timeout counter only starts when the non-posted request was able to send to the link partner. 1 A completion time-out on the PCI Express link was detected. Note that a completion timeout error is a fatal error. If a completion timeout error is detected, the system has become unstable. Hot reset is recommended to restore stability of the system. 0 No completion time-out on the PCI Express link detected.
9	—	Reserved
10	PCAC	PCI Express completer abort (CA) completion. A completion with CA status was received. 1 A completion with CA status was detected. 0 No completion with CA status detected.
11	PNM	PCI Express no map. An inbound transaction that is not mapped to any inbound windows was detected. In RC mode, a posted transaction will be dropped silently and this bit will be set. A nonposted transaction will return a completion without data (Cpl) packet with a UR completion status to the requester and this bit is set. For EP mode, a Cpl packet with a UR completion status is sent back to the requester but does not set this bit. 1 A no-map transaction was detected in RC mode. 0 No no-map transaction detected.
12	CDNSC	Completion with data not successful. A completion with data packet was received with a non successful status (that is, UR, CA or CRS status). 1 Completion with data non successful packet was detected. 0 No completion with data non successful packet detected.
13	CRSNC	CRS non configuration. A completion was detected for a non configuration cycle and with CRS status. See Section , “PCI Express Configuration Access Register Mechanism,” for more information. 1 CRS non configuration packet was detected. 0 No CRS non configuration packet detected.
14	ICCA	Invalid PEX_CONFIG_ADDR/PEX_CONFIG_DATA configuration access. Access to an illegal configuration space from PEX_CONFIG_ADDR/PEX_CONFIG_DATA was detected. 1 Invalid CONFIG_ADDR/PEX_CONFIG_DATA access detected 0 No invalid PEX_CONFIG_ADDR/PEX_CONFIG_DATA access detected
15	IACA	Invalid ATMU configuration access. Access to an illegal configuration space from an ATMU window was detected. 1 Invalid ATMU configuration access was detected 0 No invalid ATMU configuration access detected
16	CRST	CRS thresholded. An outbound configuration transaction was retried and thresholded due to a CRS completion status. An error response is sent back to the requestor. See Section 15.3.1.4, “PCI Express Configuration Retry Timeout Register (PEX_CONF_RTY_TOR),” for more information. 1 A CRS threshold condition was detected for an outbound configuration transaction 0 No CRS threshold condition detected

Table 15-23. PCI Express Error Detect Register Field Descriptions (continued)

Bits	Name	Description
17	MIS	Message invalid size. An outbound message transaction that is greater than 4 bytes or crosses a 4-byte boundary was detected. See Section 15.4.1.10.1, "Outbound ATMU Message Generation," for more information. 1 An invalid size outbound message transaction was detected 0 No invalid size outbound message transaction detected
18	IOIS	I/O invalid size. An outbound I/O transaction that is greater than 4 bytes or crosses a 4-byte boundary was detected. 1 an invalid size outbound I/O transaction was detected 0 no invalid size outbound I/O transaction detected
19	CIS	Configuration invalid size. An outbound configuration transaction that is greater than 4 bytes or crosses a 4-byte boundary was detected. 1 An invalid size outbound configuration transaction was detected 0 No invalid size outbound configuration transaction detected
20	CIEP	Configuration invalid EP. An outbound ATMU configuration transaction request was seen when in EP mode. 1 An outbound configuration transaction while in EP was detected 0 No outbound configuration transaction in EP detected
21	IOIEP	I/O invalid EP. An outbound I/O transaction request was seen when in EP mode. 1 An outbound I/O transaction while in EP was detected 0 No outbound I/O transaction in EP detected
22	OAC	Outbound ATMU crossing. An outbound crossing ATMU transaction was detected. 1 An outbound transaction that hits in one window and crosses overing it was detected 0 No outbound ATMU crossing condition detected
23	IOIA	I/O invalid address. An outbound I/O transaction with a translated address of greater than 4 Gbytes was detected. 1 A greater than 4-Gbyte I/O address was detected 0 No greater than 4-Gbyte I/O address detected
24–31	—	Reserved

15.3.1.15 PCI Express Error Interrupt Enable Register (PEX_ERR_EN)

The PCI Express error interrupt enable register allows interrupts to be generated when the corresponding PCI Express error detect register bits are set.

Offset 0xE08 Access: Read/Write

	0–7	8	9	10	11	12	13	14	15
R/W	—	PCT IE	—	PCAC IE	PNM IE	CDNSC IE	CRSNC IE	ICCA IE	IACA IE
Reset	All zeros								

	16	17	18	19	20	21	22	23	24–31
R/W	CRST IE	MIS IE	IOIS IE	CIS IE	CIEP IE	IOIEP IE	OAC IE	IOIA IE	—
Reset	All zeros								

Figure 15-26. PCI Express Error Interrupt Enable Register (PEX_ERR_EN)

Table 15-24. PCI Express Error Interrupt Enable Register Field Descriptions

Bits	Name	Description
0–7	—	Reserved
8	PCTIE	PCI Express completion time-out interrupt enable. When set and PEX_ERR_DR[PCT]=1 generates an interrupt. 1 Enable PCI Express completion time-out interrupt generation 0 Disable PCI Express completion time-out interrupt generation
9	—	Reserved
10	PCACIE	PCI Express CA completion interrupt enable. When set and PEX_ERR_DR[PCAC]=1 generates an interrupt. 1 Enable completion with CA status interrupt generation 0 Disable completion with CA status interrupt generation
11	PNMIE	PCI Express no map interrupt enable. When set and PEX_ERR_DR[PNM]=1 generates an interrupt. 1 Enable no map PCI Express packet interrupt generation 0 Disable no map PCI Express packet interrupt generation
12	CDNSCIE	Completion with data not successful interrupt enable. When this bit is set and PEX_ERR_DR[CDNSC] = 1 generates an interrupt. 1 Enable completion with data non successful interrupt generation 0 Disable completion with data non successful interrupt generation
13	CRSNCIE	CRS non configuration interrupt enable. When this bit is set and PEX_ERR_DR[CRSNC] = 1 generates an interrupt. 1 Enable CRS non configuration interrupt generation 0 Disable CRS non configuration interrupt generation
14	ICCAIE	Invalid PEX_CONFIG_ADDR/PEX_CONFIG_DATA configuration access interrupt enable. When set and PEX_ERR_DR[ICCA]=1 generates an interrupt. 1 Enable invalid PEX_CONFIG_ADDR/PEX_CONFIG_DATA access interrupt generation 0 Disable invalid PEX_CONFIG_ADDR/PEX_CONFIG_DATA access interrupt generation.
15	IACAIE	Invalid ATMU configuration access. When set and PEX_ERR_DR[IACA]=1 generates an interrupt. 1 Enable invalid ATMU configuration access interrupt generation 0 Disable invalid ATMU configuration access interrupt generation
16	CRSTIE	CRS thresholded interrupt enable. When set and PEX_ERR_DR[CRST]=1 generates an interrupt. 1 Enable CRS threshold interrupt generation 0 Disable CRS threshold interrupt generation
17	MISIE	Message invalid size interrupt enable. When set and PEX_ERR_DR[MIS]=1 generates an interrupt. 1 Enable invalid outbound message size interrupt generation 0 Disable invalid outbound message size interrupt generation
18	IOISIE	I/O invalid size interrupt enable. When set and PEX_ERR_DR[IOIS]=1 generates an interrupt. 1 Enable invalid outbound I/O size interrupt generation 0 Disable invalid outbound I/O size interrupt generation
19	CISIE	Configuration invalid size interrupt enable. When set and PEX_ERR_DR[CIS]=1 generates an interrupt. 1 Enable invalid outbound configuration size interrupt generation 0 Disable invalid outbound configuration size interrupt generation
20	CIEPIE	Configuration invalid EP interrupt enable. When set and PEX_ERR_DR[CIEP]=1 generates an interrupt. 1 Enable outbound configuration transaction while in EP mode interrupt generation 0 Disable outbound configuration transaction in EP mode interrupt generation

Table 15-24. PCI Express Error Interrupt Enable Register Field Descriptions (continued)

Bits	Name	Description
21	IOIEPIE	I/O invalid EP interrupt enable. When set and PEX_ERR_DR[IOIEP]=1 generates an interrupt. 1 Enable outbound I/O transaction EP mode interrupt generation 0 Disable outbound I/O transaction EP mode interrupt generation
22	OACIE	Outbound ATMU crossing interrupt enable. When set and PEX_ERR_DR[OAC]=1 generates an interrupt. 1 Enable outbound crossing ATMU interrupt generation 0 Disable outbound crossing ATMU interrupt generation
23	IOIAIE	I/O address invalid enable. When set and PEX_ERR_DR[IOIA]=1 generates an interrupt. 1 Enable greater than 4G I/O address interrupt generation 0 Disable greater than 4G I/O address interrupt generation
24–31	—	Reserved

15.3.1.16 PCI Express Error Disable Register (PEX_ERR_DISR)

The PCI Express error disable register controls the setting of the PCI Express error detect register's bits.

Offset 0xE10 Access: Read/Write

	0	1–7	8	9	10	11	12	13	14	15
R/W	MED	—	PCTD	—	PCACD	PNMD	CDNSCD	CRSNCD	ICCAD	IACAD
Reset			All zeros							

	16	17	18	19	20	21	22	23	24–31
R/W	CRSTD	MISD	IOISD	CISD	CIEPD	IOIEPD	OACD	IOIAD	—
Reset									All zeros

Figure 15-27. PCI Express Error Disable Register (PEX_ERR_DISR)

Table 15-25. PCI Express Error Disable Register Field Descriptions

Bits	Name	Description
0	MED	Multiple errors disable. When set disables the setting of PEX_ERR_DR[ME] bit. 1 Disable multiple errors detection 0 Enable multiple errors detection
1–7	—	Reserved
8	PCTD	PCI Express completion time-out disable. When set disables the setting of PEX_ERR_DR[PCT] bit. 1 Disable PCI Express completion time-out detection 0 Enable PCI Express completion time-out detection
9	—	Reserved
10	PCACD	PCI Express CA completion disable. When set disables the setting of PEX_ERR_DR[PCAC] bit. 1 Disable completion with CA status detection 0 Enable completion with CA status detection
11	PNMD	PCI Express no map disable. When set disables the setting of PEX_ERR_DR[PNM] bit. 1 Disable no map PCI Express packet detection 0 Enable no map PCI Express packet detection

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Table 15-25. PCI Express Error Disable Register Field Descriptions (continued)

Bits	Name	Description
12	CDNSCD	Completion with data not successful disable. When set disables the setting of PEX_ERR_DR[CDNSC] bit. 1 Disable completion with data not successful detection 0 Enable completion with data not successful detection
13	CRSNCD	CRS non configuration disable. When set disables the setting of PEX_ERR_DR[CRSNC] bit. 1 Disable CRS non configuration detection 0 Enable CRS non configuration detection
14	ICCAD	Invalid PEX_CONFIG_ADDR/PEX_CONFIG_DATA configuration access disable. When set disables the setting of PEX_ERR_DR[ICCA] bit. 1 Disable invalid PEX_CONFIG_ADDR/PEX_CONFIG_DATA access detection 0 Enable invalid PEX_CONFIG_ADDR/PEX_CONFIG_DATA access detection
15	IACAD	Invalid ATMU configuration access. When set disables the setting of PEX_ERR_DR[IACA] bit. 1 Disable invalid ATMU configuration access detection 0 Enable invalid ATMU configuration access detection
16	CRSTD	CRS thresholded disable. When set disables the setting of PEX_ERR_DR[CRST] bit. 1 Disable CRS threshold detection 0 Enable CRS threshold detection
17	MISD	Message invalid size disable. When set disables the setting of PEX_ERR_DR[MIS] bit. 1 Disable invalid outbound message size detection 0 Enable invalid outbound message size detection
18	IOISD	I/O invalid size disable. When set disables the setting of PEX_ERR_DR[IOIS] bit. 1 Disable invalid outbound I/O size detection 0 Enable invalid outbound I/O size detection
19	CISD	Configuration invalid size disable. When set disables the setting of PEX_ERR_DR[CIS] bit. 1 Disable invalid outbound configuration size detection 0 Enable invalid outbound configuration size detection
20	CIEPD	Configuration invalid EP disable. When set disables the setting of PEX_ERR_DR[CIEP] bit. 1 Disable outbound configuration transaction EP mode detection 0 Enable outbound configuration transaction EP mode detection
21	IOIEPD	I/O invalid EP disable. When set disables the setting of PEX_ERR_DR[IOEP] bit. 1 Disable outbound I/O transaction EP mode detection 0 Enable outbound I/O transaction EP mode detection
22	OACD	Outbound ATMU crossing disable. When set disables the setting of PEX_ERR_DR[OAC] bit. 1 Disable outbound crossing ATMU detection 0 Enable outbound crossing ATMU detection
23	IOIAD	I/O invalid address disable. When set disables the setting of PEX_ERR_DR[IOIA] bit. 1 Disable greater than 4G I/O address detection 0 Enable greater than 4G I/O address detection
24–31	—	Reserved

15.3.1.17 PCI Express Error Capture Status Register (PEX_ERR_CAP_STAT)

The PCI Express error capture status register allows vital error information to be captured when an error occurs. Note that no further error capturing is performed until the ECV bit is cleared.

Offset 0xE20 Access: Mixed

	0	24	25	26	30	31
R	—		TO	GSID		ECV
W						w1c
Reset	All zeros					

Figure 15-28. PCI Express Error Capture Status Register (PEX_ERR_CAP_STAT)

Table 15-26. PCI Express Error Capture Status Register Field Descriptions

Bits	Name	Description
0–24	—	Reserved
25	TO	Transaction originator. This field Indicates whether the originator of the transaction is from PEX_CONFIG_ADDR/PEX_CONFIG_DATA. 1 Transaction originated from PEX_CONFIG_ADDR/PEX_CONFIG_DATA. 0 Transaction not originated from PEX_CONFIG_ADDR/PEX_CONFIG_DATA.
26–30	GSID	Global source ID. This field indicates the internal platform global source ID that the error transaction originates. This field only applies to non PEX_CONFIG_ADDR/PEX_CONFIG_DATA transactions. 00001 PCI Express 2 00010 PCI Express 1 00101 USB 1 00111 Security 01010 Boot sequencer 01011 eSDHC 10000 Processor 0 instruction 10001 Processor 0 data 10010 Processor 1 instruction 10011 Processor 1 data 10100 QUICC Engine 10101 DMA 11000 eTSEC1 11001 eTSEC2 11010 eTSEC3 All other settings reserved.
31	ECV	Error capture valid. This bit indicates that the capture registers 0–3 contain valid info. This bit when set indicates that the captured registers contain valid capturing information. No new capturing is done unless this bit is cleared by writing a 1 to it.

15.3.1.18 PCI Express Error Capture Register 0 (PEX_ERR_CAP_R0)

Together with the other PCI Express error capture registers, PEX_ERR_CAP_R0 allows vital error information to be captured when an error occurs. Different error information is reported depending on whether the error source is from an outbound transaction from an internal source or from an inbound transaction from an external source; the source of the captured error is reflected in PEX_ERR_CAP_STAT[GSID]. Note that after the initial error is captured, no further capturing is performed until the PEX_ERR_CAP_STAT[ECV] bit is clear.

15.3.1.18.1 PEX_ERR_CAP_R0—Outbound Case

PEX_ERR_CAP_R0 for the case when the error is caused by an outbound transaction from an internal source (that is, PEX_ERR_CAP_STAT[GSID] ≠ 0h02 for controller 1 or 0h03 for controller 2) and the error is due to timeout condition or PEX_CONFIG_ADDR/PEX_CONFIG_DATA access, is shown in Figure 15-29.

Offset 0xE28 Access: Read/Write

	0–15	16–17	18–22	23–31
R/W	—	FMT	TYPE	—
Reset	All zeros			

Figure 15-29. PCI Express Error Capture Register 0 (PEX_ERR_CAP_R0) Internal Source, Outbound Transaction

Table 15-27 describes the fields of the PCI Express error capture register 0 for the case when the error is caused by an outbound transaction from an internal source.

Table 15-27. PCI Express Error Capture Register 0 Field Descriptions Internal Source, Outbound Transaction

Bits	Name	Description
0–15	—	Reserved
16-17	FMT	PCI Express format. This field indicates the PCI Express packet format. See PCI Express Spec 1.0a for more information on 3 or 4 DW (4-byte) header format.
18–22	TYPE	PCI Express type. This field indicates the PCI express packet type. See PCI Express Spec 1.0a. for more information on 3 or 4 DW (4-byte) header format.
23–31	—	Reserved

15.3.1.18.2 PEX_ERR_CAP_R0—Inbound Case

PEX_ERR_CAP_R0 for the case when the error is caused by an inbound transaction from an external source (that is, PEX_ERR_CAP_STAT[GSID] = 0h02 for controller 1 or 0h03 for controller 2), is shown in Figure 15-30. Inbound transactions that result in PEX_ERR_DR[PNM] or PEX_ERR_DR[PCAC] or PEX_ERR_DR[CDNSC] or PEX_ERR_DR[CRSNC] being set will result in PEX_ERR_CAP_STAT[GSID] = 0h02 for controller 1 or 0h03 for controller 2.

Offset 0xE28 Access: Read/Write

	0–31
R/W	GH0
Reset	All zeros

Figure 15-30. PCI Express Error Capture Register 0 (PEX_ERR_CAP_R0) External Source, Inbound Transaction

Table 15-28 describes the fields of PEX_ERR_CAP_R0 for the case when the error is caused by an inbound transaction from an external source.

Table 15-28. PCI Express Error Capture Register 0 Field Descriptions External Source, Inbound Transaction

Bits	Name	Description
0–31	GH0	PCI Express first DW (4-byte) header. This field contains the first DW (4-byte) of the captured PCI Express packet header. 27–31 TYPE 25–26 FMT 20–24 Reserved 17–19 TC 16 Reserved 14–15 LENGTH[9:8] 12–13 Reserved 10–11 ATTR 9 EP 8 TD 0–7 LENGTH[7:0]

15.3.1.19 PCI Express Error Capture Register 1 (PEX_ERR_CAP_R1)

Together with the other PCI Express error capture registers, PEX_ERR_CAP_R1 allows vital error information to be captured when an error occurs. Different error information is reported depending on whether the error source is from an outbound transaction from an internal source or from an inbound transaction from an external source; the source of the captured error is reflected in PEX_ERR_CAP_STAT[GSID]. Note that after the initial error is captured, no further capturing is performed until the PEX_ERR_CAP_STAT[ECV] bit is clear.

15.3.1.19.1 PEX_ERR_CAP_R1—Outbound Case

PEX_ERR_CAP_R1 for the case when the error is caused by an outbound transaction from an internal source (that is, PEX_ERR_CAP_STAT[GSID] ≠ 0h02for controller 1 or 0h03 for controller 2), is shown in Figure 15-31.

Offset 0xE2C — Access: Read/Write

	0–23	24–31
R/W	—	OD0
Reset	All zeros	

Figure 15-31. PCI Express Error Capture Register 1 (PEX_ERR_CAP_R1) Internal Source, Outbound Transaction

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Table 15-29 describes the fields of PEX_ERR_CAP_R1 for the case when the error is caused by an outbound transaction from an internal source.

Table 15-29. PCI Express Error Capture Register 1 Field Descriptions Internal Source, Outbound Transaction

Bits	Name	Description
0–23	—	Reserved
24–31	OD0	Internal platform transaction information. Reserved for factory debug.

15.3.1.19.2 PEX_ERR_CAP_R1—Inbound Case

PEX_ERR_CAP_R1 for the case when the error is caused by an inbound transaction from an external source (that is, PEX_ERR_CAP_STAT[GSID] = 0h02 for controller 1 or 0h03 for controller 2), is shown in Figure 15-32.

Offset 0xE2C Access: Read/Write

	0 … 31
R/W	GH1
Reset	All zeros

Figure 15-32. PCI Express Error Capture Register 1 (PEX_ERR_CAP_R1) External Source, Inbound Transaction

Table 15-30 describes the fields of PEX_ERR_CAP_R1 for the case when the FMT and TYPE subfields in PEX_ERR_CAP_R0 (see Table 15-28) indicate the error was caused by an inbound completion transaction.

Table 15-30. PCI Express Error Capture Register 1 Field Descriptions External Source, Inbound Completion Transaction

Bits	Name	Description
0–31	GH1	PEX second DW (4-byte) header. This field contains the second DW (4-byte) of the captured PCI Express packet header. 24–31 Comp ID[15:8] 16–23 Comp ID[7:0] 12–15 Byte Count[11:8] 11 BCM 8–10 Comp Status 0–7 Byte Count[7:0]

Table 15-31 describes the fields of PEX_ERR_CAP_R1 for the case when the FMT and TYPE subfields in PEX_ERR_CAP_R0 (see Table 15-28) indicate the error was caused by an inbound memory request transaction.

Table 15-31. PCI Express Error Capture Register 1 Field Descriptions External Source, Inbound Memory Request Transaction

Bits	Name	Description
0–31	GH1	PEX second DW (4-byte) header. This field contains the second DW (4-byte) of the captured PCI Express packet header. 24–31 Requester ID[15:8] 16–23 Requester ID[7:0] 8–15 Tag[7:0] 4–7 First DW BE[3:0] 0–3 Last DW BE[3:0]

15.3.1.20 PCI Express Error Capture Register 2 (PEX_ERR_CAP_R2)

Together with the other PCI Express error capture registers, PEX_ERR_CAP_R2 allows vital error information to be captured when an error occurs. Different error information is reported depending on whether the error source is from an outbound transaction from an internal source or from an inbound transaction from an external source; the source of the captured error is reflected in PEX_ERR_CAP_STAT[GSID]. Note that after the initial error is captured, no further capturing is performed until the PEX_ERR_CAP_STAT[ECV] bit is clear.

15.3.1.20.1 PEX_ERR_CAP_R2—Outbound Case

PEX_ERR_CAP_R2 for the case when the error is caused by an outbound transaction from an internal source (that is, PEX_ERR_CAP_STAT[GSID] ≠ 0h02 for controller 1 or 0h03 for controller 2), is shown in Figure 15-33.

Offset 0xE30 Access: Read/Write

	0	31
R W	OD1	
Reset	All zeros	

Figure 15-33. PCI Express Error Capture Register 2 (PEX_ERR_CAP_R2) Internal Source, Outbound Transaction

Table 15-32 describes the fields of PEX_ERR_CAP_R2 for the case when the error is caused by an outbound transaction from an internal source.

Table 15-32. PCI Express Error Capture Register 2 Field Descriptions Internal Source, Outbound Transaction

Bit	Name	Description
0–31	OD1	Internal platform transaction information. Reserved for factory debug.

15.3.1.20.2 PEX_ERR_CAP_R2—Inbound Case

PEX_ERR_CAP_R2 for the case when the error is caused by an inbound transaction from an external source (that is, PEX_ERR_CAP_STAT[GSID] = 0h02 for controller 1 or 0h03 for controller 2), is shown in Figure 15-34.

Offset 0xE30 Access: Read/Write

	0 … 31
R W	GH2
Reset	All zeros

Figure 15-34. PCI Express Error Capture Register 2 (PEX_ERR_CAP_R2) External Source, Inbound Transaction

Table 15-33 describes the fields of PEX_ERR_CAP_R2 for the case when the FMT and TYPE subfields in PEX_ERR_CAP_R0 (see Table 15-28) indicate the error was caused by an inbound completion transaction.

Table 15-33. PCI Express Error Capture Register 2 Field Descriptions External Source, Inbound Completion Transaction

Bits	Name	Description
0–31	GH2	PEX third DW (4-byte) header. This field contains the third DW (4-byte) of the captured PCI Express packet header. 24–31 Req ID[15:8] 16–23 Req ID[7:0] 8–15 Tag[7:0] 1–7 Lower Address[6:0] 0 Reserved

Table 15-34 describes the fields of PEX_ERR_CAP_R2 for the case when the FMT and TYPE subfields in PEX_ERR_CAP_R0 (see Table 15-28) indicate the error was caused by an inbound memory request transaction. Note that PEX_ERR_CAP_R2 captures the 32-bit address for a 3 DW memory request header or the upper half of the 64-bit address for a 4 DW memory request header; the lower half of the 64-bit address for a 4 DW memory request header is captured in PEX_ERR_CAP_R3.

Table 15-34. PCI Express Error Capture Register 2 Field Descriptions External Source, Inbound Memory Request Transaction

Bits	Name	Description	
		3 DW Header	4 DW Header
0–31	GH2	PEX third DW (4-byte) header. This field contains the third DW (4-byte) of the captured PCI Express packet header.	
		24–31 Address[31:24] 16–23 Address[23:16] 8–15 Address[15:8] 6–7 Reserved 0–5 Address[7:2]	24–31 Address[63:56] 16–23 Address[55:48] 8–15 Address[47:40] 0–7 Address[39:32]

15.3.1.21 PCI Express Error Capture Register 3 (PEX_ERR_CAP_R3)

Together with the other PCI Express error capture registers, PEX_ERR_CAP_R3 allows vital error information to be captured when an error occurs. Different error information is reported depending on whether the error source is from an outbound transaction from an internal source or from an inbound transaction from an external source; the source of the captured error is reflected in PEX_ERR_CAP_STAT[GSID]. Note that after the initial error is captured, no further capturing is performed until the PEX_ERR_CAP_STAT[ECV] bit is clear.

15.3.1.21.1 PEX_ERR_CAP_R3—Outbound Case

PEX_ERR_CAP_R3 for the case when the error is caused by an outbound transaction from an internal source (that is, PEX_ERR_CAP_STAT[GSID] ≠ 0h02 for controller 1 or 0h03 for controller 2), is shown in Figure 15-35.

Figure 15-35. PCI Express Error Capture Register 3 (PEX_ERR_CAP_R3)
Internal Source, Outbound Transaction

Table 15-35 describes the fields of PEX_ERR_CAP_R3 for the case when the error is caused by an outbound transaction from an internal source.

Table 15-35. PCI Express Error Capture Register 3 Field Descriptions
Internal Source, Outbound Transaction

Bits	Name	Description
0–31	OD2	Internal platform transaction information. Reserved for factory debug.

15.3.1.21.2 PEX_ERR_CAP_R3—Inbound Case

PEX_ERR_CAP_R3 for the case when the error is caused by an inbound transaction from an external source (that is, PEX_ERR_CAP_STAT[GSID] = 0h02 for controller 1 or 0h03 for controller 2), is shown in Figure 15-36.

Figure 15-36. PCI Express Error Capture Register 3 (PEX_ERR_CAP_R3)
External Source, Inbound Transaction

Table 15-36 describes the fields of PEX_ERR_CAP_R3 for the case when the FMT and TYPE subfields in PEX_ERR_CAP_R0 (see Table 15-28) indicate the error was caused by an inbound memory request

transaction. Note that PEX_ERR_CAP_R3 captures the lower half of the 64-bit address for a 4 DW memory request header; the upper half of the 64-bit address for a 4 DW memory request header or the 32-bit address for a 3 DW memory request header is captured in PEX_ERR_CAP_R2.

Table 15-36. PEX Error Capture Register 3 Field Descriptions
External Source, Inbound Memory Request Transaction

Bits	Name	Description
0–31	GH3	PEX fourth DW (4-byte) header. This field contains the fourth DW (4-byte) of the captured PCI Express packet header. 24–31 Address[31:24] 16–23 Address[23:16] 8–15 Address[15:8] 6–7 Reserved 0–5 Address[7:2]

15.3.2 PCI Express Configuration Space Registers

Figure 15-37. PCI Express Configuration Space Registers

[1] Note that the PCI Express Controller Internal CSRs are not accessible by inbound PCI Express configuration transactions. Attempts to access these registers returns all 0s.

15.3.2.1 PCI Compatible Configuration Headers

The first 64 bytes of the 256-byte PCI compatible configuration space consists of a predefined header that every PCI device must support. Many registers in the predefined header are defined the same for all PCI Express devices. These registers are shown in Figure 15-38.

Figure 15-38. PCI Express PCI-Compatible Configuration Header Common Registers

The remaining registers in the header may have differing layouts depending on the function of the device. There are two header types applicable to PCI Express. Type 0 headers are typically used by endpoints; Type 1 headers are used by root complexes and switches/bridges.

15.3.2.2 Type 0 Configuration Header

The type 0 header is shown in Figure 15-39.

Reserved

				Address Offset (Hex)
Device ID		Vendor ID		00
Status		Command		04
Class Code			Revision ID	08
BIST	Header Type	Latency Timer	Cache Line Size	0C
Base Address Registers				10 14 18 1C 20 24
				28
Subsystem ID		Subsystem Vendor ID		2C
				30
			Capabilities Pointer	34
Expansion ROM Base Address				38
MAX_LAT	MIN_GNT	Interrupt Pin	Interrupt Line	3C

Figure 15-39. PCI Express PCI-Compatible Configuration Header—Type 0

15.3.2.2.1 PCI Express Vendor ID Register—Offset 0x00

The vendor ID register, shown in Figure 15-40, is used to identify the manufacturer of the device.

Offset 0x00 Access: Read only

	15															0
R	Vendor ID															
W																
Reset	0	0	0	1	1	0	0	1	0	1	0	1	0	1	1	1

Figure 15-40. PCI Express Vendor ID Register

Table 15-37 describes the vendor ID register fields.

Table 15-37. PCI Express Vendor ID Register Field Description

Bits	Name	Description
15–0	Vendor ID	0x1957 (Freescale)

15.3.2.2.2 PCI Express Device ID Register—Offset 0x02

The device ID register, shown in Figure 15-41, is used to identify the device.

Offset 0x02 Access: Read only

	15 … 0
R	Device ID
W	

Reset Device-specific; see field description

Figure 15-41. PCI Express Device ID Register

Table 15-38 describes the device ID register fields.

Table 15-38. PCI Express Device ID Register Field Description

Bits	Name	Description
15–0	Device ID	0x0102 P1021E 0x0103 P1021

15.3.2.2.3 PCI Express Command Register—Offset 0x04

The command register, shown in Figure 15-42, provides control over the ability to generate and respond to PCI Express cycles.

Offset 0x04 Access: Mixed

	15–11	10	9	8	7	6	5–3	2	1	0
R	—	Interrupt Disable	—	SERR	—	Parity error response	—	Bus master	Memory space	I/O space
W										

Reset All zeros

Figure 15-42. PCI Express Command Register

Table 15-39 describes the bits of the command register.

Table 15-39. PCI Express Command Register Field Descriptions

Bits	Name	Description
15–11	—	Reserved
10	Interrupt Disable	Controls the ability to generate INTx interrupt messages. 0 Enables INTx interrupt messages 1 Disables INTx interrupt messages Any INTx emulation interrupts already asserted by this device must be deasserted when this bit is set.
9	—	Reserved
8	SERR	Controls the reporting of fatal and non-fatal errors detected by the device to the root complex. 0 Disables reporting 1 Enables reporting **Note:** The error control and status bits in the command and status registers control PCI-compatible error reporting. PCI Express advanced error reporting is controlled by the PCI Express device control register described in Section 15.3.2.4.8, “PCI Express Device Control Register—0x54,” and the advance error reporting capability structure described in sections 15.3.2.5.1 through 15.3.2.5.12.
7	—	Reserved

Table 15-39. PCI Express Command Register Field Descriptions (continued)

Bits	Name	Description
6	Parity error response	Controls whether this PCI Express controller responds to parity errors. 0 Parity errors are ignored and normal operation continues. 1 Parity errors cause the appropriate bit in the PCI Express status register to be set. However, note that errors are reported based on the values set in the PCI Express error enable and detection registers. **Note:** The error control and status bits in the command and status registers control PCI-compatible error reporting. PCI Express advanced error reporting is controlled by the PCI Express device control register described in Section 15.3.2.4.8, "PCI Express Device Control Register—0x54," and the advance error reporting capability structure described in sections 15.3.2.5.1 through 15.3.2.5.12.
5–3	—	Reserved
2	Bus master	Indicates whether this PCI Express device is configured as a master. 0 Disables the ability to generate PCI Express accesses 1 Enables this PCI Express controller to behave as a PCI Express bus master EP mode: Clearing this bit prevents the device from issuing any memory or I/O transactions. Because MSI interrupts are effectively memory writes, clearing this bit also disables the ability of the device to issue MSI interrupts. RC mode: Clearing this bit disables the ability of the device to forward memory transactions upstream. This causes any inbound memory transaction to be treated as an unsupported request.
1	Memory space	Controls whether this PCI Express device (as a target) responds to memory accesses. 0 This PCI Express device does not respond to PCI Express memory space accesses. 1 This PCI Express device responds to PCI Express memory space accesses. EP mode: Clearing this bit prevents the device from accepting any memory transaction. RC mode: This bit is ignored. It does not affect outbound memory transaction
0	I/O space	I/O space. 0 This PCI Express device (as a target) does not respond to PCI Express I/O space accesses. 1 This PCI Express device (as a target) does respond to PCI Express I/O space accesses. EP mode: Clearing this bit prevents the device from accepting any IO transaction. Note that this bit is a don't care in EP mode since the device does not support IO transaction. RC mode: This bit is ignored. It does not affect outbound IO transaction.

15.3.2.2.4 PCI Express Status Register—Offset 0x06

The status register, shown in Figure 15-43, is used to record status information for PCI Express related events.

Offset 0x06 Access: Mixed

	15	14	13	12	11	10	9	8
R	Detected parity error	Signaled system error	Received master-abort	Received target-abort	Signaled target-abort	—		Master data parity error detected
W	w1c	w1c	w1c	w1c	w1c			w1c
Reset	All zeros							

	7		5	4	3	2		0
R	—			Capabilities list	Interrupt Status	—		
W								
Reset	0	0	0	1	0	0	0	0

Figure 15-43. PCI Express Status Register

The definition of each bit is given in Table 15-40.

Table 15-40. PCI Express Status Register Field Descriptions

Bits	Name	Description
15	Detected parity error[1]	Set whenever a device receives a poisoned TLP regardless of the state of bit 6 in the command register.
14	Signaled system error[1]	Set whenever a device sends a ERR_FATAL or ERR_NONFATAL message and the SERR enable bit in the command register is set.
13	Received master-abort[1]	Set whenever a requestor receives a completion with unsupported request completion status.
12	Received target-abort[1]	Set whenever a device receives a completion with completer abort completion status.
11	Signaled target-abort[1]	Set whenever a device completes a request using completer abort completion status.
10–9	—	Reserved
8	Master data parity error detected[1]	Set by the requestor (primary side for Type1 headers) when either the requestor receives a completion marked poisoned or the requestor poisons a write request. Note that the parity error enable bit (bit 6) in the command register must be set for this bit to be set.
7–5	—	Reserved
4	Capabilities List	All PCI Express devices are required to implement the PCI Express capability structure.
3	Interrupt Status	Set when an INTx interrupt message is pending internally to the device. Note that this bit is associated with INTx messages and not Message Signaled Interrupts.
2–0	—	Reserved

[1] The error control and status bits in the command and status registers control PCI-compatible error reporting. PCI Express advanced error reporting is controlled by the PCI Express device control register described in Section 15.3.2.4.8, "PCI Express Device Control Register—0x54," and the advance error reporting capability structure described in sections 15.3.2.5.1 through 15.3.2.5.12.

15.3.2.2.5 PCI Express Revision ID Register—Offset 0x08

The revision ID register, shown in Figure 15-44, is used to identify the revision of the device.

Offset 0x08 Access: Read only

	7 … 0
R	Revision ID
W	
Reset	Revision specific

Figure 15-44. PCI Express Revision ID Register

Table 15-41 describes the revision ID register fields.

Table 15-41. PCI Express Revision ID Register Field Descriptions

Bits	Name	Description
7–0	Revision ID	Revision specific.

15.3.2.2.6 PCI Express Class Code Register—Offset 0x09

The class code register, shown in Figure 15-45, is comprised of three single-byte fields—base class (offset 0x0B), sub-class (offset 0x0A), and programming interface (offset 0x09)—that indicate the basic functionality of the function.

Offset 0x09 Access: Read only

	23 … 16	15 … 8	7 … 0
R	Base Class	Sub-Class	Programming Interface
W			
Reset	0 0 0 0 1 0 1 1	0 0 1 0 0 0 0 0	0x00 RC mode; 0x01 EP mode

Figure 15-45. PCI Express Class Code Register

Table 15-42 describes the class code register fields.

Table 15-42. PCI Express Class Code Register Field Descriptions

Bits	Name	Description
23–16	Base Class	0x0B—Processor
15–8	Sub-Class	0x20—PowerPC
7–0	Programming Interface	0x00—RC mode 0x01—EP mode

15.3.2.2.7 PCI Express Cache Line Size Register—Offset 0x0C

The cache line size register, shown in Figure 15-46, is provided for legacy compatibility purposes (PCI 2.3); it is not used for PCI Express device functionality.

Offset 0x0C Access: Read/Write

	7 … 0
R W	Cache Line Size

Reset All zeros

Figure 15-46. PCI Express Bus Cache Line Size Register

Table 15-43 describes the cache line size register.

Table 15-43. PCI Express Bus Cache Line Size Register Field Descriptions

Bits	Name	Description
7–0	Cache Line Size	Represents the cache line size of the processor in terms of 32-bit words (8 32-bit words = 32 bytes). Note that for PCI Express operation this register is ignored.

15.3.2.2.8 PCI Express Latency Timer Register—0x0D

The latency timer register, shown in Figure 15-47, is provided for legacy compatibility purposes (PCI 2.3); it is not used for PCI Express device functionality.

Offset 0x0D Access: Read only

	7 … 0
R	Latency Timer
W	

Reset All zeros

Figure 15-47. PCI Express Bus Latency Timer Register

Table 15-44 describes the PCI Express latency timer register (PLTR).

Table 15-44. PCI Express Bus Latency Timer Register Field Descriptions

Bits	Name	Description
7–0	Latency Timer	Note that for PCI Express operation this register is ignored.

15.3.2.2.9 PCI Express Header Type Register—0x0E

The PCI Express header type register, shown in Figure 15-48, is used to identify the layout of the PCI compatible header.

Offset 0x0E — Access: Read only

	7	6 … 0
R	Multifunction	Header Layout
W		
Reset	0x00 (EP mode) 0x01 (RC mode)	

Figure 15-48. PCI Express Header Type Timer Register

Table 15-45 describes the PCI Express header type register.

Table 15-45. PCI Express Header Type Timer Register Field Descriptions

Bits	Name	Description
7	Multifunction	Identifies whether a device supports multiple functions 0 Single function device 1 Multiple function device
6–0	Header Layout	0x00 Endpoint. See Figure 15-39 for type 0 layout. 0x01 Root Complex. See Figure 15-60 for type 1 layout. All other encodings reserved.

15.3.2.2.10 PCI Express BIST Register—0x0F

The BIST register is optional and reserved on the PCI Express controller.

15.3.2.2.11 PCI Express Base Address Registers—0x10–0x27

The PCI Express base address registers (BARs) point to the beginning of distinct address ranges which the device should claim. In EP mode, the device supports a configuration space BAR, a 32-bit memory space BAR, and two 64-bit memory space BARs. In RC mode, the device only supports the configuration space BAR in the header; the other memory spaces are defined by the inbound ATMUs. Refer to Section 15.3.1.13, “PCI Express Inbound ATMU Registers,” for more information.

Base address register 0 at offset 0x10 is a special fixed 1M window that is used for inbound configuration accesses. This window is called the PCI Express configuration and status register base address register (PEXCSRBAR). Note that PEXCSRBAR cannot be updated through the inbound ATMU registers. The PEXCSRBAR is shown in Figure 15-49.

Offset 0x10 Access: Mixed

	31	20 19	4	3	2	1	0
R	ADDRESS	—		PREF	TYPE		MemSp
W							
Reset		All zeros					

Figure 15-49. PCI Express Base Address Register 0 (PEXCSRBAR)

Table 15-46 describes the PCI Express configuration and status register base address register.

Table 15-46. PEXCSRBAR Field Descriptions

Bits	Name	Description
31–20	ADDRESS	Indicates the base address that the inbound configuration window occupies. This window is fixed at 1 Mbyte.
19–4	—	Reserved
3	PREF	Prefetchable
2–1	TYPE	Type. 00 Locate anywhere in 32-bit address space.
0	MemSp	Memory space indicator

Base address register 1 at offset 0x14 is used to define the inbound memory window in the 32-bit memory space. The 32-bit memory BAR is shown in Figure 15-50.

Offset 0x14 (EP-mode only) Access: Mixed

	31	12 11	4	3	2	1	0
R	ADDRESS	—		PREF	TYPE		MemSp
W							
Reset	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0		1	0	0	0

Figure 15-50. 32-Bit Memory Base Address Register (BAR1)

Table 15-47 describes the PCI Express 32-bit memory BAR fields.

Table 15-47. 32-Bit Memory Base Address Register (BAR1) Field Descriptions

Bits	Name	Description
31–12	ADDRESS	Indicates the base address where the inbound memory window begins. The number of upper bits that the device allows to be writable is selected through the inbound window size in the inbound window attributes register (PEXIWAR1).
11–4	—	Reserved. The device allows a 4 Kbyte window minimum.
3	PREF	Prefetchable. This bit is determined by PEXIWAR1[PF].
2–1	TYPE	Type. 00 Locate anywhere in 32-bit address space.
0	MemSp	Memory space indicator.

Base address register 2 at offset 0x18 and base address register 4 at offset 0x20 are used to define the lower portion of the 64-bit inbound memory windows. The 64-bit low memory BARs are shown in Figure 15-51.

Offset 0x18 (EP-mode only)
0x20 (EP-mode only)

Access: Mixed

	31–12	11–4	3	2–1	0
R/W	ADDRESS	—	PREF	TYPE	MemSp
Reset	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	1	1 0	0

Figure 15-51. 64-Bit Low Memory Base Address Register

Table 15-48 describes the PCI Express 64-bit low memory BAR fields.

Table 15-48. 64-Bit Low Memory Base Address Register Field Descriptions

Bits	Name	Description
31–12	ADDRESS	Indicates the lower portion of the base address where the inbound memory window begins. The number of bits that the device allows to be writable is selected through the inbound window size in the inbound window attributes registers (PEXIWAR2 for offset 0x18 and PEXIWAR3 for offset 0x20).
11–4	—	Reserved. The device allows a 4 Kbyte window minimum.
3	PREF	Prefetchable. This bit is determined by PEXIWAR*n*[2].
2–1	TYPE	Type. 0b10 Locate anywhere in 64-bit address space.
0	MemSp	Memory space indicator

Base address register 3 at offset 0x1C and base address register 5 at offset 0x24 are used to define the upper portion of the 64-bit inbound memory windows. The 64-bit high memory BARs are shown in Figure 15-52.

Offset 0x1C (EP-mode only)
0x24 (EP-mode only)

Access: Read/Write

	31–0
R/W	ADDRESS
Reset	All zeros

Figure 15-52. 64-Bit High Memory Base Address Register

Table 15-49 describes the PCI Express 64-bit low memory BAR fields.

Table 15-49. Bit Setting for 64-Bit High Memory Base Address Register

Bits	Name	Description
31–0	ADDRESS	Indicates the upper portion of the base address where the inbound memory window begins. The number of bits that the device allows to be writable is selected through the inbound window size in the inbound window attributes registers (PEXIWAR2 for offset 0x1C and PEXIWAR3 for offset 0x24). If no access to local memory is to be permitted by external requestors, then all bits are programmed.

15.3.2.2.12 PCI Express Subsystem Vendor ID Register (EP-Mode Only)—0x2C

The PCI Express subsystem vendor ID register is used to identify the subsystem.

Offset 0x2C (EP-mode only) Access: Read only

	15 … 0
R	Subsystem Vendor ID
W	
Reset	Value taken from PEX_SSVID_UPDATE[SS_ID]

Figure 15-53. PCI Express Subsystem Vendor ID Register

Table 15-50. PCI Express Subsystem Vendor ID Register Field Description

Bits	Name	Description
15–0	Subsystem Vendor ID	The value for subsystem vendor ID is determined by the PCI Express subsystem vendor ID update register. See Section 15.3.2.6.5, "PCI Express Subsystem Vendor ID Update Register (EP Mode Only)—0x478," for more information.

15.3.2.2.13 PCI Express Subsystem ID Register (EP-Mode Only)—0x2E

The PCI Express subsystem ID register is used to identify the subsystem.

Offset 0x2E (EP-mode only) Access: Read only

	15 … 0
R	Subsystem ID
W	
Reset	Value taken from PEX_SSVID_UPDATE[SSV_ID]

Figure 15-54. PCI Express Subsystem ID Register

Table 15-51. PCI Express Subsystem ID Register Field Description

Bits	Name	Description
15–0	Subsystem ID	The value for subsystem ID is determined by the PCI Express subsystem vendor ID update register. See Section 15.3.2.6.5, "PCI Express Subsystem Vendor ID Update Register (EP Mode Only)—0x478," for more information.

15.3.2.2.14 Capabilities Pointer Register—0x34

The capabilities pointer identifies additional functionality supported by the device.

Offset 0x34 Access: Read only

	7							0
R	Capabilities Pointer							
W								
Reset	0	1	0	0	0	1	0	0

Figure 15-55. Capabilities Pointer Register

Table 15-52. Capabilities Pointer Register Field Description

Bits	Name	Description
7–0	Capabilities Pointer	The capabilities pointer provides the offset (0x44) for additional PCI-compatible registers above the common 64-byte header. Refer to Section 15.3.2.4, "PCI Compatible Device-Specific Configuration Space," for more information.

15.3.2.2.15 PCI Express Interrupt Line Register (EP-Mode Only)—0x3C

The interrupt line register is used by device drivers and OS software to communicate interrupt line routing information. Values in this register are programmed by system software and are system specific.

Offset 0x3C (EP-mode only) Access: Read/Write

	7	0
R W	Interrupt Line	
Reset	All zeros	

Figure 15-56. PCI Express Interrupt Line Register

Table 15-53. PCI Express Interrupt Line Register Field Description

Bits	Name	Description
7–0	Interrupt Line	Used to communicate interrupt line routing information. N/A for RC mode.

15.3.2.2.16 PCI Express Interrupt Pin Register—0x3D

The interrupt pin register identifies the legacy interrupt (INTx) messages the device (or function) uses.

Offset 0x3D Access: Read only

	7							0
R	Interrupt Pin							
W								
Reset	0	0	0	0	0	0	0	n[1]

Figure 15-57. PCI Express Interrupt Pin Register

[1] Reset value is 0x00 for RC mode and 0x01 for EP mode.

Table 15-54. PCI Express Interrupt Pin Register Field Description

Bits	Name	Description
7–0	Interrupt pin	Legacy INTx message used by this device. 0x00 This device does not use legacy interrupt (INTx) messages. 0x01 INTA 0x02 INTB 0x03 INTC 0x04 INTD all others Reserved.

15.3.2.2.17 PCI Express Minimum Grant Register (EP-Mode Only)—0x3E

This register does not apply to PCI Express. It is present for legacy purposes.

Offset 0x3E (EP-mode only) Access: Read only

	7	0
R	MIN_GNT	
W		

Reset All zeros

Figure 15-58. PCI Express Maximum Grant Register (MAX_GNT)

Table 15-55. PCI Express Maximum Grant Register Field Description

Bits	Name	Description
7–0	MIN_GNT	Does not apply for PCI Express.

15.3.2.2.18 PCI Express Maximum Latency Register (EP-Mode Only)—0x3F

This register does not apply to PCI Express. It is present for legacy purposes.

Offset 0x3F (EP-mode only) Access: Read only

	7	0
R	MAX_LAT	
W		

Reset All zeros

Figure 15-59. PCI Express Maximum Latency Register (MAX_LAT)

Table 15-56. PCI Express Maximum Latency Register Field Description

Bits	Name	Description
7–0	MAX_LAT	Does not apply for PCI Express.

15.3.2.3 Type 1 Configuration Header

The type 1 header is shown in Figure 15-60.

Reserved

				Address Offset (Hex)
Device ID		Vendor ID		00
Status		Command		04
Class Code			Revision ID	08
BIST	Header Type	Latency Timer	Cache Line Size	0C
Base Address Register 0				10
				14
Secondary Latency Timer	Subordinate Bus Number	Secondary Bus Number	Primary Bus Number	18
Secondary Status		I/O Limit	I/O Base	1C
Memory Limit		Memory Base		20
Prefetchable Memory Limit		Prefetchable Memory Base		24
Prefetchable Base Upper 32 Bits				28
Prefetchable Limit Upper 32 Bits				2C
I/O Limit Upper 16 Bits		I/O Base Upper 16 Bits		30
			Capabilities Pointer	34
				38
Bridge Control		Interrupt Pin	Interrupt Line	3C

Figure 15-60. PCI Express PCI-Compatible Configuration Header—Type 1

The first 16 bytes of the type 1 header are identical to the type 0 header. See Sections 15.3.2.2.1 through 15.3.2.2.10 for descriptions of those registers. This section describes the registers that are unique to the type 1 header beginning at offset 0x10.

15.3.2.3.1 PCI Express Base Address Register 0—0x10

Base address register 0 at offset 0x10 is a special fixed 1-Mbyte window that is used for inbound configuration accesses. This window is called the PCI Express configuration and status register base address register (PEXCSRBAR). Note that PEXCSRBAR cannot be updated through the inbound ATMU registers. The PEXCSRBAR is shown in Figure 15-49.

Offset 0x10 Access: Mixed

	31–20	19–4	3	2–1	0
R	ADDRESS	—	PREF	TYPE	MemSp
W					
Reset		All zeros			

Figure 15-61. PCI Express Base Address Register 0 (PEXCSRBAR)

Table 15-46 describes the PCI Express configuration and status register base address register.

Table 15-57. PEXCSRBAR Field Descriptions

Bits	Name	Description
31–20	ADDRESS	Indicates the base address that the inbound configuration window occupies. This window is fixed at 1 Mbyte.
19–4	—	Reserved
3	PREF	Prefetchable
2–1	TYPE	Type. 00 Locate anywhere in 32-bit address space.
0	MemSp	Memory space indicator

15.3.2.3.2 PCI Express Primary Bus Number Register—Offset 0x18

The primary bus number register is shown in Figure 15-62.

Offset 0x18 Access: Read/Write

	7	0
R W	Primary Bus Number	
Reset	All zeros	

Figure 15-62. PCI Express Primary Bus Number Register

Table 15-58 describes the primary bus number register fields.

Table 15-58. PCI Express Primary Bus Number Register Field Description

Bits	Name	Description
7–0	Primary Bus Number	Bus that is connected to the upstream interface. Note that this register is programmed during system enumeration; in RC mode this register should remain 0x00.

15.3.2.3.3 PCI Express Secondary Bus Number Register—Offset 0x19

The secondary bus number register is shown in Figure 15-63.

Offset 0x19 Access: Read/Write

	7	0
R W	Secondary Bus Number	
Reset	All zeros	

Figure 15-63. PCI Express Secondary Bus Number Register

Table 15-59 describes the secondary bus number register fields.

Table 15-59. PCI Express Secondary Bus Number Register Field Description

Bits	Name	Description
7–0	Secondary Bus Number	Bus that is directly connected to the downstream interface. Note that this register is programmed during system enumeration; in RC mode, this register is typically programmed to 0x01.

15.3.2.3.4 PCI Express Subordinate Bus Number Register—Offset 0x1A

The subordinate bus number register is shown in Figure 15-64.

Offset 0x1A Access: Read/Write

	7 … 0
R W	Subordinate Bus Number
Reset	All zeros

Figure 15-64. PCI Express Subordinate Bus Number Register

Table 15-60 describes the subordinate bus number register fields.

Table 15-60. PCI Express Subordinate Bus Number Register Field Description

Bits	Name	Description
7–0	Subordinate Bus Number	Highest bus number that is on the downstream interface.

15.3.2.3.5 PCI Express Secondary Latency Timer Register—0x1B

The secondary latency timer register does not apply to PCI Express. It must be read-only and return all zeros when read.

15.3.2.3.6 PCI Express I/O Base Register—0x1C

Note that this device does not support inbound I/O transactions. The I/O base register is shown in Figure 15-65.

Offset 0x1C Access: Read only

	7 … 4	3 … 0
R	I/O Start Address	Address Decode Type
W		
Reset	All zeros	

Figure 15-65. PCI Express I/O Base Register

Table 15-61 describes the I/O base register fields.

Table 15-61. PCI Express I/O Base Register Field Description

Bits	Name	Description
7–4	I/O Start Address	Specifies bits 15:12 of the I/O space start address **Note:** I/O Start Address is writeable in root complex, read-only in end point
3–0	Address Decode Type	Specifies the number of I/O address bits. 0x00 16-bit I/O address decode 0x01 32-bit I/O address decode All other settings reserved.

15.3.2.3.7 PCI Express I/O Limit Register—0x1D

Note that this device does not support inbound I/O transactions. The I/O limit register is shown in Figure 15-66.

Offset 0x1D Access: Read only

	7 – 4	3 – 0
R	I/O Limit Address	Address Decode Type
W		
Reset	All zeros	

Figure 15-66. PCI Express I/O Limit Register

Table 15-62 describes the I/O limit register fields.

Table 15-62. PCI Express I/O Limit Register Field Description

Bits	Name	Description
7–4	I/O Limit Address	Specifies bits 15:12 of the I/O space ending address
3–0	Address Decode Type	Specifies the number of I/O address bits. 0x00 16-bit I/O address decode 0x01 32-bit I/O address decode All other settings reserved.

15.3.2.3.8 PCI Express Secondary Status Register—0x1E

The PCI Express secondary status register is shown in Figure 15-67. Note that the errors in this register may be masked by corresponding bits in the secondary status interrupt mask register (PEX_SS_INTR_MASK) and that by default all of the errors are masked. See Section 15.3.2.6.8, “Secondary Status Interrupt Mask Register (RC-Mode Only)—0x5A0,” for more information.

Offset 0x1E Access: Mixed

	15	14	13	12	11	10 – 9	8	7 – 0
R	DPE	SSE	RMA	RTA	STA	—	MDPE	—
W	w1c	w1c	w1c	w1c	w1c		w1c	
Reset	All zeros							

Figure 15-67. PCI Express Secondary Status Register

Table 15-63 describes the PCI Express secondary status register fields.

Table 15-63. PCI Express Secondary Status Register Field Description

Bits	Name	Description
15	DPE	Detected parity error. This bit is set whenever the secondary side receives a poisoned TLP regardless of the state of the parity error response bit.
14	SSE	Signaled system error. This bit is set when a device sends a ERR_FATAL or ERR_NONFATAL message, provided the SERR enable bit in the command register is set to enable reporting.
13	RMA	Received master abort. This bit is set when the secondary side receives an unsupported request (UR) completion.
12	RTA	Received target abort. This bit is set when the secondary side receives a completer abort (CA) completion.
11	STA	Signaled target abort. This bit is set when the secondary side issues a CA completion.
10–9	—	Reserved
8	MDPE	Master data parity error. This bit is set when the parity error response bit is set and the secondary side requestor receives a poisoned completion or poisons a write request. If the parity error response bit is cleared, this bit is never set.
7–0	—	Reserved

15.3.2.3.9 PCI Express Memory Base Register—0x20

The memory base register is shown in Figure 15-68.

Offset 0x20 Access: Read/Write

	15 – 4	3 – 0
R/W	Memory Base	—
Reset	All zeros	

Figure 15-68. PCI Express Memory Base Register

Table 15-64 describes the memory base register fields.

Table 15-64. PCI Express Memory Base Register Field Description

Bits	Name	Description
15–4	Memory Base	Specifies bits 31:20 of the non-prefetchable memory space start address. Typically used for specifying memory-mapped I/O space. **Note:** Inbound posted transactions hitting into the mem base/limit range are ignored; inbound non-posted transactions hitting into the mem base/limit range results in an unsupported request response.
3–0	—	Reserved

15.3.2.3.10 PCI Express Memory Limit Register—0x22

The memory limit register is shown in Figure 15-69.

Offset 0x22 Access: Read/Write

	15 – 4	3 – 0
R/W	Memory Limit	—
Reset	All zeros	

Figure 15-69. PCI Express Memory Limit Register

Table 15-65 describes the memory base register fields.

Table 15-65. PCI Express Memory Limit Register Field Description

Bits	Name	Description
15–4	Memory Limit	Specifies bits 31:20 of the non-prefetchable memory space ending address. Typically used for specifying memory-mapped I/O space. **Note:** Inbound posted transactions hitting into the mem base/limit range are ignored; inbound non-posted transactions hitting into the mem base/limit range results in unsupported request response.
3–0	—	Reserved

15.3.2.3.11 PCI Express Prefetchable Memory Base Register—0x24

The prefetchable memory base register is shown in Figure 15-70.

Offset 0x24 Access: Read/Write

	15 – 4	3 – 0
R	PF Memory Base	Address Decode Type
W		
Reset	0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 1

Figure 15-70. PCI Express Prefetchable Memory Base Register

Table 15-66 describes the prefetchable memory base register fields.

Table 15-66. PCI Express Prefetchable Memory Base Register Field Description

Bits	Name	Description
15–4	PF Memory Base	Specifies bits 31:20 of the prefetchable memory space start address. **Note:** Inbound posted transactions hitting into the mem base/limit range are ignored; inbound non-posted transactions hitting into the mem base/limit range results in unsupported request response.
3–0	Address Decode Type	Specifies the number of prefetchable memory address bits. 0x00 32-bit memory address decode 0x01 64-bit memory address decode All other settings reserved.

15.3.2.3.12 PCI Express Prefetchable Memory Limit Register—0x26

The prefetchable memory limit register is shown in Figure 15-71.

Offset 0x26 Access: Read/Write

	15											4	3			0
R	PF Memory Limit												Address Decode Type			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

Figure 15-71. PCI Express Prefetchable Memory Limit Register

Table 15-67 describes the prefetchable memory limit register fields.

Table 15-67. PCI Express Prefetchable Memory Limit Register Field Description

Bits	Name	Description
15–4	PF Memory Limit	Specifies bits 31:20 of the prefetchable memory space ending address. **Note:** Inbound posted transactions hitting into the mem base/limit range are ignored; inbound non-posted transactions hitting into the mem base/limit range results in unsupported request response.
3–0	Address Decode Type	Specifies the number of prefetchable memory address bits. 0x00 32-bit memory address decode 0x01 64-bit memory address decode All other settings reserved.

15.3.2.3.13 PCI Express Prefetchable Base Upper 32 Bits Register—0x28

The PCI Express prefetchable memory base upper 32 bits register is shown in Figure 15-72.

Offset 0x28 Access: Read/Write

	31		0
R	PF Base Upper 32 Bits		
W			
Reset	All zeros		

Figure 15-72. PCI Express Prefetchable Base Upper 32 Bits Register

Table 15-68 describes the PCI Express prefetchable memory base upper 32 bits register fields.

Table 15-68. PCI Express Prefetchable Base Upper 32 Bits Register

Bits	Name	Description
31–0	PF Base Upper 32 Bits	Specifies bits 64:32 of the prefetchable memory space start address when the address decode type field in the prefetchable memory base register is 0x01.

15.3.2.3.14 PCI Express Prefetchable Limit Upper 32 Bits Register—0x2C

The PCI Express prefetchable memory base upper 32 bits register is shown in Figure 15-73.

Offset 0x2C Access: Read/Write

	31 … 0
R/W	PF Limit Upper 32 Bits
Reset	All zeros

Figure 15-73. PCI Express Prefetchable Limit Upper 32 Bits Register

Table 15-69 describes the PCI Express prefetchable memory limit upper 32 bits register fields.

Table 15-69. PCI Express Prefetchable Limit Upper 32 Bits Register

Bits	Name	Description
31–0	PF Limit Upper 32 Bits	Specifies bits 64–32 of the prefetchable memory space ending address when the address decode type field in the prefetchable memory limit register is 0x01.

15.3.2.3.15 PCI Express I/O Base Upper 16 Bits Register—0x30

Note that this device does not support inbound I/O transactions. The I/O base upper 16 bits register is shown in Figure 15-74.

Offset 0x30 Access: Read only

	15 … 0
R	I/O Base Upper 16 Bits
W	
Reset	All zeros

Figure 15-74. PCI Express I/O Base Upper 16 Bits Register

Table 15-70 describes the I/O base upper 16 bits register fields.

Table 15-70. PCI Express I/O Base Upper 16 Bits Register Field Description

Bits	Name	Description
15–0	I/O Base Upper 16 Bits	Specifies bits 31–16 of the I/O space start address when the address decode type field in the I/O base register is 0x01.

15.3.2.3.16 PCI Express I/O Limit Upper 16 Bits Register—0x32

Note that this device does not support inbound I/O transactions. The I/O limit upper 16 bits register is shown in Figure 15-75.

Offset 0x32 Access: Read only

	15 … 0
R	I/O Limit Upper 16 Bits
W	
Reset	All zeros

Figure 15-75. PCI Express I/O Limit Upper 16 Bits Register

Table 15-71 describes the I/O limit upper 16 bits register fields.

Table 15-71. PCI Express I/O Limit Upper 16 Bits Register Field Description

Bits	Name	Description
15–0	I/O Limit Upper 16 Bits	Specifies bits 31–16 of the I/O space ending address when the address decode type field in the I/O limit register is 0x01.

15.3.2.3.17 Capabilities Pointer Register—0x34

The capabilities pointer identifies additional functionality supported by the device.

Offset 0x34 Access: Read only

	7							0
R	Capabilities Pointer							
W								
Reset	0	1	0	0	0	1	0	0

Figure 15-76. Capabilities Pointer Register

Table 15-72. Capabilities Pointer Register Field Description

Bits	Name	Description
7–0	Capabilities Pointer	The capabilities pointer provides the offset (0x44) for additional PCI-compatible registers above the common 64-byte header. Refer to Section 15.3.2.4, “PCI Compatible Device-Specific Configuration Space,” for more information.

15.3.2.3.18 PCI Express Interrupt Line Register—0x3C (EP_Mode Only)

The interrupt line register is used by device drivers and OS software to communicate interrupt line routing information. Values in this register are programmed by system software and are system specific.

Offset 0x3C Access: Read/Write

	7 … 0
R/W	Interrupt Line
Reset	All zeros

Figure 15-77. PCI Express Interrupt Line Register

Table 15-73. PCI Express Interrupt Line Register Field Description

Bits	Name	Description
7–0	Interrupt Line	Used to communicate interrupt line routing information.

15.3.2.3.19 PCI Express Interrupt Pin Register—0x3D

The interrupt pin register identifies the legacy interrupt (INTx) messages the device (or function) uses.

Offset 0x3D Access: Read only

	7							0
R	Interrupt Pin							
W								
Reset	0	0	0	0	0	0	0	0

Figure 15-78. PCI Express Interrupt Pin Register

Table 15-74. PCI Express Interrupt Pin Register Field Description

Bits	Name	Description
7–0	Interrupt pin	Legacy INTx message used by this device. 0x00 This device does not use legacy interrupt (INTx) messages. 0x01 INTA 0x02 INTB 0x03 INTC 0x04 INTD all others Reserved.

15.3.2.3.20 PCI Express Bridge Control Register—0x3E

The PCI Express bridge control register is shown in Figure 15-79.

Offset 0x3E Access: Read/Write

	15–7	6	5–4	3	2	1	0
R/W	—	Scnd_RST	—	VGA_EN	ISA_EN	SERR_EN	PER
Reset		All zeros					

Figure 15-79. PCI Express Bridge Control Register

Table 15-75 describes the PCI Express bridge control register fields.

Table 15-75. PCI Express Bridge Control Register Field Description

Bits	Name	Description
15–7	—	Reserved
6	Scnd_RST	Secondary bus reset
5–4	—	Reserved
3	VGA_EN	VGA enable
2	ISA_EN	ISA enable
1	SERR_EN	SERR enable. This bit controls the propagation of ERR_COR, ERR_NONFATAL, and ERR_FATAL responses received on the secondary side.
0	PER	Parity error response.

15.3.2.4 PCI Compatible Device-Specific Configuration Space

The PCI compatible device-specific configuration space is a PCI compatible configuration space from 0x40 to 0xFF (just below the 64-byte PCI-compatible configuration header).

Reserved

			Address Offset (Hex)
PCI-Compatible Configuration Header (See Section 15.3.2.1, "PCI Compatible Configuration Headers," for more information.)			00 … 3F
			40
Power Mgmt Capabilities	Next Pointer (0x4C)	Power Mgmt Capability ID	44
Data	Power Management Status & Control		48
PCI Express Capabilities	Next Pointer (0x70—EP mode) (NULL—RC mode)	PCI Express Capability ID	4C
Device Capabilities			50
Device Status	Device Control		54
Link Capabilities			58
Link Status	Link Control		5C
Slot Capabilities			60
Slot Status	Slot Control		64
	Root Control (RC mode only)		68
Root Status			6C
MSI Message Control	Next Pointer (NULL)	MSI Message Capability ID	70
MSI Message Address			74
MSI Upper Message Address			78
	MSI Message Data		7C
			80 … FF

Figure 15-80. PCI Compatible Device-Specific Configuration Space

15.3.2.4.1 PCI Express Power Management Capability ID Register—0x44

The PCI Express power management capability ID register is shown in Figure 15-81.

Offset 0x44 Access: Read only

	7							0
R	Power Mgmt Capability ID							
W								
Reset	0	0	0	0	0	0	0	1

Figure 15-81. PCI Express Power Management Capability ID Register

Table 15-76. PCI Express Power Management Capability ID Register Field Description

Bits	Name	Description
7–0	Power Mgmt Capability ID	Power Management = 0x01

15.3.2.4.2 PCI Express Power Management Capabilities Register—0x46

The PCI Express power management capabilities register is shown in Figure 15-82.

Offset 0x46 Access: Read only

	15				11	10	9	8		6	5	4	3	2		0
R	PME Support					D2	D1	AUX Curr			DSI	—	PME CLK	Version		
W																
Reset	0	1	1	1	1	1	1	0	0	0	0	0	0	0	1	0

Figure 15-82. PCI Express Power Management Capabilities Register

Table 15-77. PCI Express Power Management Capabilities Register Field Description

Bits	Name	Description
15–11	PME Support	Indicates the power states that this device supports
10	D2	D2 Support
9	D1	D1 Support
8–6	AUX Curr	AUX Current
5	DSI	Device Specific Initialization
4	—	Reserved
3	PME CLK	Does not apply to PCI Express.
2–0	Version	Setting depends on version of the specification.

15.3.2.4.3 PCI Express Power Management Status and Control Register—0x48

The PCI Express power management status and control register is shown in Figure 15-83.

Offset 0x48 Access: Mixed

	15	14 13	12 9	8	7 2	1 0
R	PME_STAT	Data Scale	Data Select	PME_EN	—	Power State
W	w1c			Sticky		

Reset All zeros

Figure 15-83. PCI Express Power Management Status and Control Register

Table 15-78. PCI Express Status and Control Register Field Description

Bits	Name	Description
15	PME_STAT	PME Status
14–13	Data Scale	Obtained directly from *PCI Express*™ *Base Specification, Revision 1.0a.*
12–9	Data Select	Obtained directly from *PCI Express*™ *Base Specification, Revision 1.0a.*
8	PME_EN	PME Enable
7–2	—	Reserved
1–0	Power State	Power state. Indicates the current power state of the function. 0x00 D0 0x01 D1 0x02 D2 0x03 D3

15.3.2.4.4 PCI Express Power Management Data Register—0x4B

The PCI Express power management data register is shown in Figure 15-84.

Offset 0x4B Access: Read only

	7 0
R	Data
W	

Reset All zeros

Figure 15-84. PCI Express Power Management Data Register

Table 15-79. PCI Express Power Management Data Register Field Description

Bits	Name	Description
7–0	Data	Obtained from *PCI Express*™ *Base Specification, Revision 1.0a.*

15.3.2.4.5 PCI Express Capability ID Register—0x4C

The PCI Express capability ID register is shown in Figure 15-85.

Offset 0x4C — Access: Read only

	7							0
R	PCI Express Capability ID							
W								
Reset	0	0	0	1	0	0	0	0

Figure 15-85. PCI Express Capability ID Register

Table 15-80. PCI Express Capability ID Register Field Description

Bits	Name	Description
7–0	PCI Express Capability ID	PCI Express = 0x10

15.3.2.4.6 PCI Express Capabilities Register—0x4E

The PCI Express capabilities register is shown in Figure 15-86.

Offset 0x4E — Access: Read only

	15	14	13			9	8	7			4	3			0
R	—		Interrupt Message Number				Slot	Device/Port Type				Capability Version			
W															
Reset	0	0	0	0	0	0	0	0	0	*n*	0	0	0	0	0	1

Figure 15-86. PCI Express Capabilities Register

Table 15-81. PCI Express Capabilities Register Field Description

Bits	Name	Description
15–14	—	Reserved
13–9	Interrupt Message Number	If this function is allocated more than one MSI interrupt number, then this register is required to contain the offset between the base Message Data and the MSI Message that is generated when any of the status bits in either the Slot Status register or the Root Port Status register, of this capability structure, are set.
8	Slot	Slot Implemented (RC mode only)
7–4	Device/Port Type	0100 (RC mode) 0000 (EP mode)
3–0	Capability Version	Indicates the defined PCI Express capability structure version number. Must be 1h for 1.0, 1.0a, and 1.1 specification.

15.3.2.4.7 PCI Express Device Capabilities Register—0x50

The PCI Express device capabilities register is shown in Figure 15-87.

Offset 0x50 Access: Read only

	31–28	27–26	25–18	17–16
R	—	CSPLS	CSPLV	—
W				
Reset	0 0 0 0	0 0	1 1 1 1 1 1 1 1	0 0

	15	14	13	12	11–9	8–6	5	4–3	2–0
R	—	PIP	AIP	ABP	EP_L1_LAT	EP_L0s_LAT	ET	PHAN_FCT	MAX_PL_SIZE_SUP
W									
Reset	0	0	0	0	0 0 0	0 0 0	0	0 0	0 0 1

Figure 15-87. PCI Express Device Capabilities Register

Table 15-82 shows PCI Express device capabilities register field description. Refer PCI Express Base Specification for register details.

Table 15-82. PCI Express Device Capabilities Register Field Description

Bits	Name	Description
31–28	—	Reserved
27–26	CSPLS	Captured Slot Power Limit Scale
25–18	CSPLV	Captured Slot Power Limit Value
17–15	—	Reserved
14	PIP	Power Indicator Present
13	AIP	Attention Indicator Present
12	ABP	Attention Button Present
11–9	EP_L1_LAT	Endpoint L1 Acceptable Latency
8–6	EP_L0s_LAT	Endpoint L0s Acceptable Latency
5	ET	Extended Tag Field Supported
4–3	PHAN_FCT	Phantom Functions Supported
2–0	MAX_PL_SIZE_SUP	Maximum payload size supported. 001 = 256-bytes

15.3.2.4.8 PCI Express Device Control Register—0x54

The PCI Express device control register is shown in Figure 15-88.

Offset 0x54 Access: Read/write

	15	14		12	11	10	9	8	7		5	4	3	2	1	0
R W	—	MAX_READ_SIZE			NSE	APE	PFE	ETE	MAX_PAYLOAD_SIZE			RO	URR	FER	NFER	CER
Reset	0	0	1	0	1	0	0	0	0	0	0	1	0	0	0	0

Figure 15-88. PCI Express Device Control Register

Table 15-83. PCI Express Device Control Register Field Description

Bits	Name	Description
15	—	Reserved
14–12	MAX_READ_SIZE	Maximum read request size
11	NSE	No snoop enable
10	APE	AUX power PM enable
9	PFE	Phantom functions enable
8	ETE	Extended tag field enable
7–5	MAX_PAYLOAD_SIZE	Maximum payload size 000 For 128 bytes MAX_PAYLOAD_SIZE 001 For 256 bytes MAX_PAYLOAD_SIZE
4	RO	Relaxed ordering 1 Relaxed ordering is enabled. **Note:** Configuration software must clear this bit if relaxed ordering is not desired.
3	URR	Unsupported request reporting
2	FER	Fatal error reporting
1	NFER	Non-fatal error reporting
0	CER	Correctable error reporting

15.3.2.4.9 PCI Express Device Status Register—0x56

The PCI Express device status register is shown in Figure 15-89.

Offset 0x56 Access: Mixed

	15	6	5	4	3	2	1	0
R	—		TP	APD	URD	FED	NFED	CED
W					w1c	w1c	w1c	w1c
Reset	All zeros							

Figure 15-89. PCI Express Device Status Register

Table 15-84. PCI Express Device Status Register Field Description

Bits	Name	Description
15–6	—	Reserved
5	TP	Transactions pending
4	APD	AUX power detected
3	URD	Unsupported request detected
2	FED	Fatal error detected
1	NFED	Non-fatal error detected
0	CED	Correctable error detected

15.3.2.4.10 PCI Express Link Capabilities Register—0x58

The PCI Express link capabilities register is shown in Figure 15-90.

Offset 0x58 Access: Read only

	31–24	23–18	17–15	14–12	11–10	9–4	3–0
R	Port Number	—	L1_EX_LAT	L0s_EX_LAT	ASPM	MAX_LINK_W	MAX_LINK_SP
W							
Reset	0 0 0 0 0 0 0 0	0 0 0 0 0 0	1 1 1	1 0 1	0 1	0 0 1 0 0 0	0 0 0 1

Figure 15-90. PCI Express Link Capabilities Register

Table 15-85. PCI Express Link Capabilities Register Field Description

Bits	Name	Description
31–24	Port Number	—
23–18	—	Reserved
17–15	L1_EX_LAT	L1 exit latency
14–12	L0s_EX_LAT	L0s exit latency
11–10	ASPM	Active state power management (ASPM) Support **Note:** Although this bit field is hard wired to 01 indicating "L0s Entry Supported," this device actually cannot support ASPM. See more detailed description in the ASPM_CTL bit field of Section 15.3.2.4.11, "PCI Express Link Control Register—0x5C."
9–4	MAX_LINK_W	Maximum link width. Reset value depends on SerDes lane assignment(s). 000001: x1 000010: x2 000100: x4 001000: x8
3–0	MAX_LINK_SP	Maximum link speed 0001 2.5 GT/s link

15.3.2.4.11 PCI Express Link Control Register—0x5C

The PCI Express link control register is shown in Figure 15-91.

Offset 0x5C — Access: Mixed

	15–8	7	6	5	4	3	2	1–0
R	—	EXT_SYNC	CCC		LD	RCB	—	ASPM_CTL
W				RL				
Reset	All zeros							

Figure 15-91. PCI Express Link Control Register

Table 15-86. PCI Express Link Control Register Field Description

Bits	Name	Description
15–8	—	Reserved
7	EXT_SYNC	Extended synch
6	CCC	Common clock configuration
5	RL	Retrain link (Reserved for EP devices). In RC mode, setting this bit initiates link retraining by directing the Physical Layer LTSSM to the Recovery state, if the link has already been up; reads of this bit always return 0.
4	LD	Link disable (Reserved for EP devices)
3	RCB	Read completion boundary
2	—	Reserved
1–0	ASPM_CTL	Active state power management (ASPM) control **Note:** To ensure correct functionality, the ASPM feature has to be turned off for this device and its link partner by system software at all time. In other words, system software must set this ASPM_CTL bit field to 00 via configuration transaction. The same configuration must be done for the link partner of this device.

15.3.2.4.12 PCI Express Link Status Register—0x5E

The PCI Express link status register is shown in Figure 15-92.

Offset 0x5E — Access: Read only

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	—			SCC	LT	—	NEG_LINK_W						LINK_SP			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	1

Figure 15-92. PCI Express Link Status Register

Table 15-87. PCI Express Link Status Register Field Description

Bits	Name	Description
15–13	—	Reserved
12	SCC	Slot clock configuration

Table 15-87. PCI Express Link Status Register Field Description (continued)

Bits	Name	Description
11	LT	Link training
10	—	Reserved.
9–4	NEG_LINK_W	Negotiated link width
3–0	LINK_SP	Link speed.

15.3.2.4.13 PCI Express Slot Capabilities Register—0x60

The PCI Express slot capabilities register is shown in Figure 15-93.

Offset 0x60 Access: Read only

	31–19	18–17	16
R	Physical Slot Number	—	SPLS
W			
Reset	All zeros		

	15	14–7	6	5	4	3	2	1	0
R	SPLS	SPLV	HPC	HPS	PIP	AIP	MRLSP	PCP	ABP
W									
Reset	All zeros								

Figure 15-93. PCI Express Slot Capabilities Register

Table 15-88. PCI Express Slot Capabilities Register Field Description

Bits	Name	Description
31–19	Physical Slot Number	This hardware initialized field indicates the physical slot number attached to this Port. This field must be hardware initialized to a value that assigns a slot number that is globally unique within the chassis. These registers should be initialized to 0 for Ports connected to devices that are either integrated on the system board or integrated within the same silicon as the Switch device or Root Port.
18–17	—	Reserved
16–15	SPLS	Slot power limit scale.
14–7	SPLV	Slot power limit value.
6	HPC	Hot plug capable.
5	HPS	Hot plug surprise.
4	PIP	Power indicator present.
3	AIP	Attention indicator present.
2	MRLSP	MRL sensor present.
1	PCP	Power controller present.
0	ABP	Attention button present.

15.3.2.4.14 PCI Express Slot Control Register—0x64

The PCI Express slot control register is shown in Figure 15-94.

Offset 0x64 Access: Read/Write

	15				11	10	9	8	7	6	5	4	3	2	1	0
R W	—					PCC	PIC		AIC		HPIE	CCIE	PDCE	MRLSCE	PFDE	ABPE
Reset	0	0	0	0	0	0	1	1	1	1	0	0	0	0	0	0

Figure 15-94. PCI Express Slot Control Register

Table 15-89. PCI Express Slot Control Register Field Description

Bits	Name	Description
15–11	—	Reserved
10	PCC	Power controller control.
9–8	PIC	Power indicator control. If a power indicator is implemented, set the power indicator to the written state. Reads of this field must reflect the value from the latest write, even if the corresponding hot-plug command is not complete, unless software issues a write without waiting for the previous command to complete in which case the read value is undefined. Defined encodings are: 00 Reserved 01 On 10 Blink 11 Off **Note:** The default value of this field must be one of the non- reserved values. If the power indicator present bit in the slot capabilities register is 0, this bit is permitted to be read-only with a value of 00.
7–6	AIC	Attention indicator control. If an attention indicator is implemented, writes to this field set the attention indicator to the written state. Reads of this field must reflect the value from the latest write, even if the corresponding hot-plug command is not complete, unless software issues a write without waiting for the previous command to complete in which case the read value is undefined. Defined encodings are: 00 Reserved 01 On 10 Blink 11 Off **Note:** The default value of this field must be one of the non- reserved values. if the attention indicator present bit in the slot capabilities register is 0, this bit is permitted to be read-only with a value of 00.
5	HPIE	Hot plug interrupt enable.
4	CCIE	Command completed interrupt enable.
3	PDCE	Presence detect changed enable.
2	MRLSCE	MRL sensor changed enable.
1	PFDE	Power fault detected enable.
0	ABPE	Attention button pressed enable.

15.3.2.4.15 PCI Express Slot Status Register (RC Mode Only)—0x66

The PCI Express slot status register is shown in Figure 15-95.

Offset 0x66 Access: Mixed

	15								7	6	5	4	3	2	1	0
R	—									PDS	MRLSS	CC	PDC	MRLSC	PFD	ABP
W												w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0

Figure 15-95. PCI Express Slot Status Register

Table 15-90. PCI Express Slot Status Register Field Descriptions

Bits	Name	Description
15–7	—	Reserved
6	PDS	Presence detect state. This bit indicates the presence of a card in the slot. 0 Slot empty 1 Card is present
5	MRLSS	MRL sensor state. 0 MRL closed 1 MRL open
4	CC	Command completed.
3	PDC	Presence detect changed.
2	MRLSC	MRL sensor changed.
1	PFD	Power fault detected.
0	ABP	Attention button pressed.

15.3.2.4.16 PCI Express Root Control Register (RC Mode Only)—0x68

The PCI Express root control register is shown in Figure 15-96.

Offset 0x68 Access: Read/Write

	15	4	3	2	1	0
R W	—		PMEIE	SEFEE	SENFEE	SECEE
Reset	All zeros					

Figure 15-96. PCI Express Root Control Register

Table 15-91. PCI Express Root Control Register Field Description

Bits	Name	Description
15–4	—	Reserved
3	PMEIE	PME interrupt enable.
2	SEFEE	System error on fatal error enable.

Table 15-91. PCI Express Root Control Register Field Description (continued)

Bits	Name	Description
1	SENFEE	System error on non-fatal error enable.
0	SECEE	System error on correctable error enable.

15.3.2.4.17 PCI Express Root Status Register (RC Mode Only)—0x6C

The PCI Express root status register is shown in Figure 15-97.

Offset 0x6C Access: Mixed

	31–18	17	16
R	—	PMEP	PMES
W			w1c
Reset	All zeros		

	15–0
R	PME Requestor ID
W	
Reset	All zeros

Figure 15-97. PCI Express Root Status Register

Table 15-92. PCI Express Root Status Register Field Description

Bits	Name	Description
31–18	—	Reserved
17	PMEP	PME pending.
16	PMES	PME status.
15–0	PME Requestor ID	PME requestor ID.

15.3.2.4.18 PCI Express MSI Message Capability ID Register (EP Mode Only)—0x70

The PCI Express MSI message capability ID register is shown in Figure 15-98.

Offset 0x70 Access: Read only

	7–0
R	MSI Message Capability ID
W	

Reset	0	0	0	0	0	1	0	1

Figure 15-98. PCI Express Capability ID Register

Table 15-93. PCI Express Capability ID Register Field Description

Bits	Name	Description
7–0	MSI Message Capability ID	MSI Message = 0x05

15.3.2.4.19 PCI Express MSI Message Control Register (EP Mode Only)—0x72

The PCI Express MSI message control register is shown in Figure 15-99.

Offset 0x72 Access: Mixed

	15–8	7	6–4	3–1	0
R	—	64AC	MME	MMC	MSIE
W					
Reset	0 0 0 0 0 0 0 0	1	0 0 0	1 0 0	0

Figure 15-99. PCI Express MSI Message Control Register

Table 15-94. PCI Express MSI Message Control Register Field Description

Bits	Name	Description
15–8	—	Reserved
7	64AC	64-bit address capable.
6–4	MME	Multiple message enable.
3–1	MMC	Multiple message capable.
0	MSIE	MSI enable.

15.3.2.4.20 PCI Express MSI Message Address Register (EP Mode Only)—0x74

The PCI Express MSI message address register is shown in Figure 15-100.

Offset 0x74 Access: Mixed

	31–2	1–0
R	Message Address	00
W		
Reset	All zeros	

Figure 15-100. PCI Express MSI Message Address Register

Table 15-95. PCI Express MSI Message Address Register Field Description

Bits	Name	Description
31–2	Message Address	System-specified message address
1–0	00	Always returns 00 on reads; write operations have no effect.

15.3.2.4.21 PCI Express MSI Message Upper Address Register (EP Mode Only)—0x78

The PCI Express MSI message upper address register is shown in Figure 15-101.

Offset 0x78 Access: Read/Write

	31 … 0
R/W	Message Upper Address
Reset	All zeros

Figure 15-101. PCI Express MSI Message Upper Address Register

Table 15-96. PCI Express MSI Message Upper Address Register Field Description

Bits	Name	Description
31–0	Message Upper Address	System-specified message upper address

15.3.2.4.22 PCI Express MSI Message Data Register (EP Mode Only)—0x7C

The PCI Express MSI message data register is shown in Figure 15-102.

Offset 0x7C Access: Read/Write

	15 … 0
R/W	Message Data
Reset	All zeros

Figure 15-102. PCI Express MSI Message Data Register

Table 15-97. PCI Express MSI Message Data Register Field Description

Bits	Name	Description
15–0	Message Data	System-specified message.

15.3.2.5 PCI Express Extended Configuration Space

Reserved

		Address Offset (Hex)
PCI Compatible Configuration Header (See Section 15.3.2.1, "PCI Compatible Configuration Headers," for more information.)		000 03F
PCI-Compatible Device-Specific Configuration Space (See Section 15.3.2.4, "PCI Compatible Device-Specific Configuration Space," for more information.)		040 0FF
Next Capability Offset (NULL)/Capability Version	Advanced Error Reporting Capability ID	100
Uncorrectable Error Status		104
Uncorrectable Error Mask		108
Uncorrectable Error Severity		10C
Correctable Error Status		110
Correctable Error Mask		114
Advanced Error Capabilities and Control		118
Header Log		11C 120 124 128
Root Error Command		12C
Root Error Status		130
Error Source ID	Correctable Error Source ID	134
		138 3FF
PCI Express Controller Internal CSRs[1]		400 6FF
		700 FFF

Figure 15-103. PCI Express Extended Configuration Space

[1] Note that the PCI Express Controller Internal CSRs are not accessible by inbound PCI Express configuration transactions. Attempts to access these registers returns all 0s.

15.3.2.5.1 PCI Express Advanced Error Reporting Capability ID Register—0x100

The PCI Express advanced error reporting capability ID register is shown in Figure 15-104.

Offset 0x100 Access: Read only

	15															0
R	Capability ID															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

Figure 15-104. PCI Express Advanced Error Reporting Capability ID Register

Table 15-98. PCI Express Advanced Error Reporting Capability ID Register Field Description

Bits	Name	Description
15–0	Capability ID	Advanced error reporting capability = 0x0001

15.3.2.5.2 PCI Express Uncorrectable Error Status Register—0x104

The PCI Express uncorrectable error status register is shown in Figure 15-105.

Offset 0x104 Access: Read/Write

	31											21	20	19	18	17	16
R	—												URE	ECRCE	MTLP	RXO	UC
W													w1c	w1c	w1c	w1c	w1c
Reset	All zeros																

	15	14	13	12	11					5	4	3			1	0
R	CA	CTO	FCPE	PTLP	—						DLPE	—				TE
W	w1c	w1c	w1c	w1c							w1c					w1c
Reset	All zeros															

Figure 15-105. PCI Express Uncorrectable Error Status Register

Table 15-99. PCI Express Uncorrectable Error Status Register Field Description

Bits	Name	Description
31–21	—	Reserved
20	URE	Unsupported request error status.
19	ECRCE	ECRC error status.
18	MTLP	Malformed TLP status.
17	RXO	Receiver overflow status.
16	UC	Unexpected completion status.
15	CA	Completer abort status.
14	CTO	Completion timeout status. Note that a completion timeout error is a fatal error. If a completion timeout error is detected, the system has become unstable. Hot reset is recommended to restore stability of the system.

Table 15-99. PCI Express Uncorrectable Error Status Register Field Description (continued)

Bits	Name	Description
13	FCPE	Flow control protocol error status.
12	PTLP	Poisoned TLP status.
11–5	—	Reserved
4	DLPE	Data link protocol error status.
3–1	—	Reserved
0	TE	Training error status.

15.3.2.5.3 PCI Express Uncorrectable Error Mask Register—0x108

The PCI Express uncorrectable error mask register is shown in Figure 15-106.

Offset 0x108 Access: Read/Write

	31–21	20	19	18	17	16
R/W	—	UREM	ECRCEM	MTLPM	RXOM	UCM
Reset	All zeros					

	15	14	13	12	11–5	4	3–1	0
R/W	CAM	CTOM	FCPEM	PTLPM	—	DLPEM	—	TEM
Reset	All zeros							

Figure 15-106. PCI Express Uncorrectable Error Mask Register

Table 15-100. PCI Express Uncorrectable Error Mask Register Field Description

Bits	Name	Description
31–21	—	Reserved
20	UREM	Unsupported request error mask
19	ECRCEM	ECRC error mask
18	MTLPM	Malformed TLP mask
17	RXOM	Receiver overflow mask
16	UCM	Unexpected completion mask
15	CAM	Completer abort mask
14	CTOM	Completion timeout mask
13	FCPEM	Flow control protocol error mask
12	PTLPM	Poisoned TLP mask
11–5	—	Reserved
4	DLPEM	Data link protocol error mask

Table 15-100. PCI Express Uncorrectable Error Mask Register Field Description (continued)

Bits	Name	Description
3–1	—	Reserved
0	TEM	Training error mask

15.3.2.5.4 PCI Express Uncorrectable Error Severity Register—0x10C

The PCI Express uncorrectable error severity register is shown in Figure 15-107.

Offset 0x10C Access: Read/Write

	31										21	20	19	18	17	16
R/W	—											URES	ECRCES	MTLPS	RXOS	UCS
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0

	15	14	13	12	11						5	4	3			0
R/W	CAS	CTOS	FCPES	PTLPS	—							DLPES	—			
Reset	0	0	1	0	0	0	0	0	0	0	0	1	0	0	0	0

Figure 15-107. PCI Express Uncorrectable Error Severity Register

Table 15-101. PCI Express Uncorrectable Error Severity Register Field Description

Bits	Name	Description
31–21	—	Reserved
20	URES	Unsupported request error severity
19	ECRCES	ECRC error severity
18	MTLPS	Malformed TLP severity
17	RXOS	Receiver overflow severity
16	UCS	Unexpected completion severity
15	CAS	Completer abort severity
14	CTOS	Completion timeout severity
13	FCPES	Flow control protocol error severity
12	PTLPS	Poisoned TLP severity
11–5	—	Reserved
4	DLPES	Data link protocol error severity
3–0	—	Reserved

15.3.2.5.5 PCI Express Correctable Error Status Register—0x110

The PCI Express correctable error status register is shown in Figure 15-108.

Offset 0x110 Access: w1c

	31–13	12	11–9	8	7	6	5–1	0
R	—	RTTO	—	RNR	BDLLP	BTLP	—	RXE
W		w1c		w1c	w1c	w1c		w1c
Reset	All zeros							

Figure 15-108. PCI Express Correctable Error Status Register

Table 15-102. PCI Express Correctable Error Status Register Field Description

Bits	Name	Description
31–13	—	Reserved
12	RTTO	Replay timer timeout status
11–9	—	Reserved
8	RNR	REPLAY_NUM Rollover status
7	BDLLP	Bad DLLP status
6	BTLP	Bad TLP status
5–1	—	Reserved
0	RXE	Receiver error status

15.3.2.5.6 PCI Express Correctable Error Mask Register—0x114

The PCI Express correctable error mask register is shown in Figure 15-109.

Offset 0x114 Access: Read/Write

	31–13	12	11–9	8	7	6	5–1	0
R W	—	RTTOM	—	RNRM	BDLLPM	BTLPM	—	RXEM
Reset	All zeros							

Figure 15-109. PCI Express Correctable Error Mask Register

Table 15-103. PCI Express Correctable Error Mask Register Field Description

Bits	Name	Description
31–13	—	Reserved
12	RTTOM	Replay timer timeout mask
11–9	—	Reserved
8	RNRM	REPLAY_NUM Rollover mask
7	BDLLPM	Bad DLLP mask

Table 15-103. PCI Express Correctable Error Mask Register Field Description (continued)

Bits	Name	Description
6	BTLPM	Bad TLP mask
5–1	—	Reserved
0	RXEM	Receiver error mask

15.3.2.5.7 PCI Express Advanced Error Capabilities and Control Register—0x118

The PCI Express advanced error capabilities and control register is shown in Figure 15-110.

Offset 0x118 Access: Mixed

	31–9	8	7	6	5	4–0
R	—	ECRCCE	ECRCCC	ECRCGE	ECRCGC	First Error Pointer
W						
Reset	All zeros					

Figure 15-110. PCI Express Advanced Error Capabilities and Control Register

Table 15-104. PCI Express Advanced Error Capabilities and Control Register Field Description

Bits	Name	Description
31–9	—	Reserved
8	ECRCCE	ECRC checking enable
7	ECRCCC	ECRC checking capable
6	ECRCGE	ECRC generation enable
5	ECRCGC	ECRC generation capable
4–0	First Error Pointer	The First Error Pointer is a read-only field that identifies the bit position of the first error reported in the uncorrectable error status register (see Section 15.3.2.5.2, “PCI Express Uncorrectable Error Status Register—0x104”).

15.3.2.5.8 PCI Express Header Log Register—0x11C–0x128

The PCI Express header log register is shown in Figure 15-111.

Offset 0x11C — Access: Read only

	31–24	23–16	15–8	7–0
R	Byte 0	Byte 1	Byte 2	Byte 3
W				

Reset: All zeros

Offset 0x120 — Access: Read only

	31–24	23–16	15–8	7–0
R	Byte 4	Byte 5	Byte 6	Byte 7
W				

Reset: All zeros

Offset 0x124 — Access: Read only

	31–24	23–16	15–8	7–0
R	Byte 8	Byte 9	Byte A	Byte B
W				

Reset: All zeros

Offset 0x128 — Access: Read only

	31–24	23–16	15–8	7–0
R	Byte C	Byte D	Byte E	Byte F
W				

Reset: All zeros

Figure 15-111. PCI Express Header Log Register

Table 15-105. PCI Express Header Log Register Field Description

Bits	Name	Description
127–0	Header Log	Header of TLP associated with error.

15.3.2.5.9 PCI Express Root Error Command Register—0x12C

The PCI Express root error command register is shown in Figure 15-112.

Offset 0x12C — Access: Read/Write

	31–16
R	—
W	

Reset: All zeros

	15–3	2	1	0
R	—	FERE	NFERE	CERE
W				

Reset: All zeros

Figure 15-112. PCI Express Root Error Command Register

Table 15-106. PCI Express Root Error Command Register Field Description

Bits	Name	Description
31–3	—	Reserved
2	FERE	Fatal error reporting enable.
1	NFERE	Non-fatal error reporting enable
0	CERE	Correctable error reporting enable

15.3.2.5.10 PCI Express Root Error Status Register—0x130

The PCI Express root error status register is shown in Figure 15-113.

Offset 0x12C Access: Mixed

	31–27	26–16
R	AEIMN	—
W		
Reset	All zeros	

	15–7	6	5	4	3	2	1	0
R	—	FEMR	NFEMR	FUF	MEFNFR	EFNFR	MECR	ECR
W		w1c	w1c	w1c	w1c	w1c	w1c	w1c
Reset	All zeros							

Figure 15-113. PCI Express Root Error Status Register

Table 15-107. PCI Express Root Error Command Status Field Description

Bits	Name	Description
31–27	AEIMN	Advanced error interrupt message number.
26–7	—	Reserved
6	FEMR	Fatal error messages received.
5	NFEMR	Non-fatal error messages received.
4	FUF	First uncorrectable fatal.
3	MEFNFR	Multiple ERR_FATAL/NONFATAL received.
2	EFNFR	ERR_FATAL/NONFATAL received.
1	MECR	Multiple ERR_COR received.
0	ECR	ERR_COR received.

15.3.2.5.11 PCI Express Correctable Error Source ID Register—0x134

The PCI Express correctable error source ID register is shown in Figure 15-114.

Offset 0x134 Access: Read only

	15 … 0
R	ERR_COR Source ID
W	

Reset All zeros

Figure 15-114. PCI Express Correctable Error Source ID Register

Table 15-108. PCI Express Correctable Error Source ID Register Field Description

Bits	Name	Description
15–0	ERR_COR Source ID	Loaded with the Requestor ID indicated in the received ERR_COR Message when the ERR_COR Received register is not already set. Default value of this field is 0.

15.3.2.5.12 PCI Express Error Source ID Register—0x136

The PCI Express error source ID register is shown in Figure 15-115.

Offset 0x136 Access: Read only

	15 … 0
R	Error Source ID
W	

Reset All zeros

Figure 15-115. PCI Express Correctable Error Source ID Register

Table 15-109. PCI Express Correctable Error Source ID Register Field Description

Bits	Name	Description
15–0	Error Source ID	ERR_FATAL/NONFATAL source ID

15.3.2.6 PCI Express Controller Internal CSRs

The PCI Express Controller Internal CSRs, shown in Figure 15-116, provide additional control and status for the PCI Express controller block within the extended PCI Express configuration register space.

Reserved	Address Offset (Hex)
PCI Compatible Configuration Header (See Section 15.3.2.1, “PCI Compatible Configuration Headers,” for more information.)	000 03F
PCI-Compatible Device-Specific Configuration Space (See Section 15.3.2.4, “PCI Compatible Device-Specific Configuration Space,” for more information.)	040 0FF
PCI Express Extended Configuration Registers (See Section 15.3.2.5, “PCI Express Extended Configuration Space,” for more information.)	100 134
	138 3FF
	400
LTSSM State Status	404
PCI Express Controller Core Clock Ratio	440
PCI Express Power Management Timer	450
PCI Express PME Timout (EP-mode only)	454
PCI Express Subsystem Vendor ID Update (EP-mode only)	478
Configuration Ready	4B0
	4B4
Flow Control Update Timeout	4B8
Secondary Status Interrupt Mask (RC-mode only)PCI Express Subsystem Vendor ID Update (EP-mode only)	5A0
	6FF
	700 FFF

Figure 15-116. PCI Express Controller Internal CSRs

NOTE

The PCI Express Controller Internal CSRs are not accessible by inbound PCI Express configuration transactions. Attempts to access these registers returns all 0s.

15.3.2.6.1 LTSSM State Status Register—0x404

The PCI Express link training and status state machine (LTSSM) state status register, shown in Figure 15-117, provides detailed information about link training status. This register is useful for debugging link training failures.

NOTE

The Status Code in PEX_LTSSM_STAT changes while reacting to the link status. Therefore, software may need to read PEX_LTSSM_STAT multiple times to ensure the value has stabilized.

Offset 0x404 Access: Read only

	31 – 7	6 – 0
R	—	Status Code
W		
Reset	All zeros	

Figure 15-117. PCI Express LTSSM State Status Register (PEX_LTSSM_STAT)

The fields of the PCI Express LTSSM state status register are described in Table 15-110.

Table 15-110. PEX_LTSSM_STAT Field Descriptions

Bits	Name	Description
31–7	—	Reserved
6–0	Status code	Status code. See Table 15-111 for encodings.

Table 15-111 provides the encodings for the status code field of the PEX_LTSSM_STAT register.

Table 15-111. PEX_LTSSM_STAT Status Codes

Status Code (Hex)	LTSSM State Description	Status Code (Hex)	LTSSM State Description
00	Detect quiet	27	TX L0s FTS; RX L0s FTS
01	Detect active (0)	28	L0 to L1 (0)
02	Detect active (1)	29	L0 to L1 (1)
03	Detect active (2)	2A	L1 entry
04	Polling active (0)	2B	L1 idle (0)
05	Polling active (1)	2C	L1 idle (1)
06	Polling config (0)	2D	L0 to L2 (0)
07	Polling config (1)	2E	L0 to L2 (1)

Table 15-111. PEX_LTSSM_STAT Status Codes (continued)

Status Code (Hex)	LTSSM State Description	Status Code (Hex)	LTSSM State Description
08	Polling compliance	2F	L2 entry
09	Configuration link width start (0)	30	L2 idle (0)
0A	Configuration link width start (1)	31	L2 idle (1)
0B	Configuration link width accept (0)	32	Recovery lock (0)
0C	Configuration link width accept (1)	33	Recovery lock (1)
0D	Configuration lane number wait (0)	34	Recovery lock (2)
0E	Configuration lane number wait (1)	35	Recovery cfg (0)
0F	Configuration lane number wait (2)	36	Recovery cfg (1)
10	Configuration lane number wait (3)	37	Recovery idle (0)
11	Configuration lane number accept	38	Recovery idle (1)
12	Configuration complete (0)	39	Recovery to configuration
13	Configuration complete (1)	3A	Recovery cfg to configuration
14	Configuration idle (0)	3F	L0 no training
15	Configuration idle (1)	7F	Detect quiet EI
16	L0	49	Configuration link width start—RC
17	TX L0; RX L0s entry	4A	Configuration link width accept—RC
18	TX L0; RX L0s idle	4B	Configuration lane number wait—RC
19	TX L0; RX L0s fast training sequence (FTS)	4C	Configuration lane number accept—RC
1A	TX L0s entry (0); RX L0	60	Loopback slave active (0)
1B	TX L0s entry (0); RX L0s idle	61	Loopback slave active (1)
1C	TX L0s entry (0); RX L0s FTS	62	Loopback slave exit
1D	TX L0s entry (1); RX L0	68	Hot reset (0)
1E	TX L0s entry (1); RX L0s idle	69	Hot reset (1)
1F	TX L0s entry (1); RX L0s FTS	6A	Hot reset (0)—RC
20	TX L0s idle; RX L0	6B	Hot reset (1)—RC
21	TX L0s idle; RX L0s entry	75	Disabled (0)
22	TX L0s idle; RX L0s idle	71	Disabled (1)
23	TX L0s idle; RX L0s FTS	72	Disabled (2)
24	TX L0s FTS; RX L0	73	Disabled (3)
25	TX L0s FTS; RX L0s entry	74	Disabled (4)
26	TX L0s FTS; RX L0s idle	78	L0 to L1/L2—RC

15.3.2.6.2 PCI Express Controller Core Clock Ratio Register—0x440

The PCI Express controller core clock ratio register, shown in Figure 15-118, is used to program the ratio of the actual PCI Express controller clock frequency to the default controller core frequency (which is half of the system bus frequency). This is required only when a PCI Express controller clock frequency other than the default value has to be used.

Offset 0x440 Access: Read/Write

	31–6	5–0
R/W	—	Clock Ratio Numerator
Reset	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 1 0 0 0 0

Figure 15-118. PCI Express IP Block Core Clock Ratio Register (PEX_GCLK_RATIO)

The fields of the PCI Express IP block core clock ratio register are described in Table 15-112.

Table 15-112. PEX_GCLK_RATIO Field Descriptions

Bits	Name	Description
31–6	—	Reserved
5–0	Clock Ratio Numerator	The numerator of the ratio of the actual PCI Express controller clock frequency used to the default core clock frequency of 267 MHz. The denominator of the ratio is fixed at 16. The default value of this register is 0x10 (16 decimal), which corresponds to a ratio of 1:1 (or 16/16)

As an example of programming PEX_GCLK_RATIO, consider the case where the actual PCI Express controller clock is 200 MHz, the ratio of the actual clock to the default clock (267 MHz) is 3:4. that is, the default core clock has to be multiplied by the ratio (3/4, which is equivalent to 12/16). So the register has to be programmed with the decimal numerator value 12 or 0x0000_000C.

15.3.2.6.3 PCI Express Power Management Timer Register—0x450

The PCI Express power management timer register, shown in Figure 15-119, is used to program the time-in values for entering L1 power management states.

Offset 0x450 Access: Read/Write

	31–24	23–12	11–0
R/W	—	L1_WAIT_PERIOD	—
Reset	0 0 0 0 0 0 0 0	0 0 0 1 0 1 0 0 1 1 0 1	0 1 1 1 1 1 0 0 1 1 1 0

Figure 15-119. PCI Express Power Management Timer Register (PEX_PM_TIMER)

The fields of the PCI Express power management timer register are described in Table 15-113.

Table 15-113. PEX_PM_TIMER Field Descriptions

Bits	Name	Description
31–24	—	Reserved
23–12	L1_WAIT_PERIOD	Wait period (in PCI Express controller core clock cycles) before entering L1 power state after all functions are in a non-D0 power state. The value is calculated as: Time (in µsec) × PCI Express controller core clock frequency (in MHz) The time value must be less than 2 µsec; the default value (0x14D) is 1 µsec for the default clock frequency of 333 MHz.
11–0	—	Reserved

15.3.2.6.4 PCI Express PME Time-Out Register (EP-Mode Only)—0x454

The PCI Express PME time-out register, shown in Figure 15-120, is used to program the time-out value that the controller uses before re-sending a PME message to the host. If PME is requested by a function and the host does not clear the associated PME_STAT bit even after this time-out has expired, the PME message is sent again to the host by the PCI Express controller. This register is supported only for EP mode.

Offset 0x454 Access: Read/Write

	31–26	25–0
R/W	—	PME_TIMEOUT
Reset	0 0 0 0 0 0	0 1 1 1 1 1 1 1 0 0 0 0 0 1 1 1 1 0 0 0 1 0 0 0 0 0

Figure 15-120. PCI Express PME Time-Out Register (PEX_PME_TIMEOUT)

The fields of the PCI Express PME time-out register are described in Table 15-113.

Table 15-114. PEX_PME_TIMEOUT Field Descriptions

Bits	Name	Description
31–26	—	Reserved
25–0	PME_TIMEOUT	The PME time-out value specifies the interval before PME messages are resent by the controller, provided the PME_STAT bit in the PCI Express power management status and control register (offset 0x48) is not cleared by the host. The value for PME_TIMEOUT is specified in terms of PCI Express controller core clock cycles. The value is calculated as: Time (in µsec) × PCI Express controller core clock frequency (in MHz) The minimum time value is 100 msec; the default value (0x1FC1E20) is 100 msec for the default clock frequency of 333 MHz.

15.3.2.6.5 PCI Express Subsystem Vendor ID Update Register (EP Mode Only)—0x478

The PCI Express subsystem vendor ID update register, shown in Figure 15-121, is used to set the values for the Subsystem ID and Subsystem Vendor ID registers in the Type 0 configuration header.

Offset 0x478 Access: Read/Write

	31–16	15–0
R/W	SS_ID	SSV_ID
Reset	All zeros	

Figure 15-121. PCI Express Subsystem Vendor ID Update Register (PEX_SSVID_UPDATE)

The fields of the PCI Express subsystem vendor ID update register are described in Table 15-115.

Table 15-115. PEX_SSVID_UPDATE Field Descriptions

Bits	Name	Description
31–16	SS_ID	Subsystem ID [15–0] value
15–0	SSV_ID	Subsystem vendor ID [15–0] value

When used as an endpoint, the controller's initialization software programs the desired subsystem ID and subsystem vendor ID values in PEX_SSVID_UPDATE before setting the CFG_READY bit in the PEX_CFG_READY register (see Section 15.3.2.6.6, "Configuration Ready Register—0x4B0"). That way, when the host begins system enumeration, the correct values are present in the Type 0 configuration header.

15.3.2.6.6 Configuration Ready Register—0x4B0

The PCI Express configuration ready register, shown in Figure 15-122, is used to indicate configuration complete status to the transaction layer. The transaction layer handles configuration requests from external hosts only after the CFG_READY bit is set. All the configuration requests received from external hosts before the CFG_READY bit is set are completed with configuration request retry status (CRS). The CFG_READY bit in this register should be set after all relevant configuration registers have been programmed. This makes sure the external host reads the correct capability advertisements during enumeration.

Note that the state of PEX_CFG_READY[CFG_READY] is dependent upon the POR configuration setting described in Section 15.5.1, "Boot Mode and Inbound Configuration Transactions."

Offset 0x4B0 Access: Read/Write

	31–1	0
R/W	—	CFG_READY
Reset	0000_000*n* (defined during POR)	

Figure 15-122. PCI Express Configuration Ready Register (PEX_CFG_READY)

The fields of the PCI Express configuration ready register are described in Table 15-116.

Table 15-116. PEX_CFG_READY Field Descriptions

Bits	Name	Description
31–1	—	Reserved
0	CFG_READY	Configuration ready 1 The transaction layer accepts inbound configuration requests. 0 The transaction layer responds to all inbound configuration requests with retry (CRS) Note that the reset state of this bit is determined during POR.

15.3.2.6.7 Flow Control Update Timeout Register—0x4B8

The PCI Express flow control update timeout register, shown in Figure 15-123, is used to program the timeout value for update-FC DLLP reception in terms of PCI Express controller core clock cycles.

Offset 0x4B8 Access: Read/Write

	31	30											18	17																0
R W	DIS_LR	—												FC_UPDATE_TIMEOUT																
Reset	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0	0	0	0	1	0	1	0	0	0

Figure 15-123. PCI Express Flow Control Update Timeout Register (PEX_FC_UPDATE_TOR)

The fields of the PCI Express flow control update timeout register are described in Table 15-117.

Table 15-117. PEX_FC_UPDATE_TOR Field Descriptions

Bits	Name	Description
31	DIS_LR	Disable link retraining on FC update timeout error. The PCI Express protocol allows for optional link retraining by a device if FC updates are not received from the remote device within the timeout period programmed in bits [17–0] of this register. If the FC updates were lost due to link error issues, this retraining will help to restore normal operation. By default, this retraining is disabled. Since this is an optional feature, the user is allowed to enable or disable such automatic retraining, if desired. 1 Disable link retraining on FC update timeout error. 0 Enable link retraining on FC update timeout error.
30–18	—	Reserved
17–0	FC_UPDATE_TIMEOUT	FC update timeout value specifies the interval (in PCI Express controller core clock cycles) to wait for the reception of consecutive FC-update DLLPs before indicating a flow-control protocol error. The value is calculated as: Time (in µsec) × PCI Express controller core clock frequency (in MHz) The maximum time value is 200 µsec; the default value (0x10428) is 200 µsec for the default clock frequency of 333 MHz.

15.3.2.6.8 Secondary Status Interrupt Mask Register (RC-Mode Only)—0x5A0

The PCI Express secondary status interrupt mask register, shown in Figure 15-124, can be used to disable sideband interrupt generation when error bits in the PCI Express secondary status register are set. See Section 15.3.2.3.8, “PCI Express Secondary Status Register—0x1E,” for more information. By default, interrupt generation due to secondary status errors is disabled.

Offset 0x5A0 (RC-mode only) Access: Read/write

	31–6	5	4	3	2	1	0
R/W	—	M_DPE	M_SSE	M_RMA	M_RTA	M_STA	M_MDPE
Reset	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1	1	1	1	1	1

Figure 15-124. PCI Express PCI Interrupt Mask Register (PEX_SS_INTR_MASK)

The fields of the PCI Express secondary status interrupt mask register are described in Table 15-118.

Table 15-118. PEX_SS_INTR_MASK Field Descriptions

Bits	Name	Description
31–6	—	Reserved
5	M_DPE	Mask detected parity error. Default value is 1 1 Mask enabled (interrupt cannot be generated) 0 Mask disabled
4	M_SSE	Mask signaled system error. Default value is 1 1 Mask enabled (interrupt cannot be generated) 0 Mask disabled
3	M_RMA	Mask received master abort. Default value is 1 1 Mask enabled (interrupt cannot be generated) 0 Mask disabled
2	M_RTA	Mask received target abort. Default value is 1 1 Mask enabled (interrupt cannot be generated) 0 Mask disabled
1	M_STA	Mask signaled target abort. Default value is 1 1 Mask enabled (interrupt cannot be generated) 0 Mask disabled
0	M_MDPE	Mask master data parity error. Default value is 1 1 Mask enabled (interrupt cannot be generated) 0 Mask disabled

15.4 Functional Description

The PCI Express protocol relies on a requestor/completer relationship where one device requests that some desired action be performed by some target device and the target device completes the task and responds. Usually the requests and responses occur through a network of links, but to the requestor and to the completer, the intermediate components are transparent.

Figure 15-125. Requestor/Completer Relationship

Each PCI Express device is divided into two halves-transmit (TX) and receive (RX), and each of these halves is further divided into three layers—transaction, data link, and physical—as shown in Figure 15-126.

Figure 15-126. PCI Express High-Level Layering

Packets are formed in the transaction layer (TLPs) and data link layer (DLLPs), and each subsequent layer adds the necessary encodings and framing—as shown in Figure 15-127. As packets are received, they are decoded and processed by the same layers but in reverse order, so they may be processed by the layer or by the device application software.

Figure 15-127. PCI Express Packet Flow

15.4.1 Architecture

This section describes implementation details of the PCI Express controller.

15.4.1.1 PCI Express Transactions

Table 15-119 contains the list of transactions that the PCI Express controller supports as an initiator and a target.

Table 15-119. PCI Express Transactions

PCI Express Transaction	Supported as an Initiator	Supported as a Target	Definition
Mrd	Yes	Yes	Memory Read Request
MRdLk	No	No	Memory Read Lock. As a target, CplLk with UR status is returned.
MWr	Yes	Yes	Memory Write Request to memory-mapped PCI-Express space
IORd	Yes (RC only)	No	I/O Read request. As a target, Cpl with UR status is returned.
IOWr	Yes (RC only)	No	I/O Write Request. As a target, Cpl with UR status is returned.
CfgRd0	Yes (RC only	Yes	Configuration Read Type 0
CfgWr0	Yes (RC only)	Yes	Configuration Write Type 0
CfgRd1	Yes (RC only)	No	Configuration Read Type 1. As a target, Cpl with UR status is returned.
CfgWr1	Yes (RC only)	No	Configuration Write Type 1. As a target, Cpl with UR status is returned.
Msg	Yes	Yes	Message Request
MsgD	Yes (RC only)	Yes (EP only)	Message Request with Data payload. Note that Set_Slot_Power_Limit is the only message with data that is supported and then only when the controller is an initiator and in RC mode or a target and in EP mode.
Cpl	Yes	Yes	Completion without Data
CplD	Yes	Yes	Completion with Data
CplLk	No	Yes	Completion for Locked Memory Read without Data. The only time that CplLk is returned with UR status is when the controller receives a MRdLk command.
CplDLk	No	No	Completion for Locked Memory Read with Data

15.4.1.2 Byte Ordering

Whenever data cross a bridge between two busses, the byte ordering of data on the source and destination buses must be considered. The internal platform bus of this device is inherently big endian and the PCI Express bus interface is inherently little endian.

There are two methods to handle ordering of data as it crosses a bridge—address invariance and data invariance. Address invariance preserves the addressing of bytes within a scalar data element, but not the relative significance of the bytes within that scalar. Conversely, data invariance preserves the relative significance of bytes within a scalar, but not the addressing of the individual bytes that make up a scalar.

This device uses address invariance as its byte ordering policy.

As stated above, address invariance preserves the byte address of each byte on an I/O interface as it is placed in memory or moved into a register. This policy can have the effect of reversing the significance order of bytes (most significant to least significant and vice versa), but it has the benefit of preserving the format of general data structures. Provided that software is aware of the endianness and format of the data structure, it can correctly interpret the data on either side of the bridge.

Figure 15-128 shows the transfer of a 4-byte scalar, 0x4142_4344, from a big endian source across an address invariant bridge to a little endian destination.

Figure 15-128. Address Invariant Byte Ordering—4 bytes Outbound

Note that although the significance of the bytes within the scalar have changed, the address of the individual bytes that make up the scalar have not changed. As long as software is aware that the source of the data used a big endian format, the data can be interpreted correctly.

Figure 15-129 shows data flowing the other way, from a little endian source to a big endian destination.

Figure 15-129. Address Invariant Byte Ordering—4 bytes Inbound

Figure 15-130 shows an outbound transfer of an 8-byte scalar, 0x5455_1617_CDCE_2728, using address invariance.

Figure 15-130. Address Invariant Byte Ordering—8 bytes Outbound

Figure 15-131 shows an inbound transfer of a 2-byte scalar, 0x5837, using address invariance.

Figure 15-131. Address Invariant Byte Ordering—2 bytes Inbound

Note that in all of these examples, the original addresses of the individual bytes within the scalars (as created by the source) have been preserved.

15.4.1.2.1 Byte Order for Configuration Transactions

All internal memory-mapped registers in the CCSR space use big endian byte ordering. However, the PCI Express specification defines PCI Express configuration registers as little endian. All accesses to the PCI Express configuration port, PEX_CONFIG_DATA, including the those targeting the internal PCI Express configuration registers, use the address invariance policy as shown in Figure 15-132. Therefore, software must access PEX_CONFIG_DATA with little-endian formatted data—either using the **lwbrx**/**stwbrx** instructions or by manipulating the data before writing to and after reading from PEX_CONFIG_DATA.

Figure 15-132. PEX_CONFIG_DATA Byte Ordering

15.4.1.3 Lane Reversal

The ×4 PCI Express controller supports lane reversal. Table 15-120 describes the supported configurations.

Table 15-120. Lane Assignment With and Without Lane Reversal (×4 Controller)

Link Configuration	Lane 0	Lane 1	Lane 2	Lane 3
x4 link without lane reversal	0	1	2	3
x2 link without lane reversal	0	1	—	—
x1 link without lane reversal	0	—	—	—
x4 link with lane reversal	3	2	1	0

Table 15-120. Lane Assignment With and Without Lane Reversal (×4 Controller) (continued)

Link Configuration	Lane 0	Lane 1	Lane 2	Lane 3
x2 link with lane reversal	—	—	1	0
x1 link with lane reversal	—	—	—	0

Note: The numbers shown in this table (0–3) are the lane numbers assigned to each lane as a result of link initialization and configuration.
— indicates that the lane is not part of the configured link.

Note that lane reversal is only effective for devices that use the full link width supported by the controller (×4 lanes). That is, if a ×1 device is connected to lane 0 and the link training fails without lane reversal, the lane reversal causes the link to attempt connection on lane 3 which would be impossible.

15.4.1.4 Transaction Ordering Rules

In general, transactions are serviced in the order that they are received. However, transactions can be reordered as they are sent due to a stalled condition such as a full internal buffer. Table 15-121 describes the transaction ordering rules for this device.

Table 15-121. PCI Express Controller TLP Transaction Ordering Rules

Row Pass Column?		Posted Request	Non-posted Request		Completion	
		Memory Write or Message Request (Col 2)	Read Request (Col 3)	I/O or Configuration Write Request (Col 4)	Read Completion (Col 5)	I/O or Configuration Write Completion (Col 6)
Posted Request	Memory Write or Message Request (Row A)	a) No[1] b) No[1]	Yes	Yes	a) Yes[2] b) N/A[3]	a) Yes[2] b) N/A[3]
Non-posted Request	Read Request (Row B)	No	No	No	a) No[4] b) Yes[5]	a) No[4] b) Yes[5]
	I/O or Configuration Write Request (Row C)	No	No	No	a) No[4] b) Yes[5]	a) No[4] b) Yes[5]
Completion	Read Completion (Row D)	a) No[6] b) Yes[7]	Yes	Yes	a) No[8] b) No[8]	No
	I/O or Configuration Write Completion (Row E)	a) No[6] b) Yes[7]	Yes	Yes	No	No

[1] Regardless of the setting of the relaxed ordering (RO) bit, a posted request cannot bypass another posted request.
[2] Regardless of the setting of the relaxed ordering bit, a posted request can always bypass a completion.
[3] N/A indicates that the original rules at these entries defined by the *PCI Express Base Specification* do not apply to RC or EP.
[4] A non-posted request cannot bypass a completion if the relaxed ordering bit is cleared (that is, RO = 0).
[5] A non-posted request can bypass a completion if the relaxed ordering bit is set (that is, RO = 1).
[6] A read completion, I/O write completion, or configuration write completion cannot bypass a posted request if the relaxed ordering bit is cleared (that is, RO = 0).
[7] A read completion, I/O write completion, or configuration write completion can bypass a posted request if the relaxed ordering bit is set (that is, RO = 1).
[8] Regardless of the setting of the relaxed ordering bit, a read completion cannot bypass another read completion.

In general, the following points summarize the ordering rules for sending the next outstanding request:

- A posted request can bypass all other transactions except another posted request.
- A non-posted request cannot bypass posted or other non-posted requests, but it can bypass a completion if the relaxed ordering (RO) bit is set.(See Table 15-121).
- A completion can bypass posted requests if the relaxed ordering (RO) bit is set and can bypass non-posted transactions. However, a completion cannot bypass other completions.

15.4.1.5 Memory Space Addressing

A PCI Express memory transaction can address a 32- or 64-bit memory space. The FMT[0] field in the PCI Express TLP header for a 32-bit address packet is 0; a 64-bit address packet has a FMT[0] = 1. The PCI Express TLP header for a memory read transaction has TYPE[4:0] = 00000 and FMT[1] = 0. A memory write transaction has TYPE[4:0] = 00000 and FMT[1] = 1. As an initiator, the controller is capable of sending 32- or 64-bit memory packets. Any transaction from the internal platform that (after passing through the translation mechanism) has a translated address greater than 4G is sent as a 64-bit memory packet. Otherwise, a 32-bit memory packet is sent. As a target device, the controller is capable of decoding 32- or 64-bit memory packets. This is done through two 32-bit inbound windows and two 64-bit inbound windows. All inbound addresses are translated to 36-bit internal platform addresses.

15.4.1.6 I/O Space Addressing

The controller does not support I/O transactions as a target. As an initiator, the controller can send I/O transactions in RC mode only. This can be done by programming one of the outbound translation window's attribute to send I/O transactions. All I/O transactions only access 32-bit address I/O space. The PCI Express TLP header for an I/O read transaction has TYPE[4:0] = 00010 and FMT[1] = 0. The PCI Express TLP header for an I/O write transaction has TYPE[4:0] = 00010 and FMT[1] = 1.

15.4.1.7 Configuration Space Addressing

As an initiator, the controller supports both type 0 and type 1 configuration cycles when configured in RC mode. There are two methods of generating a configuration transaction; refer to Section 15.4.1.8, "PCI Express Configuration Space Access," for more information. A configuration transaction can hit into the controller's internal configuration space, it can be sent out on the PCI Express link, or it can be internally terminated.

All configuration transactions sent on PCI Express require a response regardless whether they are read or a write configuration transactions. Table 15-122 shows PCI Express TLP header configuration.

Table 15-122. PCI Express TLP Header Configuration

TLP Heder Type	Configuration Read Transaction	Configuration Write Transaction
Type 0	TYPE[4:0]= 00100 and FMT[1] = 0	TYPE[4:0] = 00100 and FMT[1] = 1
Type 1	TYPE[4:0] = 00101 and FMT[1] = 0	TYPE[4:0] = 00101 and FMT[1] = 1

The controller does not generate configuration transactions in EP mode. Only inbound configuration transactions are supported in EP mode.

15.4.1.8 PCI Express Configuration Space Access

PCI Express configuration space access depends on whether the device is in RC or EP mode, as described in the following sections.

15.4.1.8.1 RC Configuration Register Access

In RC mode, there are two methods for accessing the external PCI Express configuration space:

- PCI Express configuration access registers (PEX_CONFIG_ADDR/PEX_CONFIG_DATA)
- PCI Express outbound ATMU window

To access internal configuration space, software must rely on the PCI Express configuration access register (PEX_CONFIG_ADDR/ PEX_CONFIG_DATA) mechanism. To access external configuration space, software can either use configuration access registers or the outbound ATMU mechanism. For the configuration access register method, a value must be written to the PEX_CONFIG_ADDR register that specifies the targeted PCI Express bus, the targeted device on that bus, the targeted function within the device, and the configuration register in that device that should be accessed. The PCI Express controller's bus number is obtained from the PCI Express configuration header (type 1). Then either a write or a read to the PEX_CONFIG_DATA register triggers the actual write or read cycle to the configuration space.

NOTES

Accesses to the little-endian PCI Express configuration space must be properly formatted. See Section 15.4.1.2.1, "Byte Order for Configuration Transactions," for more information.

External configuration transactions should not be attempted until the link has successfully trained. Software can poll the LTSSM state status register (PEX_LTSSM_STAT) to check the status of link training before issuing external configuration requests.

Refer to Section 15.5.3, "Configuration Accesses and Inbound Writes to CCSR Space," for special considerations regarding outbound configuration accesses and inbound writes to CCSR space.

PCI Express Configuration Access Register Mechanism

There are two types of configuration transactions (Type 0 and Type 1) needed to support hierarchical bridges.

- If the targeted bus number, and targeted device number equal to the PCI Express controller's bus number and device number, and the targeted function number is zero, then an internal PCI Express configuration cycle access is performed.
- If the targeted bus number does not equal the PCI Express controller's bus number, but does equal the secondary bus number (from the type 1 header) and the targeted device number is 0, then a Type 0 configuration transaction is sent to the PCI Express link.
- If the targeted bus number does not equal the PCI Express controller's bus number, and does not equal the secondary bus number (from the type 1 header), and the targeted bus number is less than or equal to the subordinate bus number (from the type 1 header), then a Type 1 configuration transaction is sent to the PCI Express link.
- If none of the above conditions occur, then the PCI Express controller returns all 1s for reads and ignores writes. In this case, PEX_ERR_DR[ICCA] is set.

Outbound ATMU Configuration Mechanism (RC-Only)

Software can also program one of the outbound ATMU windows to perform a configuration access. This is accomplished by programming the ReadTType or WriteTType field of the desired PEXOWAR to 0x2. Software must only issue 4-byte or less access to the ATMU configuration window and the access cannot cross a 4-byte boundary. The targeted bus number, targeted device number, targeted function number, register, and targeted extended register number sent are decoded from the outbound translated PCI Express address.

- targeted bus number[7:0] = PCI Express address[27:20]
- targeted device number[4:0] = PCI Express address[19:15]
- targeted function number[2:0] = PCI Express address[14:12]
- targeted extended register number[3:0] = PCI Express address[11:8]
- targeted register number[5:0] = PCI Express address[7:2]

A Type 0 configuration cycle is sent to the link if the targeted bus number equals the secondary bus number (from the type 1 header) and targeted device number is 0. A Type 1 configuration cycle is sent to the link if targeted bus number does not equal primary bus and secondary bus numbers and it is less than or equal to the subordinate bus number (from the type 1 header). For all other cases, the PCI Express controller squashes the write and read results in a response with error returned. In this case, PEX_ERR_DR[IACA] is set.

Note that the PCI Express controller does not support access to its internal configuration registers using the outbound ATMU mechanism. That is, the outbound ATMU mechanism must not be used to program the internal registers.

15.4.1.8.2 EP Configuration Register Access

When the PCI Express controller is configured as an EP device it responds to remote host generated configuration cycles. This is indicated by decoding the configuration command along with type 0 access in the packet. A remote host can access all of the PCI Express configuration area except the PCI Express Controller Internal CSR registers in the extended PCI Express configuration space at offsets 0x400–0x6FF. The PCI Express Controller Internal CSR registers are not accessible by inbound PCI Express configuration transactions. Attempts to access these registers return all zeros.

While in EP mode, the PCI Express controller does not support generating configuration accesses as a master. All accesses to PEX_CONFIG_ADDR/PEX_CONFIG_DATA cause the device to access the internal configuration registers regardless of the targeted bus number or targeted device number programmed in the PEX_CONFIG_ADDR register. There is no configuration mechanism supported in EP mode using the ATMU window. If the outbound ATMU window is configured to issue a configuration transaction, all posted transactions hitting this window are ignored and all non-posted transactions get a response with an error.

15.4.1.9 Serialization of Configuration and I/O Writes

Configuration and I/O writes are serialized by the controller. The logic after issuing a configuration write or IO write does not issue any new transactions until the outstanding configuration or I/O write is finished. This means that an acknowledgement packet from the link partner in the form of a CpL TLP packet must be seen or the transaction has timed out. If the CpL packet contains a CRS status, then the logic re-issues the configuration write transaction. It keeps retrying the request until either a status other than CRS is returned or the transaction times out.

Note that it is possible for outbound configuration read request to be requeued and be placed at the end of the request queue due to CRS condition.

15.4.1.10 Messages

Software message generation is supported in both RC and EP modes.

15.4.1.10.1 Outbound ATMU Message Generation

Software can choose to send a message by programming PEXOWAR*n*[WTT] = 0x5. A message is sent by writing a 4-byte transaction in big-endian format that hits in an outbound window configured to send messages.

Part of the 4-byte data is used to store information such as message code and routing information. Table 15-123 describes the message data format.

Table 15-123. Internal Platform (OCeaN) Message Data Format

Bits	Name	Reset Value	Description
0–15	—	—	Reserved
16–18	Routing	x	Routing mechanism. Contains the message's routing information

Table 15-123. Internal Platform (OCeaN) Message Data Format

Bits	Name	Reset Value	Description
19–23	—	—	Reserved
24–31	Code	x	Message code. Contains the actual message type to be sent.

In addition to the outbound ATMU, the PEX PM Command register also provides the capability to send PME_Turn_Off message or PM_PME message by setting bits 31 or 29. See Section 15.3.1.9, "PCI Express Power Management Command Register (PEX_PMCR)," on page 15-18 for more information.

Table 15-124 provides a complete list of supported outbound messages depending on whether RC or EP is configured.

Table 15-124. PCI Express ATMU Outbound Messages

Name	Code[7:0]	Routing[2:0]	RC	EP	Description
Assert_INTA	0010 0000	100	N/A	Yes	Sent upstream by endpoint
Assert_INTB	0010 0001	100	N/A	Yes	Sent upstream by endpoint
Assert_INTC	0010 0010	100	N/A	Yes	Sent upstream by endpoint
Assert_INTD	0010 0011	100	N/A	Yes	Sent upstream by endpoint
Deassert_INTA	0010 0100	100	N/A	Yes	Sent upstream by endpoint
Deassert_INTB	0010 0101	100	N/A	Yes	Sent upstream by endpoint
Deassert_INTC	0010 0110	100	N/A	Yes	Sent upstream by endpoint
Deassert_INTD	0010 0111	100	N/A	Yes	Sent upstream by endpoint
PM_Active_State_Nak	0001 0100	100	Yes	N/A	Terminate at receiver
PM_PME	0001 1000	000	N/A	Yes	Sent Upstream by PME-requesting component
PME_Turn_Off	0001 1001	011	Yes	N/A	Broadcast Downstream
PM_TO_Ack	0001 1011	101	N/A	Yes	Sent Upstream by Endpoint
ERR_COR	0011 0000	000	N/A	Yes	Sent by component when it detects a correctable error
ERR_NONFATAL	0011 0001	000	N/A	Yes	Sent by component when it detects a Non-fatal, uncorrectable error
ERR_FATAL	0011 0011	000	N/A	Yes	Sent by component when it detects a Fatal, uncorrectable error
Unlock	0000 0000	000	No	N/A	Not supported
Set_Slot_Power_Limit	0101 0000	100	Yes	N/A	Set Slot Power Limit in Upstream Port
Vendor_Defined Type 0	0111 1110		No	No	Not supported
Vendor_Defined Type 1	0111 1111		No	No	Not supported
Attention_Indicator_On	0100 0001	100	Yes	N/A	Hot-plug message
Attention_Indicator_Blink	0100 0011	100	Yes	N/A	Hot-plug message

Table 15-124. PCI Express ATMU Outbound Messages (continued)

Name	Code[7:0]	Routing[2:0]	RC	EP	Description
Attention_Indicator_Off	0100 0000	100	Yes	N/A	Hot-plug message
Power_Indicator_On	0100 0101	100	Yes	N/A	Hot-plug message
Power_Indicator_Blink	0100 0111	100	Yes	N/A	Hot-plug message
Power_Indicator_Off	0100 0100	100	Yes	N/A	Hot-plug message
Attention_Button_Pressed	0100 1000	100	N/A	Yes	Hot-plug message

15.4.1.10.2 Inbound Messages

Table 15-125 provides a complete list of supported inbound messages in RC mode.

Table 15-125. PCI Express RC Inbound Message Handling

Name	Code[7:0]	Routing[2:0]	Action
Assert_INTA	0010 0000	100	Send to PIC
Assert_INTB	0010 0001	100	Send to PIC
Assert_INTC	0010 0010	100	Send to PIC
Assert_INTD	0010 0011	100	Send to PIC
De-assert_INTA	0010 0100	100	Send to PIC
De-assert_INTB	0010 0101	100	Send to PIC
De-assert_INTC	0010 0110	100	Send to PIC
De-assert_INTD	0010 0111	100	Send to PIC
PM_Active_State_Nak	0001 0100	100	No action taken
PM_PME	0001 1000	000	Generate interrupt to PIC if enabled
PME_Turn_Off	0001 1001	011	No action taken
PME_TO_Ack	0001 1011	101	Set PEX_PME_MES_DR[ENL23] bit and generate interrupt to PIC if enabled
ERR_COR	0011 0000	000	Generate interrupt to PIC if enabled
ERR_NONFATAL	0011 0001	000	Generate interrupt to PIC if enabled
ERR_FATAL	0011 0011	000	Generate interrupt to PIC if enabled
Unlock	0000 0000	000	No action taken
Set_Slot_Power_Limit	0101 0000	100	No action taken
Vendor_Defined Type 0	0111 1110		No action taken
Vendor_Defined Type 1	0111 1111		No action taken
Attention_Indicator_On	0100 0001	100	No action taken
Attention_Indicator_Blink	0100 0011	100	No action taken
Attention_Indicator_Off	0100 0000	100	No action taken

Table 15-125. PCI Express RC Inbound Message Handling (continued)

Name	Code[7:0]	Routing[2:0]	Action
Power_Indicator_On	0100 0101	100	No action taken
Power_Indicator_Blink	0100 0111	100	No action taken
Power_Indicator_Off	0100 0100	100	No action taken
Attention_Button_Pressed	0100 1000	100	Set PEX_PME_MES_DR[ABP] bit and send interrupt if enabled.

Table 15-126 provides a complete list of supported inbound messages in EP mode.

Table 15-126. PCI Express EP Inbound Message Handling

Name	Code[7:0]	Routing[2:0]	Action
Assert_INTA	0010 0000	100	No action taken
Assert_INTB	0010 0001	100	No action taken
Assert_INTC	0010 0010	100	No action taken
Assert_INTD	0010 0011	100	No action taken
Deassert_INTA	0010 0100	100	No action taken
Deassert_INTB	0010 0101	100	No action taken
Deassert_INTC	0010 0110	100	No action taken
Deassert_INTD	0010 0111	100	No action taken
PM_Active_State_Nak	0001 0100	100	No action taken
PM_PME	0001 1000	000	No action taken
PME_Turn_Off	0001 1001	011	Set PEX_PME_MES_DR[PTO] bit. Send interrupt if enabled.
PM_TO_Ack	0001 1011	101	No action taken
ERR_COR	0011 0000	000	No action taken
ERR_NONFATAL	0011 0001	000	No action taken
ERR_FATAL	0011 0011	000	No action taken
Unlock	0000 0000	000	No action taken
Set_Slot_Power_Limit	0101 0000	100	Update power value in PCI Express device capability register in configuration space.
Vendor_Defined Type 0	0111 1110		No action taken
Vendor_Defined Type 1	0111 1111		No action taken
Attention_Indicator_On	0100 0001	100	Set PEX_PME_MES_DR[AION] bit. Send interrupt if enabled.
Attention_Indicator_Blink	0100 0011	100	Set PEX_PME_MES_DR[AIB] bit. Send interrupt if enabled.
Attention_Indicator_Off	0100 0000	100	Set PEX_PME_MES_DR[AIOF] bit. Send interrupt if enabled.
Power_Indicator_On	0100 0101	100	Set PEX_PME_MES_DR[PION] bit. Send interrupt if enabled.
Power_Indicator_Blink	0100 0111	100	Set PEX_PME_MES_DR[PIB] bit. Send interrupt if enabled.

Table 15-126. PCI Express EP Inbound Message Handling (continued)

Name	Code[7:0]	Routing[2:0]	Action
Power_Indicator_Off	0100 0100	100	Set PEX_PME_MES_DR[PIOF] bit. Send interrupt if enabled.
Attention_Button_Pressed	0100 1000	100	No action taken

15.4.1.11 Error Handling

The PCI Express specification classifies errors as correctable and uncorrectable. Correctable errors result in degraded performance, but uncorrectable errors generally result in functional failures. As shown in Figure 15-133 uncorrectable errors can further be classified as fatal or non-fatal.

Figure 15-133. PCI Express Error Classification

15.4.1.11.1 PCI Express Error Logging and Signaling

Figure 15-134 shows the PCI Express-defined sequence of operations related to signaling and logging of errors detected by a device. Note that the PCI Express controller on this device supports the advanced error handling capabilities shown within the dotted lines.

Figure 15-134. PCI Express Device Error Signaling Flowchart

15.4.1.11.2 PCI Express Controller Internal Interrupt Sources

Table 15-127 describes the sources of the PCI Express controller internal interrupt to the PIC and the preconditions for signaling the interrupt.

Table 15-127. PCI Express Internal Controller Interrupt Sources

Status Register Bit	Preconditions
Any bit in PEX_PME_MES_DR set	The corresponding interrupt enable bits must be set in PEX_PME_MES_IER
Any bit in PEX_ERR_DR set	The corresponding interrupt enable bits must be set in PEX_ERR_EN.
PCI Express Root Status Register[16] (PME status) is set	PCI Express Root Control Register [3] (PME interrupt enable) is set
PCI Express Root Error Status Register[6] (fatal error messages received) is set	PCI Express Root Error Command Register [2] (fatal error reporting enable) is set or PCI Express Root Control Register [2] (system error on fatal error enable) is set
PCI Express Root Error Status Register [5] (non-fatal error messages received) is set	PCI Express Root Error Command Register [1] (non-fatal error reporting enable) is set or PCI Express Root Control Register [1] (system error on non-fatal error enable) is set
PCI Express Root Error Status Register[0] (correctable error messages received) is set	PCI Express Root Error Command Register[0] (correctable error reporting enable) is set or PCI Express Root Control Register[0] (system error on correctable error enable) is set.
Any correctable error status bit in PCI Express Correctable Error Status Register is set	The corresponding error mask bit in PCI Express Correctable Error Mask Register is clear and PCI Express Root Error Command Register[0] (correctable error reporting enable) is set
Any fatal uncorrectable error status bit in PCI Express Uncorrectable Error Status Register is set. (The corresponding error is classified as fatal based on the severity setting in PCI Express Uncorrectable Error Severity Register.)	The corresponding error mask bit in PCI Express Uncorrectable Error Mask Register is clear and either PCI Express Device Control Register[2] (fatal error reporting) is set or PCI Express Command Register[8] (SERR) is set.
Any non-fatal uncorrectable error status bit in PCI Express Uncorrectable Error Status Register is set. (The corresponding error is classified as non-fatal based on the severity setting in PCI Express Uncorrectable Error Severity Register.)	The corresponding error mask bit in PCI Express Uncorrectable Error Mask Register is clear and either PCI Express Device Control Register[1] (non-fatal error reporting) is set or PCI Express Command Register[8] (SERR) is set.
PCI Express Secondary Status Register[8] (master data parity error) is set.	PCI Express Secondary Status Interrupt Mask Register[0] (mask master data parity error) is cleared and PCI Express Command Register[6] (parity error response) is set.
PCI Express Secondary Status Register[11] (signaled target abort) is set	PCI Express Secondary Status Interrupt Mask Register[1] (mask signaled target abort) is cleared.
PCI Express Secondary Status Register[12] (received target abort) is set	PCI Express Secondary Status Interrupt Mask Register[2] (mask received target abort) is cleared.
PCI Express Secondary Status Register[13] (received master abort) is set	PCI Express Secondary Status Interrupt Mask Register[3] (mask received master abort) is cleared.

Table 15-127. PCI Express Internal Controller Interrupt Sources (continued)

Status Register Bit	Preconditions
PCI Express Secondary Status Register[14] (signaled system error) is set.	PCI Express Secondary Status Interrupt Mask Register[4] (mask signaled system error) is cleared.
PCI Express Secondary Status Register[15] (detected parity error) is set	PCI Express Secondary Status Interrupt Mask Register[5] (mask detected parity error) is cleared.
PCI Express Slot Status Register[0] (attention button pressed) is set	PCI Express Slot Control Register[0] (attention button pressed enable) is set and PCI Express Slot Control Register[5] (hot plug interrupt enable) is set and either PCI Express PM Control Register[1–0] = 00 (the function power state is D0) or PCI Express PM Control Register[8] (PME enable) is set.
PCI Express Slot Status Register[1] (power fault detected) is set	PCI Express Slot Control Register[1] (power fault detected enable) is set and PCI Express Slot Control Register[5] (hot plug interrupt enable) is set and either PCI Express PM Control Register[1–0] = 00 (the function power state is D0) or PCI Express PM Control Register[8] (PME enable) is set.
PCI Express Slot Status Register[2] (MRL sensor changed) is set	PCI Express Slot Control Register[2] (MRL sensor changed enable) is set and PCI Express Slot Control Register[5] (hot plug interrupt enable) is set and either PCI Express PM Control Register[1–0] = 00 (the function power state is D0) or PCI Express PM Control Register[8] (PME enable) is set.
PCI Express Slot Status Register[3] (presence detect changed) is set	PCI Express Slot Control Register[3] (presence detect changed enable) is set and PCI Express Slot Control Register[5] (hot plug interrupt enable) is set and either PCI Express PM Control Register[1–0] = 00 (the function power state is D0) or PCI Express PM Control Register[8] (PME enable) is set.
PCI Express Slot Status Register[4] (command completed) is set	PCI Express Slot Control Register[4] (command completed interrupt enable) is set and PCI Express Slot Control Register[5] (hot plug interrupt enable) is set.

15.4.1.11.3 Error Conditions

Table 15-128 describes specific error types and the action taken for various transaction types.

Table 15-128. Error Conditions

Transaction Type	Error Type	Action
Inbound response	PEX response time out. This case happens when the internal platform sends a non-posted request that did not get a response back after a specific amount of time specified in the outbound completion timeout register (PEX_OTB_CPL_TOR)	Log error (PEX_ERR_DR[PCT]) and send interrupt to PIC, if enabled.

Table 15-128. Error Conditions (continued)

Transaction Type	Error Type	Action
Inbound response	Unexpected PEX response. This can happen if, after the response times out and the internal queue entry is deallocated, the response comes back.	Log unexpected completion error (PCI Express Uncorrectable Status Register[16]) and send interrupt to PIC, if enabled.
Inbound response	Unsupported request (UR) response status	Depending upon whether the initial internal request was broken up, the error is not sent until all responses come back for all portions of the internal request. Log the error (PEX_ERR_DR[CDNSC] and PCI Express Uncorrectable Status Register[20]) and send interrupt to PIC, if enabled.
Inbound response	Completer abort (CA) response status	Depending upon whether the initial internal request was broken up, the error is not sent until all responses come back for all portions of the internal request. Log the error (PEX_ERR_DR[PCAC, CDNSC] and PCI Express Uncorrectable Status Register[15] and send interrupt to PIC, if enabled.
Inbound response	Poisoned TLP (EP=1)	Depending upon whether the initial internal request was broken up, the error is not sent until all responses come back for all portions of the internal request. Log the error (PCI Express Uncorrectable Status Register[12]) and send interrupt to PIC, if enabled.
Inbound response	ECRC error	Depending upon whether the initial internal request was broken up, the error is not sent until all responses come back for all portions of the internal request. Log the error (PCI Express Uncorrectable Status Register[19]) and send interrupt to PIC, if enabled.
Inbound response	Configuration Request Retry Status (CRS) timeout for a configuration transaction that originates from PEX_CONFIG_ADDR/ PEX_CONFIG_DATA	1.The controller always retries the transaction as soon as possible until a status other than CRS is returned. However, if a CRS status is returned after the configuration retry timeout (PEXCONF_RTY_TOR) timer expires, then the controller aborts the transaction and sends all 1s (0xFFFF_FFFF) data back to requester. 2. Log the error (PEX_ERR_DR[PCT]) and send interrupt to the PIC, if enabled.
Inbound response	UR response for configuration transaction that originates from PEX_CONFIG_ADDR/ PEX_CONFIG_DATA	1. Send back all 1s (0xFFFF_FFFF) data. 2. Log the error (PEX_ERR_DR[CDNSC] and PCI Express Uncorrectable Status Register[20]) and send interrupt to PIC, if enabled.
Inbound response	CA response for Configuration transaction that originates from PEX_CONFIG_ADDR/ PEX_CONFIG_DATA	1. Send back all 1s (0xFFFF_FFFF) data. 2. Log the error (PEX_ERR_DR[PCAC, CDNSC] and PCI Express Uncorrectable Status Register[15]) and send interrupt to PIC, if enabled.
Inbound response	Poisoned TLP (EP=1) response for Configuration transaction that originates from PEX_CONFIG_ADDR/ PEX_CONFIG_DATA	1. Send back all 1s (0xFFFF_FFFF) data. 2. Log the error (PCI Express Uncorrectable Status Register[12]) and send interrupt to PIC, if enabled.

Table 15-128. Error Conditions (continued)

Transaction Type	Error Type	Action
Inbound response	ECRC error response for Configuration transaction that originates from PEX_CONFIG_ADDR/ PEX_CONFIG_DATA	1. Send back all 1s (0xFFFF_FFFF) data. 2. Log the error (PCI Express Uncorrectable Status Register[19]) and send interrupt to PIC, if enabled.
Inbound response	Configuration Request Retry Status (CRS) response for Configuration transaction that originates from ATMU	1.The controller always retries the transaction as soon as possible until a status other than CRS is returned. However, if a CRS status is returned after the configuration retry timeout (PEXCONF_RTY_TOR) timer expires, then the controller aborts the transaction. 2. Log the error (PEX_ERR_DR[CRST]) and send interrupt to the PIC, if enabled.
Inbound response	UR response for Configuration transaction that originates from ATMU	Log the error (PEX_ERR_DR[CDNSC] and PCI Express Uncorrectable Status Register[20]) and send interrupt to PIC, if enabled.
Inbound response	CA response for Configuration transaction that originates from ATMU	Log the error (PEX_ERR_DR[PCAC, CDNSC] and PCI Express Uncorrectable Status Register[15]) and send interrupt to PIC, if enabled.
Inbound response	Malformed TLP response	PCI Express controller does not pass the response back to the core. Therefore, a completion timeout error eventually occurs.
Inbound request	Poisoned TLP (EP=1)	1. If it is a posted transaction, the controller drops it. 2. If it is a non-posted transaction, the controller returns a completion with UR status. 3. Release the proper credits
Inbound request	ECRC error	1. If it is a posted transaction, the controller drops it. 2. If it is a non-posted transaction, the controller returns a completion with UR status. 3. Release the proper credits
Inbound request	PCI Express nullified request	The packet is dropped.
Outbound request	Outbound ATMU crossing	Log the error (PEX_ERR_DR[OAC]). The transaction is not sent out on the link.
Outbound request	Illegal message size	Log the error (PEX_ERR_DR[MIS]). The transaction is not sent out on the link.
Outbound request	Illegal I/O size	Log the error (PEX_ERR_DR[IOIS]). The transaction is not sent out on the link.
Outbound request	Illegal I/O address	Log the error (PEX_ERR_DR[IOIA]). The transaction is not sent out on the link.
Outbound request	Illegal configuration size	Log the error (PEX_ERR_DR[CIS]). The transaction is not sent out on the link.
Outbound response	Internal platform response with error (for example, an ECC error on a DDR read or the transaction maps to unknown address space).	Send poisoned TLP (EP=1) completion(s) for data that are known bad. If the poison data happens in the middle of the packet, the rest of the response packet(s) is also poisoned.

15.4.2 Interrupts

Both INTx and message signaled interrupts (MSI) are supported; however there are differences depending on whether the PCI Express controller is configured as an RC or EP device.

15.4.2.1 EP Interrupt Generation

15.4.2.1.1 Hardware INTx Message Generation

Hardware INTx message generation is not supported in EP mode.

15.4.2.1.2 Hardware MSI Generation

In EP mode, the PCI Express controller can be configured to automatically generate MSI transactions to the root complex when an interrupt event occurs. The PCI Express controller uses *irq_out* (an internal version of the IRQ_OUT signal) to trigger the generation of the MSI. To trigger the MSI, interrupt events must be routed to *irq_out* by setting the EP (external pin) bit in the associated Interrupt Destination register in the PIC. Note that the IRQ_OUT signal should not be used for any other function if it is being used to trigger MSI transactions.

The remote root complex is expected to set up the MSI capability structure of all endpoints at system initialization by filling the Message Address and Message Data registers with appropriate values and setting the MSIE bit in the MSI Message Control register.

With the PCI Express controller properly configured, when it detects the leading edge of *irq_out* going active, it generates a PCI Express memory write transaction to the address specified in the MSI Message Address register (and MSI Message Upper Address register) with a data payload as specified in the MSI Message Data register (with leading zeros appended).

15.4.2.1.3 Software INTx Message Generation

Software can generate outbound assert or deassert INTx message transactions by using the outbound ATMU mechanism described in Section 15.4.1.10.1, “Outbound ATMU Message Generation.”

15.4.2.1.4 Software MSI Generation

Host software has to set up the MSI capability registers to enable MSI mode, and have the correct values for the MSI address and data register. Then local software has to read the MSI address in the MSI capability register and configure the outbound ATMU window to map the translated address to the MSI address. Software has to determine the number of allocated messages in the MSI capability register and allocates the appropriate data values to use. A write to the ATMU window containing the MSI address with the appropriate data value generates the desired MSI transaction to the remote RC.

15.4.2.2 RC Handling of INTx Message and MSI Interrupts

15.4.2.2.1 INTx Message Handling

MSIs are the preferred interrupt signaling mechanism for PCI Express. However, in RC mode, the PCI Express controller supports the INTx virtual-wire interrupt signaling mechanism (as described in the PCI Express specification). Whenever the controller receives an inbound INTx (INTA, INTB, INTC, or INTD) asserted or negated message, it asserts or negates an equivalent internal INTx signal (*inta*, *intb*, *intc*, or *intd*) to the PIC.

The internal INTx signals from the PCI Express controller are logically combined with the interrupt request (IRQ*n*) input signals so that they share the same interrupt controlled by the associated EIVPR*n* and EIDR*n* registers in the PIC. Refer to Chapter 9, "Programmable Interrupt Controller (PIC)," for more information about handling of PCI Express INTx interrupts and the external interrupt request (IRQ*n*) signals.

If a PCI Express INTx interrupt is being used, then the PIC must be configured so that external interrupts are level-sensitive (EIVPRn[S] = 1).

15.4.2.2.2 MSI Handling

An inbound MSI cycle must hit into the PEXCSRBAR window with the address offset that points to the MSIIR register in the PIC. Note that it is the responsibility of the host software to configure each EP's MSI capability registers such that an MSI cycle generated from the EP device is routed to the MSIIR register in the PIC and for the appropriate interrupt to be generated to the core.

15.4.3 Initial Credit Advertisement

To prevent overflowing of the receiver's buffers and for ordering compliance purposes, the transmitter cannot send transactions unless it has enough flow control (FC) credits to send. Each device maintains an FC credit pool. The FC information is conveyed between the two link partners by DLLPs during link training (initial credit advertisement). The transaction layer performs the FC accounting functions. One FC unit is four DWs (16-bytes) of data.

Table 15-129. Initial credit advertisement

Credit Type	Initial Credit Advertisement
PH (Memory Write, Message Write)	4
PD (Memory Write, Message Write)	(256/16)x4=64
NPH (Memory Read, IO Read, Cfg Read, Cfg Write)	4
NPD (IO Write, Cfg Write)	2
CPLH (Memory Read Completion, IO R/W Completion, Cfg R/W Completion)	Infinite
CPLD (Memory Read Completion, IO Read Completion, Cfg Read Completion)	Infinite

15.4.4 Power Management

All device power states are supported with the exception of D3cold with Vaux. In addition, all link power states are supported for software directed power management with the exception of L2 states. This device does not support the PCI Express ASPM feature. Note that there is no power saving in the controller when the device is put into a non-D0 state. The only power saving is the I/O drivers when the controller is put into a non-L0 link state.

Table 15-130. Power Management State Supported

Component D-State	Permissible Interconnect State	Action
D0	L0	In full operation.
D1	L0, L1	All outbound traffics are stalled. All inbound traffic is thrown away. The only exceptions are PME messages and configuration transactions. If the device is in RC mode, it is permissible to send a PM_Turn_Off message through the PEX Power Management Command register.
D2	L0, L1	All outbound traffics are stalled. All inbound traffic is thrown away. The only exceptions are PME messages and configuration transactions. If the device is in RC mode, it is permissible to send a PM_Turn_Off message through the PEX Power Management Command register.
D3hot	L0, L1, L2/L3 Ready	All outbound traffics are stalled. All inbound traffic is thrown away. The only exceptions are PME messages and configuration transactions. If the device is in RC mode, it is permissible to send a PM_Turn_Off message through the PEX Power Management Command register. Note that if a transition of D3hot->D0 occurs, a reset is performed to the controller's configuration space. In addition, link training restarts.
D3cold	L3	Completely off.

15.4.4.1 L2/L3 Ready Link State

The L2/L3 Ready link state is entered after the EP device is put into a D3hot state followed by a PME_Turn_Off/PME_TO_Ack message handshake protocol. Exiting this state requires a POR reset or a $\overline{\text{WAKE}}$ signal from the EP device. The PCI Express controller (in EP mode) does not support the generation of beacon; therefore, as an alternative, the device can use one of the GPIO signals as an enable to an external tristate buffer to generate a $\overline{\text{WAKE}}$ signal, as shown in Figure 15-135.

Figure 15-135. $\overline{\text{WAKE}}$ Generation Example

In RC mode, the $\overline{\text{WAKE}}$ signal from the EP device can be connected to one of the external interrupt inputs to service the $\overline{\text{WAKE}}$ request.

15.4.5 Hot Reset

When a hot reset condition occurs, the controller (in both RC and EP mode) initiates a clean-up of all outstanding transactions and returns to an idle state. All configuration register bits that are non-sticky are reset. Link training takes place subsequently. The device is permitted to generate a hot reset condition on the bus when it is configured as an RC device by setting the "Secondary Bus Reset" bit in the Bridge Control Register in the configuration space. As an EP device, it is not permitted to generate a hot reset condition; it can only detect a hot reset condition and initiate the clean-up procedure appropriately.

15.4.6 Link Down

Typically, a link down condition occurs after a hot reset event; however, it is possible for the link to go down unexpectedly without a hot reset event. When this occurs, a link down condition is detected (PEX_PME_MSG_DR[LDD]=1). Link down is treated similarly to a hot reset condition.

Subsequently, while the link is down, all new posted outbound transactions are discarded. All new non-posted ATMU transactions are errored out. Non-posted configuration transactions issued using PEX_CONFIG_ADDR/PEX_CONFIG_DATA toward the link returns 0xFFFF_FFFF (all 1s). As soon as the link is up again, the sending of transaction resumes.

Note that in EP mode, a link down condition causes the controller to reset all non-sticky bits in its PCI Express configuration registers as if it had been hot reset.

15.5 Initialization/Application Information

15.5.1 Boot Mode and Inbound Configuration Transactions

In normal boot mode (cfg_cpu_boot = 1), the core is allowed to boot and configure the device. During this time, the PCI Express interface retries all inbound PCI Express configuration transactions. When the core has configured the device to a state where it can accept inbound PCI Express configuration transactions, the boot code should set the CFG_READY bit in the PEX_CFG_READY register after which inbound PCI Express configuration transactions are accepted. Refer to Section 15.3.2.6.6, "Configuration Ready Register—0x4B0," for more information about the CFG_READY bit.

In boot hold-off mode (cfg_cpu_boot = 0), the core is prevented from fetching its first instruction by withholding its internal bus grant. During this time, the PCI Express interface accepts all inbound PCI Express configuration transactions which allows an external host/RC to configure the device. When the external host/RC has configured the device to a state where it can allow the core to fetch code from the boot vector, it sets the EEBPCR[CPU*n*_EN] bit after which the core is granted the internal bus.

If boot hold-off mode is desired in EP mode implementation, I2C boot sequencer must be used to pre-configure the respective EIC*n* bit field of the SRDSCR3 and/or SRDSCR4 registers depending on the SerDes lane used for the PCI Express controller to ensure a successful link training. Refer to the notes described in SRDSCR3 and SRDSCR4 for further detailed information.

15.5.2 Automatic Link Retraining during Initialization

During initialization, if the link partner is down or the device has not received DLLP updates within timeout interval specified in PEX_FC_UPDATE_TOR[FC_UPDATE_TIMEOUT], it will fail link training. It is recommended that software clear PEX_FC_UPDATE_TOR[DIS_LR] to allow for automatic retraining of the link. See Section 15.3.2.6.7, "Flow Control Update Timeout Register—0x4B8," for more information.

15.5.3 Configuration Accesses and Inbound Writes to CCSR Space

In RC mode, when the core issues an outbound configuration access to an external device using the PCI Express configuration access registers (PEX_CONFIG_ADDR/PEX_CONFIG_DATA), there is a potential deadlock if several inbound memory write transactions targeting the CCSR space are received before the completion for the configuration access is returned. Inbound writes to CCSR space include MSIs and message interrupts to the MPIC. The deadlock also can occur when the endpoint generates a single write to CCSR followed by multiple writes to another target before the original configuration access by the RC completes. When the deadlock occurs the configuration access will time out and an error will be reported (if enabled). This deadlock can be avoided by any of the following methods:

1. Configure external agents to allow completions to bypass memory write requests. Many devices allow this when relaxed ordering (RO) is in effect; however, this ability is optional under the *PCI Express Base Specification* ordering rules, so it is possible that some devices may not support it.
2. For the RC, restrict external configuration accesses through PEX_CONFIG_ADDR/ PEX_CONFIG_DATA to the enumeration of the bus and other initialization functions; do not use PEX_CONFIG_ADDR/PEX_CONFIG_DATA to access external devices during periods when PCI Express endpoints are generating inbound writes to CCSR space.
3. Govern the generation of write transactions by the endpoint device such that after a write to the CCSR space no other writes are generated until pending configuration accesses are completed or the write is guaranteed to have completed by the completion of a subsequent read request by the endpoint devices.
4. Use the PCI Express outbound ATMU window to generate outbound configuration accesses during periods when an endpoint device may be writing to CCSR space. See Section , "Outbound ATMU Configuration Mechanism (RC-Only)," for more information. The deadlock does not occur when the ATMU window is used for configuration accesses.

Chapter 16
Universal Serial Bus Interface

This chapter describes the Universal serial bus (USB) interface of the device. The USB interface implements many industry standards. However, it is beyond the scope of this document to document the intricacies of these standards. Instead, it is left to the reader to refer to the governing specifications.

The following documents are available from the USB Implementers Forum web page at http://www.usb.org/developers/docs/.

- *Universal Serial Bus Revision 2.0 Specification*

The following documents are available from the Intel USB Specifications web page at http://www.intel.com/technology/usb/spec.htm.

- *Enhanced Host Controller Interface (EHCI) Specification for Universal Serial Bus, Revision 1.0*

The following documents are available from the ULPI web page at http://www.ulpi.org.

- *UTMI + Specification, Revision 1.0*
- *UTMI Low Pin-Count Interface (ULPI) Specification, Revision 1.0*

16.1 Introduction

The device implements a dual-role (DR) USB module. This module may be connected to an external port. Collectively the module and external port are called the USB interface. The USB interface is shown in Figure 16-1.

Figure 16-1. USB Interface Block Diagram

16.1.1 Overview

The USB DR module is a USB 2.0-compliant serial interface engine for implementing a USB interface. The registers and data structures for the module are based on the *Enhanced Host Controller Interface Specification for Universal Serial Bus* (EHCI) from Intel Corporation. The DR module can act as a device or host controller.

The DR module supports the required signaling for UTMI low pin count interface (ULPI) transceivers (PHYs). The PHY interfacing to the ULPI is an external PHY.

The module contains a chaining DMA (direct memory access) engine that reduces the interrupt load on the application processor and reduces the total system bus bandwidth that must be dedicated to servicing the USB interface requirements.

16.1.2 Features

The USB DR module includes the following features:

- Complies with USB specification rev 2.0
- Supports operation as a standalone USB host controller
  - Supports enhanced host controller interface (EHCI)
- Supports high-speed (480 Mbps), full-speed (12 Mbps), and low-speed (1.5 Mbps) operation. Low speed is only supported in host mode.
- Supports external PHY with ULPI (UTMI + low-pin interface)
- Supports operation as a standalone USB device
  - Supports one upstream facing port
  - Supports six bidirectional USB endpoints
- Host and device support

16.1.3 Modes of Operation

The USB DR module has two basic operating modes: host and device.

NOTE

Only high-speed and full-speed operations are supported in device mode.

16.1.4 ULPI Interface

The ULPI (UTMI low pin count interface) is a reduced pin-count (12 signals) extension of the UTMI+ specification. Pin count is reduced by converting relatively static signals to register bits, and providing a

bidirectional, generic data bus that carries USB and register data. This interface minimizes pin count requirements for external PHYs. Table 16-1 describes the signals for the ULPI interface.

Table 16-1. ULPI Signal Descriptions

Signal	I/O	Description	
USB_DIR	I	Direction. USB_DIR controls the direction of the data bus. When the PHY has data to transfer to USB port, it drives USB_DIR high to take ownership of the bus. When the PHY has no data to transfer it drives USB_DIR low and monitors the bus for link activity. The PHY pulls USB_DIR high whenever the interface cannot accept data from the link.	
		State Meaning	Asserted—PHY has data to transfer to the link. Negated—PHY has no data to transfer.
		Timing	Synchronous to PHY_CLK.
USB_NXT	I	Next data. The PHY asserts USB_NXT to throttle the data. When USB port is sending data to the PHY, USB_NXT indicates when the current byte has been accepted by the PHY. The USB port places the next byte on the data bus in the following clock cycle. When the PHY is sending data to USB port, USB_NXT indicates when a new byte is available for USB port to consume.	
		State Meaning	Asserted—PHY is ready to transfer byte. Negated—PHY is not ready.
		Timing	Synchronous to PHY_CLK.
USB_STP	O	Stop. USB_STP indicates the end of a transfer on the bus.	
		State Meaning	Asserted—USB asserts this signal for 1 clock cycle to stop the data stream currently on the bus. If USB port is sending data to the PHY, USB_STP indicates the last byte of data was previously on the bus. If the PHY is sending data to USB port, USB_STP forces the PHY to end its transfer, negate USB_DIR and relinquish control of the data bus to the USB port. Negated—Indicates normal operation.
		Timing	Synchronous to PHY_CLK.
USB_PWRFAULT	I	Power fault. USB_PWRFAULT indicates whether a power fault occurred on the USB port Vbus.	
		State Meaning	Asserted—Indicates that a Vbus fault occurred. Applications that support power switching must shut down Vbus power. Negated—Indicates normal operation.
		Timing	Synchronous to PHY_CLK.
USB_PCTL0	O	Port control 0. USB_PCTL0 controls the port status indicator LED 0 when in host mode.	
		State Meaning	Asserted—LED on. Negated—LED off.
		Timing	Synchronous to PHY_CLK.
USB_PCTL1	O	Port control 1. USB_PCTL1 controls the port status indicator LED 1 when in host mode.	
		State Meaning	Asserted—LED on. Negated—LED off.
		Timing	Synchronous to PHY_CLK.

Table 16-1. ULPI Signal Descriptions (continued)

Signal	I/O	Description	
USB_D[7:0]	I/O	Data bit *n*. USB_D*n* is bit *n* of the 8-bit (USBDR_TXDRXD7–USBDR_TXDRXD0), uni-directional data bus used to carry USB register, and interrupt data between the PHY and the USB controller.	
		State Meaning	Asserted—Data bit *n* is 1. Negated—Data bit *n* is 0.
		Timing	Synchronous to PHY_CLK.

16.1.5 PHY Clocks

The USB_CLK input provides the clocking signal for the ULPI PHY interface. The clock is 60 MHz. Detailed clock specifications are given in the appropriate hardware specifications document.

NOTE

A write to registers in the USB controller memory map may cause the system to hang if PORTSC[PHCD]=0 when no USB PHY clock is applied.

16.2 Memory Map/Register Definitions

This section provides the memory map and detailed descriptions of all USB interface registers.

Table 16-2. USB Interface Memory Map

Offset	Register	Access	Reset	Section/Page
USBDR Controller—Block Base Address 0x2_2000				
0x000–0x0FF	Reserved, should be cleared	—	—	—
0x100	CAPLENGTH—Capability register length	R	0x40	16.2.1.1/16-6
0x102	HCIVERSION—Host interface version number	R	0x0100	16.2.1.2/16-7
0x104	HCSPARAMS—Host controller structural parameters	R	0x1100_0100	16.2.1.3/16-7
0x108	HCCPARAMS—Host controller capability parameters	R	0x0000_0006	16.2.1.4/16-8
0x120	DCIVERSION—Device interface version number	R	0x0001	16.2.1.5/16-9
0x124	DCCPARAMS—Device controller parameters	R	0x0000_0186	16.2.1.6/16-9
0x140	USBCMD—USB command	Mixed	0x0008_*n*B*n*0	16.2.2.1/16-10
0x144	USBSTS—USB status	Mixed	0x0000_0000	16.2.2.2/16-12
0x148	USBINTR—USB interrupt enable	R/W	0x0000_0000	16.2.2.3/16-14
0x14C	FRINDEX—USB frame index	R/W	0x0000_0000	16.2.2.4/16-16
0x154	PERIODICLISTBASE—Frame list base address[1]	R/W	0x0000_0000	16.2.2.6/16-17
	DEVICEADDR—USB device address	R/W	0x0000_0000	16.2.2.7/16-18

Table 16-2. USB Interface Memory Map (continued)

Offset	Register	Access	Reset	Section/Page
0x158	ASYNCLISTADDR—Next asynchronous list addr (host mode)[1]	R/W	0x0000_0000	16.2.2.8/16-18
	ENDPOINTLISTADDR—Address at endpoint list (device mode)	R/W	0x0000_0000	16.2.2.9/16-19
0x160	BURSTSIZE—Programmable burst size	R/W	0x0000_1010	16.2.2.10/16-20
0x164	TXFILLTUNING—Host TT transmit pre-buffer packet tuning	R/W	0x0002_0000	16.2.2.11/16-20
0x170	ULPI VIEWPORT—ULPI Register Access	Mixed	0x0000_0008	16.2.2.12/16-22
0x180	CONFIGFLAG—Configured flag register	R	0x0000_0001	16.2.2.13/16-23
0x184	PORTSC—Port status/control	Mixed	0x9C00_0000	16.2.2.14/16-24
0x1A4	Reserved	—	—	—
0x1A8	USBMODE—USB device mode	R/W	0x0000_0000	16.2.2.15/16-28
0x1AC	ENDPTSETUPSTAT—Endpoint setup status	w1c	0x0000_0000	16.2.2.16/16-29
0x1B0	ENDPOINTPRIME—Endpoint initialization	R/W	0x0000_0000	16.2.2.17/16-30
0x1B4	ENDPTFLUSH—Endpoint de-initialize	R/W	0x0000_0000	16.2.2.18/16-31
0x1B8	ENDPTSTATUS—Endpoint status	R	0x0000_0000	16.2.2.19/16-31
0x1BC	ENDPTCOMPLETE—Endpoint complete	w1c	0x0000_0000	16.2.2.20/16-32
0x1C0	ENDPTCTRL0—Endpoint control 0	Mixed	0x0080_0080	16.2.2.21/16-33
0x1C4	ENDPTCTRL1—Endpoint control 1	R/W	0x0000_0000	16.2.2.22/16-34
0x1C8	ENDPTCTRL2—Endpoint control 2	R/W	0x0000_0000	16.2.2.22/16-34
0x1CC	ENDPTCTRL3—Endpoint control 3	R/W	0x0000_0000	16.2.2.22/16-34
0x1D0	ENDPTCTRL4—Endpoint control 4	R/W	0x0000_0000	16.2.2.22/16-34
0x1D4	ENDPTCTRL5—Endpoint control 5	R/W	0x0000_0000	16.2.2.22/16-34
0x400	SNOOP1—Snoop 1	R/W	0x0000_0000	16.2.2.23/16-35
0x404	SNOOP2—Snoop 2	R/W	0x0000_0000	16.2.2.23/16-35
0x408	AGE_CNT_THRESH—Age count threshold	R/W	0x0000_0000	16.2.2.24/16-36
0x40C	PRI_CTRL—Priority control	R/W	0x0000_0000	16.2.2.25/16-37
0x410	SI_CTRL—System interface control	R/W	0x0000_0000	16.2.2.26/16-38
0x500	CONTROL—Control	R/W	0x0000_0000	16.2.2.27/16-38
0x504–0xFFF	Reserved, should be cleared	—	—	—

[1] This register has separate functions for the host and device operation; the host function is listed first in the table.

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

The following sections provide details about the registers in the USB memory map.

NOTE

Memory may be viewed from either a big-endian or little-endian byte ordering perspective depending on the processor configuration. In big-endian mode, the most-significant byte of word 0 is located at address 0 and the least-significant byte of word 0 is located at address 3. In little-endian mode, the least-significant byte of word 0 is located at address 0 and the most-significant byte of word 0 is located at address 3. Within registers, bits are numbered within a word starting with bit 31 as the most-significant bit. By convention USB registers use little-endian byte ordering. In the USB DR module, these are the registers from offsets 0x00 to 0x1FF. The registers associated with the internal system interface (0x400 and above) use big-endian byte ordering.

16.2.1 Capability Registers

The capability registers specify the software limits, restrictions, and capabilities of the host/device controller implementation. Most of these registers are defined by the EHCI specification. Registers that are not defined by the EHCI specification are noted in their descriptions.

16.2.1.1 Capability Registers Length (CAPLENGTH)

CAPLENGTH is used as an offset to add to the register base address to find the beginning of the operational register space, that is, the location of the USBCMD register.

Offset 0x100 Access: Read-only

	7							0
R	CAPLENGTH							
W								
Reset	0	1	0	0	0	0	0	0

Figure 16-2. Capability Registers Length (CAPLENGTH)

Table 16-3. CAPLENGTH Register Field Descriptions

Bits	Name	Description
7–0	CAPLENGTH	Capability registers length. Value is 0x40.

16.2.1.2 Host Controller Interface Version (HCIVERSION)

HCIVERSION contains a BCD encoding of the EHCI revision number supported by this host controller. The most-significant byte of the register represents a major revision and the least-significant byte is the minor revision.

Offset 0x102 Access: Read-only

	15															0
R	HCIVERSION															
W																
Reset	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0

Figure 16-3. Host Controller Interface Version (HCIVERSION)

Table 16-4. HCIVERSION Register Field Descriptions

Bits	Name	Description
15–0	HCIVERSION	EHCI revision number. Value is 0x0100 indicating version 1.0.

16.2.1.3 Host Controller Structural Parameters (HCSPARAMS)

HCSPARAMS contains structural parameters such as the number of downstream ports

Offset 0x104 Access: Read-only

	31–28	27–24	23–20	19–17	16	15–12	11–8	7–5	4	3–0
R	—	N_TT	N_PTT	—	PI	N_CC	N_PCC	—	PPC	N_PORTS
W										
Reset	0 0 0 1	0 0 0 1	0 0 0 0	0 0 0	0	0 0 0 0	0 0 0 1	0 0 0	0	0 0 0 0

Figure 16-4. Host Controller Structural Parameters (HCSPARAMS)

Table 16-5. HCSPARAMS Register Field Descriptions

Bits	Name	Description
31–28	—	Reserved, should be cleared.
27–24	N_TT	Number of transaction translators. This is a non-EHCI field. This field indicates the number of embedded transaction translators associated the module. See Section 16.8.1, “Embedded Transaction Translator Function.”
23–20	N_PTT	Ports per transaction translator. This is a non-EHCI field. The number of ports assigned to each transaction translator. This is equal to N_PORTS.
19–17	—	Reserved, should be cleared.
16	PI	Port indicators. Indicates whether the ports support port indicator control. 1 The port status and control registers include a R/W field for controlling the state of the port indicator.
15–12	N_CC	Number of companion controllers associated with the DR controller. Always 0.
11–8	N_PCC	Number ports per CC. This field indicates the number of ports supported per internal companion controller. Always 0.
7–5	—	Reserved, should be cleared.

Table 16-5. HCSPARAMS Register Field Descriptions (continued)

Bits	Name	Description
4	PPC	Power port control. Indicates whether the host controller supports port power control. 1 Ports have power port switches.
3–0	N_PORTS	Number of ports. Number of physical downstream ports implemented for host applications. The value of this field determines how many port registers are addressable in the operational register.

16.2.1.4 Host Controller Capability Parameters (HCCPARAMS)

HCCPARAMS identifies multiple mode control (time-base bit functionality) addressing capability.

Offset 0x108 Access: Read-only

	31												16	15				8	7			4	3	2	1	0
R	—													EECP					IST				—	ASP	PFL	ADC
W																										
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0

Figure 16-5. Host Control Capability Parameters (HCCPARAMS)

Table 16-6. HCCPARAMS Register Field Descriptions

Bits	Name	Description
31–16	—	Reserved, should be cleared.
15–8	EECP	EHCI extended capabilities pointer. Indicates the existence of a capabilities list. A value of 0x00 indicates no extended capabilities are implemented. A non-zero value in this register indicates the offset in PCI configuration space of the first EHCI extended capability. The pointer value must be 0x40 or greater if implemented to maintain the consistency of the PCI header defined for this class of device. This field is always 0.
7–4	IST	Isochronous scheduling threshold. Indicates, relative to the current position of the executing host controller, where software can reliably update the isochronous schedule. When bit 7 is zero, the value of the least significant 3 bits indicates the number of microframes a host controller can hold a set of isochronous data structures (one or more) before flushing the state. When bit 7 is a one, then host software assumes the host controller may cache an isochronous data structure for an entire frame. This field is always 0.
3	—	Reserved, should be cleared.
2	ASP	Asynchronous schedule park capability. Indicates whether the USB DR module supports the park feature for high-speed queue heads in the asynchronous schedule. The feature can be disabled or enabled and set to a specific level by using the asynchronous schedule park mode enable and asynchronous schedule park mode count fields in the USBCMD register. This field is always 1 (park feature supported).
1	PFL	Programmable frame list flag. Indicates whether system software can specify and use a frame list length less that 1024 elements. Frame list size is configured via the USBCMD register frame list size field. The frame list must always be aligned on a 4-K page boundary. This requirement ensures that the frame list is always physically contiguous. This field is always 1.
0	ADC	64-bit addressing capability. Always 0; 64-bit addressing is not supported. 0 Data structures use 32-bit address memory pointers

16.2.1.5 Device Controller Interface Version (DCIVERSION)—Non-EHCI

This register is not defined in the EHCI specification. DCIVERSION is a two-byte register containing a BCD encoding of the device controller interface. The most-significant byte of the register represents a major revision and the least-significant byte is the minor revision.

Offset 0x120 Access: Read-only

	15															0
R	DCIVERSION															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

Figure 16-6. Device Interface Version (DCIVERSION)

Table 16-7. DCIVERSION Register Field Descriptions

Bits	Name	Description
15–0	DCIVERSION	Device interface revision number.

16.2.1.6 Device Controller Capability Parameters (DCCPARAMS)—Non-EHCI

This register is not defined in the EHCI specification. This register describes the overall host/device capability of the DR module.

Offset 0x124 Access: Read-only

	31																															9	8	7	6	5	4					0
R	—																																HC	DC	—			DEN					
W																																										
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	1	1	0

Figure 16-7. Device Control Capability Parameters (DCCPARAMS)

Table 16-8. DCCPARAMS Register Field Descriptions

Bits	Name	Description
31–9	—	Reserved, should be cleared.
8	HC	Host capable. Always 1, indicating the USB DR controller can operate as an EHCI compatible USB 2.0 host
7	DC	Device capable. Always 1, indicating the USB DR controller can operate as an USB 2.0 device. 1 Device capability. 0 No device capability (host only).
6–5	—	Reserved, should be cleared.
4–0	DEN	Device endpoint number. Indicates the number of endpoints built into the device controller. Always 0x6.

16.2.2 Operational Registers

The operational registers are comprised of dynamic control or status registers that may be read-only, read/write, or read/write-1-to-clear. The following sections define the operational registers.

16.2.2.1 USB Command Register (USBCMD)

The module executes the command indicated in this register.

Offset 0x140 Access: Mixed

	31							24	23							16
R	—								ITC							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	FS2	ATDTW	SUTW	—	ASPE	—	ASP		LR	IAA	ASE	PSE	FS1	FS0	RST	RS
W																
Reset	0	*n*	*n*	0	1	0	1	1	0	*n*	0	0	0	0	0	0

Figure 16-8. USB Command Register (USBCMD)

Table 16-9. USBCMD Register Field Descriptions

Bits	Name	Description
31–24	—	Reserved, should be cleared.
23–16	ITC	Interrupt threshold control. The system software uses this field to set the maximum rate at which the USB DR module issues interrupts. ITC contains the maximum interrupt interval measured in microframes. Valid values are shown below. 0x00 Immediate (no threshold) 0x01 1 microframe 0x02 2 microframes 0x04 4 microframes 0x08 8 microframes 0x10 16 microframes 0x20 32 microframes 0x40 40 microframes
15	FS2	See bits 3–2 below. This is a non-EHCI bit.
14	ATDTW	Add dTD TripWire. This is a non-EHCI bit. Used as a semaphore when a dTD is added to an active (primed) endpoint. This bit is set and cleared by software. This bit shall also be cleared by hardware when its state machine is in hazard region where adding a dTD to a primed endpoint may go unrecognized. More information on the use of this bit is described in Section 16.8.2, “Device Operation.”
13	SUTW	Setup tripwire. This is a non-EHCI bit. Used as a semaphore when the 8 bytes of setup data read extracted from a QH by the DCD. If the setup lockout mode is off (See USBMODE) then there exists a hazard when new setup data arrives and the DCD is copying setup from the QH for a previous setup packet. This bit is set and cleared by software and will be cleared by hardware when a hazard exists. More information on the use of this bit is described in Section 16.8.2, “Device Operation.”
12	—	Reserved, should be cleared.

Table 16-9. USBCMD Register Field Descriptions (continued)

Bits	Name	Description
11	ASPE	Asynchronous schedule park mode enable. Software uses this bit to enable or disable park mode. 0 Disabled 1 Enabled
10	—	Reserved, should be cleared.
9–8	ASP	Asynchronous schedule park mode count. It contains a count of the number of successive transactions the host controller is allowed to execute from a high-speed queue head on the Asynchronous schedule before continuing traversal of the Asynchronous schedule. Valid values are 0x1H to 0x3H. Software must not write a zero to this field when ASPE is set as this results in undefined behavior.
7	LR	Light host/device controller reset (OPTIONAL). Not implemented. Always 0.
6	IAA	Interrupt on async advance doorbell. Used as a doorbell by software to tell the USB DR controller to issue an interrupt the next time it advances asynchronous schedule. Software must write a 1 to this bit to ring the doorbell. When the controller has evicted all appropriate cached schedule states, it sets USBSTS[AAI]. If USBINTR[AAE] is set, the host controller asserts an interrupt at the next interrupt threshold. The controller clears this bit after it has set USBSTS[AAI]. Software should not set this bit when the asynchronous schedule is inactive. Doing so yields undefined results. This bit is only used in host mode. Setting this bit when the USB DR module is in device mode is selected results in undefined results.
5	ASE	Asynchronous schedule enable. Controls whether the controller skips processing the asynchronous schedule. Only used in host mode. 0 Do not process the asynchronous schedule 1 Use the ASYNCLISTADDR register to access the asynchronous schedule.
4	PSE	Periodic schedule enable. Controls whether the controller skips processing the periodic schedule. Only used in host mode. 0 Do not process the periodic schedule. 1 Use the PERIODICLISTBASE register to access the periodic schedule.
3–2	FS	Frame list size. Together with bit 15 these bits make the FS[2:0] field. This field is read/write only if programmable frame list flag in the HCCPARAMS registers is set to 1. This field specifies the size of the frame list that controls which bits in FRINDEX should be used for the frame list current index. Only used in host mode. Note that values below 256 elements are not defined in the EHCI specification. 000 1024 elements (4096 bytes) 001 512 elements (2048 bytes) 010 256 elements (1024 bytes) 011 128 elements (512 bytes) 100 64 elements (256 bytes) 101 32 elements (128 bytes) 110 16 elements (64 bytes) 111 8 elements (32 bytes)

Table 16-9. USBCMD Register Field Descriptions (continued)

Bits	Name	Description
1	RST	Controller reset. Software uses this bit to reset the controller. This bit is cleared by the controller when the reset process is complete. Software cannot terminate the reset process early by writing a zero to this register. Host mode: • When software sets this bit, the host controller resets its internal pipelines, timers, counters, state machines and so on to their initial value. Any transaction currently in progress on USB is immediately terminated. A USB reset is not driven on downstream ports. Software should not set this bit when USBSTS[HCH] is a zero. Attempting to reset an actively running host controller results in undefined behavior. Device mode: • When software sets this bit, the USB DR controller resets its internal pipelines, timers, counters, state machines and so on to their initial value. Any transaction currently in progress on USB is immediately terminated. Writing a one to this bit in device mode is not recommended.
0	RS	Run/Stop. Host mode: • When this bit is set, the controller proceeds with the execution of the schedule. The controller continues execution as long as this bit is set. When this bit is set to 0, the host controller completes the current transaction on the USB and then halts. The USBSTS[HCH] bit indicates when the USB DR controller has finished the transaction and has entered the stopped state. Software should not write a one to this field unless the controller is in the halted state (that is, USBSTS[HCH] is a one). Device mode: • Setting this bit causes the USB DR controller to enable a pull-up on D+ and initiate an attach event. This control bit is not directly connected to the pull-up enable, as the pull-up is disabled upon transitioning into high-speed mode. Software should use this bit to prevent an attach event before the controller has been properly initialized. Clearing this bit causes a detach event. 0 Stop 1 Run

16.2.2.2 USB Status Register (USBSTS)

The USB status register indicates various states of the USB DR module and any pending interrupts. This register does not indicate status resulting from a transaction on the serial bus. Software clears certain bits in this register by writing a 1 to them (indicated by a w1c in the bit's W cell).

Offset 0x144 Access: Mixed

	31															16
R	—															
W																
Reset	All zeros															

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	AS	PS	RCL	HCH	—	ULPII	—	SLI	SRI	URI	AAI	SEI	FRI	PCI	UEI	UI
W								w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
Reset	All zeros															

Figure 16-9. USB Status Register (USBSTS)

Table 16-10. USBSTS Register Field Descriptions

Bits	Name	Description
31–16	—	Reserved, should be cleared.
15	AS	Asynchronous schedule status. Reports the current real status of the asynchronous schedule. The USB DR controller is not required to immediately disable or enable the asynchronous schedule when software transitions USBCMD[ASE]. When this bit and USBCMD[ASE] have the same value, the asynchronous schedule is either enabled (1) or disabled (0). Only used in host mode. 0 Disabled 1 Enabled
14	PS	Periodic schedule status. Reports the current real status of the periodic schedule. The USB DR controller is not required to immediately disable or enable the periodic schedule when software transitions USBCMD[PSE]. When this bit and USBCMD[PSE] have the same value, the periodic schedule is either enabled (1) or disabled (0). Only used in host mode. 0 Disabled 1 Enabled
13	RCL	Reclamation. Used to detect an empty asynchronous schedule. Only used by the host mode. 0 Non-empty asynchronous schedule 1 Empty asynchronous schedule
12	HCH	HC halted. This bit is a zero whenever USBCMD[RS] is a one. The USB DR controller sets this bit to one after it has stopped executing because of USBCMD[RS] being cleared, either by software or by the host controller hardware (for example, internal error). Only used in host mode. 0 Running 1 Halted
11	—	Reserved, should be cleared.
10	ULPII	ULPI interrupt. An event completion to the viewport register sets this bit. If the ULPI enables the USBINTR[ULPIE] to be set, the USB interrupt (UI) occurs.
9	—	Reserved, should be cleared.
8	SLI	DCSuspend. This is a non-EHCI bit. When a device controller enters a suspend state from an active state, this bit is set. The device controller clears the bit upon exiting from a suspend state. Only used by the device controller. 0 Active 1 Suspended
7	SRI	Host mode: • This is a non-EHCI status bit. In host mode, this bit is set every 125 µs, provided the PHY clock is present and running (for example, the port is NOT suspended), and can be used by the host controller driver as a time base. Device mode: • SOF received. When the USB DR controller detects a Start Of (Micro)Frame, this bit is set. When a SOF is extremely late, the DR controller automatically sets this bit to indicate that an SOF was expected. Therefore, this bit is set roughly every 1 msec in device FS mode and every 125 µsec in HS mode and is synchronized to the actual SOF that is received. Because the controller is initialized to FS before connect, this bit is set at an interval of 1 msec during the prelude to the connect and chirp. Software writes a 1 to this bit to clear it.

Table 16-10. USBSTS Register Field Descriptions (continued)

Bits	Name	Description
6	URI	USB reset received. This is a non-EHCI bit. When the USB DR controller detects a USB reset and enters the default state, this bit is set. Software can write a 1 to this bit to clear the USB reset received status bit. Only used by the device mode. 0 No reset received 1 Reset received
5	AAI	Interrupt on async advance. System software can force the controller to issue an interrupt the next time the USB DR controller advances the asynchronous schedule by writing a one to USBCMD[IAA]. This status bit indicates the assertion of that interrupt source. Only used by the host mode. 0 No async advance interrupt 1 Async advance interrupt
4	SEI	System error. This bit is set whenever an error is detected on the system bus. If USBINTR[SEE] is set, an interrupt is generated. The interrupt and status bits remain asserted until cleared by writing a 1 to this bit. Additionally, when in host mode, USBCMD[RS] is cleared, effectively disabling the USB DR controller. For the USB DR controller in device mode, an interrupt is generated, but no other action is taken. 0 Normal operation 1 Error
3	FRI	Frame list rollover. The controller sets this bit to a one when the frame list index rolls over from its maximum value to zero. The exact value at which the rollover occurs depends on the frame list size. For example, if the frame list size (as programmed in USBCMD[FS]) is 1024, FRINDEX rolls over every time FRINDEX [13] toggles. Similarly, if the size is 512, the USB DR controller sets this bit to a one every time FRINDEX [12] toggles. Only used by the host mode.
2	PCI	Host mode: • Port change detect. The controller sets this bit when a connect status occurs on any port, a port enable/disable change occurs, an over current change occurs, or PORTSC[FPR] is set as the result of a J-K transition on the suspended port. Device mode: • The USB DR controller sets this bit when it enters the full or high-speed operational state. When the port controller exits the full or high-speed operation states due to reset or suspend events, the notification mechanisms are USBSTS[URI] and USBSTS[SLI], respectively. This bit is not EHCI compatible.
1	UEI (USBERRINT)	USB error interrupt (USBERRINT). When completion of a USB transaction results in an error condition, this bit is set by the controller. This bit is set along with the UI, if the TD on which the error interrupt occurred also had its interrupt on complete (IOC) bit set. See Section 4.15.1 in EHCI for a complete list of host error interrupt conditions. Also see Table 16-89 in this chapter for more information on device error matrix. For the USB DR controller in device mode, only resume signaling is detected, all others are ignored. 0 No error 1 Error detected
0	UI (USBINT)	USB interrupt (USBINT). This bit is set by the controller when the cause of an interrupt is a completion of a USB transaction where the transfer descriptor (TD) has an interrupt on complete (IOC) bit set. This bit is also set by the controller when a short packet is detected. A short packet is when the actual number of bytes received was less than the expected number of bytes.

16.2.2.3 USB Interrupt Enable Register (USBINTR)

The interrupts to software are enabled with the USB interrupt enable register. An interrupt is generated when a bit is set and the corresponding interrupt is active. The USB status register (USBSTS) still shows

interrupt sources even if they are disabled by the USBINTR register, allowing polling of interrupt events by the software.

Offset 0x148 Access: Read/Write

	31–16
R/W	—
Reset	All zeros

	15–11	10	9	8	7	6	5	4	3	2	1	0
R/W	—	ULPIE	—	SLE	SRE	URE	AAE	SEE	FRE	PCE	UEE	UE
Reset	All zeros											

Figure 16-10. USB Interrupt Enable (USBINTR)

Table 16-11. USBINTR Register Field Descriptions

Bits	Name	Description
31–11	—	Reserved, should be cleared.
10	ULPIE	ULPI interrupt enable. An event completion to the viewport register sets the USBSTS[ULPII]. If the ULPI enables ULPIE bit to be set, then the USBINT (USBSTS[UI]) occurs. 0 Disable 1 Enable
9	—	Reserved, should be cleared.
8	SLE	Sleep enable. This is a non-EHCI bit. When this bit is a one, and USBSTS[SLI] transitions, the USB DR controller issues an interrupt. The interrupt is acknowledged by software writing a one to USBSTS[SLI]. Only used in device mode. 0 Disable 1 Enable
7	SRE	SOF received enable. This is a non-EHCI bit. When this bit is a one, and USBSTS[SRI] is a one, the controller issues an interrupt. The interrupt is acknowledged by software clearing USBSTS[SRI]. 0 Disable 1 Enable
6	URE	USB reset enable. This is a non-EHCI bit. When this bit is a one, and USBSTS[URI] is a one, the device controller issues an interrupt. The interrupt is acknowledged by software clearing USBSTS[URI] bit. Only used in device mode. 0 Disable 1 Enable
5	AAE	Interrupt on async advance enable. When this bit is a one, and USBSTS[AAI] is a one, the controller issues an interrupt at the next interrupt threshold. The interrupt is acknowledged by software clearing USBSTS[AAI]. Only used in host mode. 0 Disable 1 Enable
4	SEE	System error enable. When this bit is a one, and USBSTS[SEI] is a one, the controller issues an interrupt. The interrupt is acknowledged by software clearing USBSTS[SEI]. 0 Disable 1 Enable

Table 16-11. USBINTR Register Field Descriptions (continued)

Bits	Name	Description
3	FRE	Frame list rollover enable. When this bit is a one, and USBSTS[FRI] is a one, the controller issues an interrupt. The interrupt is acknowledged by software clearing USBSTS[FRI]. Only used by the host mode. 0 Disable 1 Enable
2	PCE	Port change detect enable. When this bit is a one, and USBSTS[PCI] is a one, the controller issues an interrupt. The interrupt is acknowledged by software clearing USBSTS[PCI]. 0 Disable 1 Enable
1	UEE	USB error interrupt enable. When this bit is a one, and USBSTS[UEI] is a one, the controller issues an interrupt at the next interrupt threshold. The interrupt is acknowledged by software clearing USBSTS[UEI]. 0 Disable 1 Enable
0	UE	USB interrupt enable. When this bit is a one, and USBSTS[UI] is a one, the DR controller issues an interrupt at the next interrupt threshold. The interrupt is acknowledged by software clearing USBSTS[UI]. 0 Disable 1 Enable

16.2.2.4 Frame Index Register (FRINDEX)

In host mode, the frame index register is used by the controller to index the periodic frame list. The register updates every 125 microseconds (once each microframe). Bits N–3 are used to select a particular entry in the periodic frame list during periodic schedule execution. The number of bits used for the index depends on the size of the frame list as set by system software in USBCMD[FS].

This register must be written as a DWord. Byte writes produce-undefined results. This register cannot be written unless the USB DR controller is in the Halted state as indicated by the USBSTS[HCH]. A write to this register while USBCMD[RS] is set produces undefined results. Writes to this register also affect the SOF value.

In device mode, this register is read-only and the USB DR controller updates the FRINDEX[13–3] register from the frame number indicated by the SOF marker. Whenever a SOF is received by the USB bus, FRINDEX[13–3] is checked against the SOF marker. If FRINDEX[13–3] is different from the SOF marker, FRINDEX[13–3] is set to the SOF value and FRINDEX[2–0] is cleared (that is, SOF for 1 msec frame). If FRINDEX[13–3] is equal to the SOF value, FRINDEX[2–0] is incremented (that is, SOF for 125-µsec microframe).

Offset 0x14C Access: Read/Write

	31–14	13–0
R/W	—	FRINDEX
Reset	All zeros	

Figure 16-11. USB Frame Index (FRINDEX)

Table 16-12. FRINDEX Register Field Descriptions

Bits	Name	Description
31–14	—	Reserved, should be cleared.
13–0	FRINDEX	Frame index. The value in this register increments at the end of each time frame (for example, microframe). Bits N–3 are used for the Frame List current index. This means that each location of the frame list is accessed 8 times (frames or microframes) before moving to the next index. In device mode, the value is the current frame number of the last frame transmitted. It is not used as an index. In either mode, bits 2–0 indicate the current microframe.

Table 16-13 illustrates values of N based on the value of the Frame List Size in the USBCMD register, when used in host mode.

Table 16-13. FRINDEX N Values

USBCMD[FS]	Frame List Size	FRINDEX N value
000	1024 elements (4096 bytes)	12
001	512 elements (2048 bytes)	11
010	256 elements (1024 bytes)	10
011	128 elements (512 bytes)	9
100	64 elements (256 bytes)	8
101	32 elements (128 bytes)	7
110	16 elements (64 bytes)	6
111	8 elements (32 bytes)	5

16.2.2.5 Control Data Structure Segment Register (CTRLDSSEGMENT)

The CTRLDSSEGMENT register is not implemented on this device.

16.2.2.6 Periodic Frame List Base Address Register (PERIODICLISTBASE)

This register contains the beginning address of the Periodic frame list in the system memory. The host controller driver loads this register prior to starting the schedule execution by the controller. The memory structure referenced by this physical memory pointer is assumed to be 4-Kbyte aligned. The contents of this register are combined with the frame index register (FRINDEX) to enable the controller to step through the Periodic Frame List in sequence.

Note that this register is shared between the host and device mode functions. In host mode, it is the PERIODICLISTBASE register; in device mode, it is the DEVICEADDR register. See Section 16.2.2.7, “Device Address Register (DEVICEADDR)—Non-EHCI,” for more information.

Offset 0x154 Access: Read/Write

	31–12	11–0
R/W	PERBASE	—
Reset	All zeros	

Figure 16-12. Periodic Frame List Base Address (PERIODICLISTBASE)

Table 16-14. PERIODICLISTBASE Register Field Descriptions

Bits	Name	Description
31–12	PERBASE	Base address. Correspond to memory address signal [31:12]. Only used in the host mode.
11–0	—	Reserved, should be cleared.

16.2.2.7 Device Address Register (DEVICEADDR)—Non-EHCI

The device address register is not defined in the EHCI specification. In device mode, the upper seven bits of this register represent the device address. After any controller reset or a USB reset, the device address is set to the default address (0). The default address will match all incoming addresses. Software shall reprogram the address after receiving a SET_ADDRESS descriptor.

Note that this register is shared between the host and device mode functions. In device mode, it is the DEVICEADDR register; in host mode, it is the PERIODICLISTBASE register. See Section 16.2.2.6, “Periodic Frame List Base Address Register (PERIODICLISTBASE),” for more information.

Offset 0x154 Access: Read/Write

	31–25	24–0
R/W	USBADR	—
Reset	All zeros	

Figure 16-13. Device Address (DEVICEADDR)

Table 16-15. DEVICEADDR Register Field Descriptions

Bits	Name	Description
31–25	USBADR	Device address. This field corresponds to the USB device address.
24–0	—	Reserved, should be cleared.

16.2.2.8 Current Asynchronous List Address Register (ASYNCLISTADDR)

This 32-bit register contains the address of the next asynchronous queue head to be executed by the host. Bits 4–0 of this register cannot be modified by the system software and always return zeros when read.

Note that this register is shared between the host and device mode functions. In host mode, it is the ASYNCLISTADDR register; in device mode, it is the ENDPOINTLISTADDR register. See

Section 16.2.2.9, “Endpoint List Address Register (ENDPOINTLISTADDR)—Non-EHCI,” for more information.

Offset 0x158 Access: Read/Write

	31–5	4–0
R/W	ASYBASE	—
Reset	All zeros	

Figure 16-14. Current Asynchronous List Address (ASYNCLISTADDR)

Table 16-16. ASYNCLISTADDR Register Field Descriptions

Bits	Name	Description
31–5	ASYBASE	Link pointer low (LPL). These bits correspond to memory address signals [31:5]. This field may only reference a queue head (QH). Only used by the host controller.
4–0	—	Reserved, should be cleared.

16.2.2.9 Endpoint List Address Register (ENDPOINTLISTADDR)—Non-EHCI

The endpoint list address register is not defined in the EHCI specification. In device mode, this register contains the address of the top of the endpoint list in system memory. Bits 10–0 of this register cannot be modified by the system software and always return zeros when read. The memory structure referenced by this physical memory pointer is assumed to be 64-bytes. The queue head is actually a 48-byte structure, but must be aligned on 64-byte boundary. However, the ENDPOINTLISTADDR[EPBASE] has a granularity of 2 Kbytes, so in practice the queue head should be 2-Kbyte aligned.

Note that this register is shared between the host and device mode functions. In device mode, it is the ENDPOINTLISTADDR register; in host mode, it is the ASYNCLISTADDR register. See Section 16.2.2.8, “Current Asynchronous List Address Register (ASYNCLISTADDR),” for more information.

Offset 0x158 Access: Read/Write

	31–11	10–0
R/W	EPBASE	—
Reset	All zeros	

Figure 16-15. Endpoint List Address (ENDPOINTLISTADDR)

Table 16-17. ENDPOINTLISTADDR Register Field Descriptions

Bits	Name	Description
31–11	EPBASE	Endpoint list address. Address of the top of the endpoint list.
10–0	—	Reserved, should be cleared.

16.2.2.10 Master Interface Data Burst Size Register (BURSTSIZE)—Non-EHCI

The master interface data burst size register is not defined in the EHCI specification. This register is used to control and dynamically change the burst size used during data movement on the initiator (master) interface.

Offset 0x160 Access: Read/Write

	31–16	15–8	7–0
R/W	—	TXPBURST	RXPBURST
Reset	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 1 0 0 0 0	0 0 0 1 0 0 0 0

Figure 16-16. Master Interface Data Burst Size (BURSTSIZE)

Table 16-18. BURSTSIZE Register Field Descriptions

Bits	Name	Description
31–16	—	Reserved, should be cleared.
15–8	TXPBURST	Programable TX burst length. This register represents the maximum length of a burst in 32-bit words while moving data from system memory to the USB bus. Must not be set to greater that 16.
7–0	RXPBURST	Programable RX burst length. This register represents the maximum length of a burst in 32-bit words while moving data from the USB bus to system memory. Must not be set to greater than 16.

16.2.2.11 Transmit FIFO Tuning Controls Register (TXFILLTUNING)—Non-EHCI

The transmit FIFO tuning controls register is not defined in the EHCI specification. This register is used to control and dynamically change the burst size used during data movement on device DMA transfers. It is only used in host mode.

The fields in this register control performance tuning associated with how the USB DR module posts data to the TX latency FIFO before moving the data onto the USB bus. The specific areas of performance include how much data to post into the FIFO and an estimate for how long that operation should take in the target system.

Definitions:

T_0 = Standard packet overhead

T_1 = Time to send data payload

T_s = Total Packet Flight Time (send-only) packet ($T_s = T_0 + T_1$)

T_{ff} = Time to fetch packet into TX FIFO up to specified level.

T_p = Total Packet Time (fetch and send) packet ($T_p = T_{ff} + T_s$)

Upon discovery of a transmit (OUT/SETUP) packet in the data structures, host controller checks to ensure T_p remains before the end of the [micro]frame. If so it proceeds to pre-fill the TX FIFO. If at any time during the pre-fill operation the time remaining the [micro]frame is $< T_s$ then the packet attempt ceases and the packet is tried at a later time. Although this is not an error condition and the module eventually recovers, a mark is made in the scheduler health counter to note the occurrence of a back-off event. When

a back-off event is detected, the partial packet fetched may need to be discarded from the latency buffer to make room for periodic traffic that will begin after the next SOF. Too many back-off events can waste bandwidth and power on the system bus and thus should be minimized (not necessarily eliminated). Back-offs can be minimized with use of the TSCHHEALTH (T_{ff}) parameter described below.

Offset 0x164 Access: Read/Write

	31–22	21–16	15–13	12–8	7–0
R/W	—	TXFIFOTHRES	—	TXSCHHEALTH	TXSCHOH
Reset	0 0 0 0 0 0 0 0 0 0	0 0 0 0 1 0	0 0 0	0 0 0 0 0	0 0 0 0 0 0 0 0

Figure 16-17. Transmit FIFO Tuning Controls (TXFILLTUNING)

Table 16-19. TXFILLTUNING Register Field Descriptions

Bits	Name	Description
31–22	—	Reserved, should be cleared.
21–16	TXFIFOTHRES	FIFO burst threshold. Control the number of data bursts that are posted to the TX latency FIFO in host mode before the packet begins on to the bus. The minimum value is 2 and this value should be a low as possible to maximize USB performance. A higher value can be used in systems with unpredictable latency and/or insufficient bandwidth where the FIFO may underrun because the data transferred from the latency FIFO to USB occurs before it can be replenished from system memory. This value is ignored if USBMODE[SDIS] (stream disable bit) is set. When USBMODE[SDIS] is set, the host controller behaves as if TXFIFOTHRES is set to the maximum value.
15–13	—	Reserved, should be cleared.
12–8	TXSCHHEALTH	Scheduler health counter. Increment when the host controller fails to fill the TX latency FIFO to the level programmed by TXFIFOTHRES before running out of time to send the packet before the next Start-Of-Frame. This health counter measures the number of times this occurs to provide feedback to selecting a proper TXSCHOH. Writing to this register clears the counter and this counter stops counting after reaching the maximum of 31.
7–0	TXSCHOH	Scheduler overhead. These bits add an additional fixed offset to the schedule time estimator described above as T_{ff}. As an approximation, the value chosen for this register should limit the number of back-off events captured in the TXSCHHEALTH to less than 10 per second in a highly utilized bus. Choosing a value that is too high for this register is not desired as it can needlessly reduce USB utilization. The time unit represented in this register is 1.267µs when a device is connected in high-speed mode. The time unit represented in this register is 6.333µs when a device is connected in low-/full-speed mode. For most applications, TXSCHOH can be set to 4 or less. A good value to begin with is: TXFIFOTHRES × (BURSTSIZE × 4 bytes-per-word) ÷ (40 × *TimeUnit*), always rounded to the next higher integer. *TimeUnit* is either 1.267 or 6.333 as noted earlier in this description. For example, if TXFIFOTHRES is 5 and BURSTSIZE is 8, then set TXSCHOH to 5×(8×4)÷(40×1.267)=4 for a high-speed link. If this value of TXSCHOH results in a TXSCHHEALTH count of 0 per second, try lowering the value by 1 if optimizing performance is desired. If TXSCHHEALTH exceeds 10 per second, try raising the value by 1. If streaming mode is disabled via the USBMODE register, treat TXFIFOTHRES as the maximum value for purposes of the TXSCHOH calculation.

16.2.2.12 ULPI Register Access (ULPI VIEWPORT)

The ULPI register access provides indirect access to the ULPI PHY register set. Although the controller modules perform access to the ULPI PHY register set, there may be extraordinary circumstances where software may need direct access. Be advised that writes to the ULPI through the ULPI viewport can substantially harm standard USB operations. Currently no usage model has been defined where software should need to execute writes directly to the ULPI. Note that executing read operations though the ULPI viewport should have no harmful side effects to standard USB operations. Also note that if the ULPI interface is not enabled, this register will always read zeros.

Offset 0x170 Access: Mixed

	31	30	29	28	27	26–24	23–16
R	ULPIWU	ULPIRUN	ULPIRW	—	ULPISS	ULPIPORT	ULPIADDR
W							
Reset	All zeros						

	15–8	7–0
R	ULPIDATRD	ULPIDTWR
W		
Reset	0 0 0 0 0 0 0 0	0 0 0 0 1 0 0 0

Figure 16-18. ULPI Register Access (ULPI VIEWPORT)

Table 16-20. ULPI VIEWPORT Field Descriptions

Bits	Name	Description
31	ULPIWU	ULPI Wake Up. Writing 1 to this bit begins the wakeup operation. This bit automatically transitions to 0 after the wakeup is complete. Once this bit is set, it can not be cleared by software. **Note:** The driver must never execute a wakeup and a read/write operation at the same time.
30	ULPIRUN	ULPI Run. Writing 1 to this bit begins a read/write operation. This bit automatically transitions to 0 after the read/write is complete. Once this bit is set, it can not be cleared by software. **Note:** The driver must never execute a wakeup and a read/write operation at the same time.
29	ULPIRW	This bit selects between running a read or write operation to the ULPI. 0 Read 1 Write
28	—	Reserved, should be cleared.
27	ULPISS	This bit represents the state of the ULPI interface. Before reading this bit, the ULPIPORT field should be set accordingly if used with the multi-port host. Otherwise, this field should always remain 0. 0 Any other state (that is, carkit, serial, low power). 1 Normal Sync State.
26–24	ULPIPORT	For wakeup or read/write operations this value selects the port number to which the ULPI PHY is attached. Valid values are 0 and 1.
23–16	ULPIADDR	When a read or write operation is commanded, the address of the operation is written to this field.

Table 16-20. ULPI VIEWPORT Field Descriptions (continued)

Bits	Name	Description
15–8	ULPIDATRD	After a read operation completes, the result is placed in this field.
7–0	ULPIDTWR	When a write operation is commanded, the data to be sent is written to this field.

There are two operations that can be performed with the ULPI viewport, wakeup and read /write operations. The wakeup operation is used to put the ULPI interface into normal operation mode and re-enable the clock if necessary. A wakeup operation is required before accessing the registers when the ULPI interface is operating in low power mode, serial mode, or carkit mode. The ULPI state can be determined by reading the sync state bit (ULPISS). If this bit is set, then the ULPI interface is running in normal operation mode and can accept read/write operations. If the ULPISS is cleared, then read/write operations will not be able execute. Undefined behavior results if a read or write operation is performed when ULPISS is cleared. To execute a wakeup operation, write all 32-bits of the ULPI Viewport where ULPIPORT is constructed appropriately and the ULPIWU bit is set and the ULPIRUN bit is cleared. Poll the ULPI Viewport until ULPIWU is cleared for the operation to complete.

To execute a read or write operation, write all 32-bits of the ULPI Viewport where ULPIDATWR, ULPIADDR, ULPIPORT, ULPIRW are constructed appropriately and the ULPIRUN bit is set. Poll the ULPI Viewport until ULPIRUN is cleared for the operation to complete. For read operations, ULPIDATRD is valid once ULPIRUN is cleared.

The polling method above can be replaced with interrupts using the ULPI interrupt defined in the USBSTS and USBINTR registers. When a wakeup or read/write operation completes, the ULPI interrupt is set.

16.2.2.13 Configure Flag Register (CONFIGFLAG)

This EHCI register is not used in this implementation. A read from this register returns a constant of a 0x0000_0001 to indicate that all port routings default to this host controller.

Offset 0x180 Access: Read Only

	31																															1	0
R	—																																CF
W																																	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

Figure 16-19. Configure Flag Register (CONFIGFLAG)

Table 16-21. CONFIGFLAG Register Field Descriptions

Bits	Name	Description
31–1	—	Reserved.
0	CF	Configure flag. Always 1. Indicating all port routings default to this host.

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

16.2.2.14 Port Status and Control Register (PORTSC)

The port status and control (PORTSC) register is only reset when power is initially applied or in response to a controller reset. The initial conditions of a port are:

- No device connected
- Port disabled

If the port has port power control, this state remains until software applies power to the port by setting port power to one.

In device mode, the USB DR controller does not support power control. Port control in device mode is only used for status port reset, suspend, and current connect status. It is also used to initiate test mode or force signaling and allows software to put the PHY into low power suspend mode and disable the PHY clock.

Offset 0x184 Access: Mixed

	31	30	29	28	27	26	25	24	23	22	21	20	19			16
R	PTS		—	—	PSPD		—	PFSC	PHCD	WKOC	WKDS	WKCN	PTC			
W																
Reset	1	0	0	1	1	1	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	PIC		PO	PP	LS		—	PR	SUSP	FPR	OCC	OCA	PEC	PE	CSC	CCS
W											w1c		w1c		w1c	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 16-20. Port Status and Control (PORTSC)

Table 16-22. PORTSC Register Field Descriptions

Bits	Name	Description
31–30	PTS	Port transceiver select. This register bit is used to control which parallel transceiver interface is selected. 00 Reserved 01 Reserved, should be cleared 10 ULPI parallel interface 11 Reserved This bit is not defined in the EHCI specification.
29	—	Reserved, should be cleared
28	—	Reserved, should be cleared
27–26	PSPD	Port speed. This read-only register field indicates the speed at which the port is operating. This bit is not defined in the EHCI specification. 00 Full-speed 01 Low-speed 10 High-speed 11 Undefined
25	—	Reserved, should be cleared

Table 16-22. PORTSC Register Field Descriptions (continued)

Bits	Name	Description
24	PFSC	Port force full-speed connect. Used to disable the chirp sequence that allows the port to identify itself as a HS port. This is useful for testing FS configurations with a HS host, hub or device. 0 Allow the port to identify itself as high speed. 1 Force the port to only connect at full speed. This bit is not defined in the EHCI specification. This bit is for debugging purposes.
23	PHCD	PHY low power suspend. This bit is not defined in the EHCI specification. Host mode: • The PHY can be put into low power suspend – when the downstream device has been put into suspend mode or when no downstream device is connected. Low power suspend is completely under the control of software. Device mode: • The PHY can be put into low power suspend – when the device is not running (USBCMD[RS] = 0b) or suspend signaling is detected on the USB. Low power suspend is cleared automatically when the resume signaling has been detected or when forcing port resume. 0 Normal PHY operation. 1 Signal the PHY to enter low power suspend mode Reading this bit indicates the status of the PHY. **Note:** If there is no clock connected to the USB_CLK signals, PHCD must be set and the following registers should not be written: DEVICE_ADDR/PERIODICLISTBASE, PORTSC, ENDPTCTRL0, ENDPTCTRL1, ENDPTCTRL2, ENDPTCTRL3, ENDPTCTRL4, ENDPTCTRL5.
22	WKOC	Wake on over-current enable. Writing this bit to a one enables the port to be sensitive to over-current conditions as wake-up events. This field is zero if Port Power (PP) is zero. This bit is used only in Host mode, and is used by an external power control circuit.
21	WKDS	Wake on disconnect enable. Writing this bit to a one enables the port to be sensitive to device disconnects as wake-up events. This field is zero if Port Power(PP) is zero or in device mode. This bit is used only in Host mode, and is used by an external power control circuit.
20	WKCN	Wake on connect enable. Writing this bit to a one enables the port to be sensitive to device connects as wake-up events. This field is zero if Port Power(PP) is zero or in device mode. This bit is used only in Host mode, and is used by an external power control circuit.
19–16	PTC	Port test control. Any other value than zero indicates that the port is operating in test mode. 0000 Not Enabled 0001 J_STATE 0010 K_STATE 0011 SEQ_NAK 0100 Packet 0101 FORCE_ENABLE 0110–1111 Reserved, should be cleared Refer to Chapter 7 of the USB Specification Revision 2.0 [3] for details on each test mode.
15–14	PIC	Port indicator control. Control the link indicator signals. These signals are valid for host mode only. 00 Off 01 Amber 10 Green 11 Undefined Refer to the USB Specification Revision 2.0 [3] for a description on how these bits are to be used. This field is output from the module on the USB port control signals for use by an external LED driving circuit.

Table 16-22. PORTSC Register Field Descriptions (continued)

Bits	Name	Description
13	PO	Port owner. Unconditionally goes to a 0 when the configured bit in the CONFIGFLAG register makes a 0 to 1 transition. This bit unconditionally goes to 1 whenever the Configured bit is zero. System software uses this field to release ownership of the port to a selected module (in the event that the attached device is not a high-speed device). Software writes a one to this bit when the attached device is not a high-speed device. A one in this bit means that an internal companion controller owns and controls the port. Port owner hand-off is not implemented in this design, therefore this bit is always 0.
12	PP	Port power. Represents the current setting of the switch (0=off, 1=on). When power is not available on a port (that is, PP equals a 0), the port is non-functional and will not report attaches, detaches, and so on. When an over-current condition is detected on a powered port, the PP bit in each affected port is transitioned by the host controller driver from a one to a zero (removing power from the port). This feature is implemented in the host controller (PPC = 1). In a device-only implementation port power control is not necessary, thus PPC and PP = 0.
11–10	LS	Line status. Reflect the current logical levels of the USB D+ (bit 11) and D– (bit 10) signal lines. The use of line status by the host controller driver is not necessary (unlike EHCI), because the connection of FS and LS is managed by hardware. 00 SE0 10 J-state 01 K-state 11 Undefined
9	—	Reserved, should be cleared
8	PR	Port reset. Host mode: • When software writes a one to this bit the bus-reset sequence as defined in the USB Specification Revision 2.0 is started. This bit will automatically change to zero after the reset sequence is complete. This behavior is different from EHCI where the host controller driver is required to set this bit to a zero after the reset duration is timed in the driver. Device mode: • This bit is a read only status bit. Device reset from the USB bus is also indicated in the USBSTS register. 1 Port is in reset. 0 Port is not in reset. This field is zero if Port Power(PP) is zero.
7	SUSP	Suspend. Host mode: • The port enabled bit (PE) and suspend (SUSP) bit define the port states as follows: 0x Disable 10 Enable 11 Suspend • When in suspend state, downstream propagation of data is blocked on this port, except for port reset. The blocking occurs at the end of the current transaction if a transaction was in progress when this bit was written to 1. In the suspend state, the port is sensitive to resume detection. Note that the bit status does not change until the port is suspended and that there may be a delay in suspending a port if there is a transaction currently in progress on the USB. • The module unconditionally sets this bit to zero when software clears the FPR bit. A write of zero to this bit is ignored by the host controller. If host software sets this bit to a one when the port is not enabled (that is, port enabled bit is a zero) the results are undefined. • This field is zero if Port Power (PP) is zero in host mode. Device mode: 1 Port in suspend state. 0 Port not in suspend state. Default. In device mode this bit is a read-only status bit.

Table 16-22. PORTSC Register Field Descriptions (continued)

Bits	Name	Description
6	FPR	Force port resume. This bit is not-EHCI compatible. 1 Resume detected/driven on port. 0 No resume (K-state) detected/driven on port. Host mode: • Software sets this bit to one to drive resume signaling. The controller sets this bit to one if a J-to-K transition is detected while the port is in the Suspend state. When this bit transitions to a one a J-to-K transition is detected, USBSTS[PCI] (port change detect) is also set. This bit will automatically change to zero after the resume sequence is complete. This behavior is different from EHCI where the host controller driver is required to set this bit to a zero after the resume duration is timed in the driver. • Note that when the controller owns the port, the resume sequence follows the defined sequence documented in the USB Specification Revision 2.0. The resume signaling (Full-speed 'K') is driven on the port as long as this bit remains a one. This bit will remain a one until the port has switched to the high-speed idle. Writing a zero has no affect because the port controller will time the resume operation and clear this bit when the port control state switches to HS or FS idle. • This field is zero if Port Power (PP) is zero in host mode. Device mode: • After the device has been in Suspend State for 5 msec or more, software must set this bit to one to drive resume signaling before clearing. The USB DR controller will set this bit to one if a J-to-K transition is detected while the port is in the Suspend state. The bit is cleared when the device returns to normal operation. Also, when this bit transitions to a one because a J-to-K transition detected, USBSTS[PCI] is also set.
5	OCC	Over-current change. This bit gets set when there is a change to over-current active. Software clears this bit by writing a one to this bit position. Host mode: • The user can provide over-current detection to the USB_PWRFAULT signal for this condition. Device mode: • This bit must always be 0. 1 Over current detect. 0 No over current.
4	OCA	Over-current active. This bit will automatically transition from one to zero when the over current condition is removed. Host mode: • The user can provide over-current detection to the USB_PWRFAULT signal for this condition. Device mode: • This bit must always be 0. 1 Port currently in over-current condition. 0 Port not in over-current condition.
3	PEC	Port enable/disable change. For the root hub, this bit gets set only when a port is disabled due to disconnect on the port or due to the appropriate conditions existing at the EOF2 point (See Chapter 11 of the USB Specification). Software clears this by writing a one to it.[In device mode: • The device port is always enabled. (This bit is zero.) 1 Port disabled. 0 No change. This field is zero if Port Power(PP) is zero.

Table 16-22. PORTSC Register Field Descriptions (continued)

Bits	Name	Description
2	PE	Port enabled/disabled. Host mode: • Ports can only be enabled by the controller as a part of the reset and enable. Software cannot enable a port by writing a one to this field. Ports can be disabled by either a fault condition (disconnect event or other fault condition) or by the host software. Note that the bit status does not change until the port state actually changes. There may be a delay in disabling or enabling a port due to other host and bus events. • When the port is disabled, (0) downstream propagation of data is blocked except for reset. • This field is zero if Port Power(PP) is zero in host mode. Device mode: • The device port is always enabled. (This bit is one.)
1	CSC	Connect change status. Host mode: • This bit indicates a change has occurred in the port's Current Connect Status. the controller sets this bit for all changes to the port device connect status, even if system software has not cleared an existing connect status change. For example, the insertion status changes twice before system software has cleared the changed condition, hub hardware is 'setting' an already-set bit (that is, the bit will remain set). Software clears this bit by writing a one to it. 1 Connect Status has changed. 0 No change. • This field is zero if Port Power(PP) is zero. Device mode: • This bit is undefined.
0	CCS	Current connect status. Host mode: 1 Device is present 0 No device present. This field is zero if Port Power(PP) is zero in host mode. In device mode: 1 Attached 0 Not attached. A one indicates that the device successfully attached and is operating in either high-speed or full-speed as indicated by the PSPD field in this register. A zero indicates that the device did not attach successfully or was forcibly disconnected by the software writing a zero to USBCMD[RS] (run bit). It does not state the device being disconnected or suspended.

16.2.2.15 USB Mode Register (USBMODE)—Non-EHCI

The USB mode register is not defined in the EHCI specification. This register controls the operating mode of the module.

Offset 0x1A8 Access: Read/Write

	31 … 5	4	3	2	1	0
R/W	—	SDIS	SLOM	—	CM	
Reset	All zeros					

Figure 16-21. USB Mode (USBMODE)

Table 16-23. USBMODE Register Field Descriptions

Bits	Name	Description
31–5	—	Reserved, should be cleared.
4	SDIS	Stream disable In host mode, setting this bit ensures that overruns/underruns of the latency FIFO are eliminated for low bandwidth systems where the RX and TX buffers are sufficient to contain the entire packet. Enabling stream disable also has the effect of ensuring the TX latency is filled to capacity or a complete packet is stored in FIFO before the packet is launched onto the USB. Note that time duration to pre-fill the FIFO becomes significant when stream disable is active. See TXFILLTUNING to characterize the adjustments needed for the scheduler when using this feature. Also note that in systems with high system bus utilization, setting this bit will ensure no overruns or underruns during operation, at the expense of link utilization. For those who desire optimal link performance, SDIS can be left clear, and the rules used under the description of the TXFILLTUNING register to limit underruns/overruns. 1 Active. 0 Inactive. In device mode, setting this bit disables double priming on both RX and TX for low bandwidth systems. This mode ensures that when the RX and TX buffers are sufficient to contain an entire packet that the standard double buffering scheme is disabled to prevent overruns/underruns in bandwidth limited systems. Note that in high-speed mode, all packets received are responded to with a NYET handshake when stream disable is active.
3	SLOM	Setup lockout mode. In device mode, this bit controls behavior of the setup lock mechanism. See Section 16.7.3.5, “Control Endpoint Operation Model.” 1 Setup lockouts off. DCD requires use of setup data buffer tripwire in USBCMD (SUTW). 0 Setup lockouts on
2	—	Reserved, should be cleared.
1–0	CM	Controller mode This register can only be written once after reset. If it is necessary to switch modes, software must reset the controller by writing to USBCMD[RST] before reprogramming this register. 00 Idle (default). 01 Reserved, should be cleared. 10 Device controller. 11 Host controller. Defaults to the idle state and needs to be initialized to the desired operating mode after reset.

16.2.2.16 Endpoint Setup Status Register (ENDPTSETUPSTAT)—Non-EHCI

The endpoint setup status register is not defined in the EHCI specification. This register contains the endpoint setup status. It is only used in device mode.

Offset 0x1AC Access: w1c

	31 – 6	5 – 0
R	—	ENDPTSETUPSTAT
W		w1c
Reset	All zeros	

Figure 16-22. Endpoint Setup Status (ENDPTSETUPSTAT)

Table 16-24. ENDPTSETUPSTAT Register Field Descriptions

Bits	Name	Description
31–6	—	Reserved, should be cleared.
5–0	ENDPTSETUP STAT	Setup endpoint status. For every setup transaction that is received, a corresponding bit in this register is set. Software must clear or acknowledge the setup transfer by writing a one to a respective bit after it has read the setup data from queue head. The response to a setup packet as in the order of operations and total response time is crucial to limit bus time outs while the setup lockout mechanism is engaged. This register is only used in device mode.

16.2.2.17 Endpoint Initialization Register (ENDPTPRIME)—Non-EHCI

The endpoint initialization register is not defined in the EHCI specification. This register is used to initialize endpoints. It is only used in device mode.

Offset 0x1B0 Access: Read/Write

	31–22	21–16	15–6	5–0
R/W	—	PETB	—	PERB
Reset	All zeros			

Figure 16-23. Endpoint Initialization (ENDPTPRIME)

Table 16-25. ENDPTPRIME Register Field Descriptions

Bits	Name	Description
31–22	—	Reserved, should be cleared.
21–16	PETB	Prime endpoint transmit buffer. For each endpoint a corresponding bit is used to request that a buffer prepared for a transmit operation in order to respond to a USB IN/INTERRUPT transaction. Software should write a one to the corresponding bit when posting a new transfer descriptor to an endpoint. Hardware will automatically use this bit to begin parsing for a new transfer descriptor from the queue head and prepare a transmit buffer. Hardware will clear this bit when the associated endpoint(s) is (are) successfully primed. PETB[5] (bit 21 of the register) corresponds to endpoint 5. Note that these bits are momentarily set by hardware during hardware re-priming operations when a dTD is retired, and the dQH is updated.
15–6	—	Reserved, should be cleared.
5–0	PERB	Prime endpoint receive buffer. For each endpoint, a corresponding bit is used to request a buffer prepare for a receive operation in order to respond to a USB OUT transaction. Software should write a one to the corresponding bit whenever posting a new transfer descriptor to an endpoint. Hardware will automatically use this bit to begin parsing for a new transfer descriptor from the queue head and prepare a receive buffer. Hardware will clear this bit when the associated endpoint(s) is (are) successfully primed. PERB[5] corresponds to endpoint 5. Note that these bits are momentarily set by hardware during hardware re-priming operations when a dTD is retired, and the dQH is updated.

16.2.2.18 Endpoint Flush Register (ENDPTFLUSH)—Non-EHCI

The endpoint flush register is not defined in the EHCI specification. This register is only used in device mode.

Offset 0x1B4 Access: Read/Write

	31–22	21–16	15–6	5–0
R/W	—	FETB	—	FERB
Reset	All zeros			

Figure 16-24. Endpoint Flush (ENDPTFLUSH)

Table 16-26. ENDPTFLUSH Register Field Descriptions

Bits	Name	Description
31–22	—	Reserved, should be cleared.
21–16	FETB	Flush endpoint transmit buffer. Writing a one to a bit(s) in this register will cause the associated endpoint(s) to clear any primed buffers. If a packet is in progress for one of the associated endpoints, then that transfer will continue until completion. Hardware will clear this register after the endpoint flush operation is successful. FETB[5] (bit 21 of the register) corresponds to endpoint 5.
15–6	—	Reserved, should be cleared.
5–0	FERB	Flush endpoint receive buffer. Writing a one to a bit(s) will cause the associated endpoint(s) to clear any primed buffers. If a packet is in progress for one of the associated endpoints, then that transfer will continue until completion. Hardware will clear this register after the endpoint flush operation is successful. FERB[5] corresponds to endpoint 5.

16.2.2.19 Endpoint Status Register (ENDPTSTATUS)—Non-EHCI

The endpoint status register is not defined in the EHCI specification. This register is only used in device mode.

Offset 0x1B8 Access: Read only

	31–22	21–16	15–6	5–0
R	—	ETBR	—	ERBR
W				
Reset	All zeros			

Figure 16-25. Endpoint Status (ENDPTSTATUS)

Table 16-27. ENDPTSTATUS Register Field Descriptions

Bits	Name	Description
31–22	—	Reserved, should be cleared
21–16	ETBR	Endpoint transmit buffer ready. One bit for each endpoint indicates status of the respective endpoint buffer. This bit is set by the hardware as a response to receiving a command from a corresponding bit in the ENDPTPRIME register. There will always be a delay between setting a bit in the ENDPTPRIME register and endpoint indicating ready. This delay time varies based upon the current USB traffic and the number of bits set in the ENDPTPRIME register. Buffer ready is cleared by USB reset, by the USB DMA system, or through the ENDPTFLUSH register. ETBR[5] (bit 21 of the register) corresponds to endpoint 5. Note that these bits are momentarily cleared by hardware during hardware endpoint re-priming operations when a dTD is retired, and the dQH is updated.
15–6	—	Reserved, should be cleared
5–0	ERBR	Endpoint receive buffer ready. One bit for each endpoint indicates status of the respective endpoint buffer. This bit is set by the hardware as a response to receiving a command from a corresponding bit in the ENDPTPRIME register. There will always be a delay between setting a bit in the ENDPTPRIME register and endpoint indicating ready. This delay time varies based upon the current USB traffic and the number of bits set in the ENDPTPRIME register. Buffer ready is cleared by USB reset, by the USB DMA system, or through the ENDPTFLUSH register. ERBR[5] corresponds to endpoint 5. Note that these bits are momentarily cleared by hardware during hardware endpoint re-priming operations when a dTD is retired, and the dQH is updated.

16.2.2.20 Endpoint Complete Register (ENDPTCOMPLETE)—Non-EHCI

The endpoint complete register is not defined in the EHCI specification. This register is only used in device mode.

Offset 0x1BC — Access: w1c

	31–22	21–16	15–6	5–0
R	—	ETCE	—	ERCE
W		w1c		w1c
Reset		All zeros		

Figure 16-26. Endpoint Complete (ENDPTCOMPLETE)

Table 16-28. ENDPTCOMPLETE Register Field Descriptions

Bits	Name	Description
31–22	—	Reserved, should be cleared
21–16	ETCE	Endpoint transmit complete event. Each bit indicates a transmit event (IN/INTERRUPT) occurred and software should read the corresponding endpoint queue to determine the endpoint status. If the corresponding IOC bit is set in the Transfer Descriptor, then this bit is set simultaneously with the USBINT. Writing a one will clear the corresponding bit in this register. ETCE[5] (bit 21 of the register) corresponds to endpoint 5.
15–6	—	Reserved, should be cleared
5–0	ERCE	Endpoint receive complete event. Each bit indicates a received event (OUT/SETUP) occurred and software should read the corresponding endpoint queue to determine the transfer status. If the corresponding IOC bit is set in the Transfer Descriptor, then this bit is set simultaneously with the USBINT. Writing a one will clear the corresponding bit in this register. ERCE[5] corresponds to endpoint 5.

16.2.2.21 Endpoint Control Register 0 (ENDPTCTRL0)—Non-EHCI

Endpoint control register 0 is not defined in the EHCI specification. Every device will implement endpoint 0 as a control endpoint.

Offset 0x1C0 Access: Mixed

	31–24	23	22–20	19–18	17	16	15–8	7	6–4	3–2	1	0
R	—	TXE	—	TXT	—	TXS	—	RXE	—	RXT	—	RXS
W												
Reset	0 0 0 0 0 0 0 0	1	0 0 0	0 0	0	0	0 0 0 0 0 0 0 0	1	0 0 0	0 0	0	0

Figure 16-27. Endpoint Control 0 (ENDPTCTRL0)

Table 16-29. ENDPTCTRL0 Register Field Descriptions

Bits	Name	Description
31–24	—	Reserved, should be cleared.
23	TXE	TX endpoint enable. Endpoint zero is always enabled. 0 Disable 1 Enable
22–20	—	Reserved, should be cleared.
19–18	TXT	TX endpoint type. Endpoint zero is always a control endpoint (00).
17	—	Reserved, should be cleared.
16	TXS	TX endpoint stall. Software can write a one to this bit to force the endpoint to return a STALL handshake to the Host. It will continue returning STALL until the bit is cleared by software or it will automatically be cleared upon receipt of a new SETUP request. 1 Endpoint stalled 0 Endpoint OK
15–8	—	Reserved, should be cleared.
7	RXE	RX endpoint enable. Endpoint zero is always enabled. 0 Disabled 1 Enabled
6–4	—	Reserved, should be cleared.
3–2	RXT	RX endpoint type. Endpoint zero is always a control endpoint (00).
1	—	Reserved, should be cleared.
0	RXS	RX endpoint stall Software can write a one to this bit to force the endpoint to return a STALL handshake to the host. It will continue returning STALL until the bit is cleared by software or it will automatically be cleared upon receipt of a new SETUP request. 1 Endpoint stalled 0 Endpoint OK

16.2.2.22 Endpoint Control Register *n* (ENDPTCTRL*n*)—Non-EHCI

The endpoint control *n* registers are not defined in the EHCI specification. There is an ENDPTCTRL*n* register of each endpoint in a device.

Offset 0x1C4 (ENDPTCTRL1), 0x1C8 (ENDPTCTRL2), 0x1CC (ENDPTCTRL3), 0x1D0 (ENDPTCTRL4), 0x1D4 (ENDPTCTRL5) — Access: Read/Write

	31–24	23	22	21	20	19–18	17	16	15–8	7	6	5	4	3–2	1	0
R/W	—	TXE	TXR	TXI	—	TXT	TXD	TXS	—	RXE	RXR	RXI	—	RXT	RXD	RXS
Reset	All zeros															

Figure 16-28. Endpoint Control 1 to 5 (ENDPTCTRL*n*)

Table 16-30. ENDPTCTRL*n* Register Field Descriptions

Bits	Name	Description
31–24	—	Reserved, should be cleared
23	TXE	TX endpoint enable 0 Disabled 1 Enabled
22	TXR	TX data toggle reset. Whenever a configuration event is received for this endpoint, software must write a one to this bit in order to synchronize the data PID's between the Host and device.
21	TXI	TX data toggle inhibit. Used only for test and should always be written as zero. Writing a one to this bit will cause this endpoint to ignore the data toggle sequence and always transmit DATA0 for a data packet. 0 PID sequencing enabled 1 PID sequencing disabled
20	—	Reserved, should be cleared
19–18	TXT	TX endpoint type 00 Control 01 Isochronous 10 Bulk 11 Interrupt **Note:** When only one endpoint (RX or TX, but not both) of an endpoint pair is used, the unused endpoint should be configured as a bulk type endpoint.
17	TXD	TX endpoint data source. This bit should always be written as 0, which selects the dual port memory/DMA engine as the source.
16	TXS	TX endpoint stall. This bit is set automatically upon receipt of a SETUP request if this endpoint is not configured as a control endpoint. It is cleared automatically upon receipt of a SETUP request if this endpoint is configured as a control endpoint. Software can write a one to this bit to force the endpoint to return a STALL handshake to the host. It will continue to returning STALL until this bit is either cleared by software or automatically cleared as above. 0 Endpoint OK 1 Endpoint stalled
15–8	—	Reserved, should be cleared
7	RXE	RX endpoint enable 0 Disabled 1 Enabled

Table 16-30. ENDPTCTRL*n* Register Field Descriptions (continued)

Bits	Name	Description
6	RXR	RX data toggle reset. Whenever a configuration event is received for this endpoint, software must write a one to this bit in order to synchronize the data PID's between the Host and device.
5	RXI	RX data toggle inhibit. This bit is only used for test and should always be written as zero. Writing a one to this bit will cause this endpoint to ignore the data toggle sequence and always accept data packets regardless of their data PID. 1 PID sequencing enabled 0 PID sequencing disabled
4	—	Reserved, should be cleared
3–2	RXT	RX endpoint type. 00 Control 01 Isochronous 10 Bulk 11 Interrupt **Note:** When only one endpoint (RX or TX, but not both) of an endpoint pair is used, the unused endpoint should be configured as a bulk type endpoint.
1	RXD	RX endpoint data sink. This bit should always be written as 0, which selects the dual port memory/DMA engine as the sink.
0	RXS	RX endpoint stall. This bit is set automatically upon receipt of a SETUP request if this endpoint is not configured as a control endpoint. It is cleared automatically upon receipt a SETUP request if this endpoint is configured as a control endpoint, Software can write a one to this bit to force the endpoint to return a STALL handshake to the host. It will continue to returning STALL until this bit is either cleared by software or automatically cleared as above, 1 Endpoint stalled 0 Endpoint OK

16.2.2.23 SNOOP1 and SNOOP2—Non-EHCI

The SNOOP1 and SNOOP2 registers are shown below. Note that these registers use big-endian byte ordering and are not defined in the EHCI specification. The SNOOP1 and SNOOP2 registers provide snooping control and address range selection function. Transactions that hit a snooping window will generate cache coherent transactions on the internal CCB bus. When the five lower bits (SNOOP*n*[27–31]) are equal to 00000, snooping is always disabled on the CCB for all DMA transfers. When SNOOP*n*[27–31] is 01011 through 11110, the twenty upper bits (SNOOP*n*[0–19]) provide the starting base address for which transactions are snooped. These twenty bits are compared to the twenty upper bits of the address provided by the DMA block of the USB controller. When a match occurs, the five lower bits are decoded as shown below. This provides a snooping region of 4 Kbytes to 2 Gbytes within each starting base address that is programmed by the core. The SNOOP*n*[20–26] are not used.

Offset 0x400 (SNOOP1), 0x404 (SNOOP2) Access: Read/Write

	0–19	20–26	27–31
R W	Snoop Address	—	Snoop Enables
Reset	All zeros		

Figure 16-29. Snoop 1 and Snoop 2 (SNOOP*n*)

Table 16-31. SNOOP*n* Register Field Descriptions

Bits	Name	Description
0–19	Snoop address	The starting base address for which transactions are snooped.
20–26	—	Reserved, should be cleared
27–31	Snoop Enables	0x00 Snooping disabled 0x0B 4-Kbyte snoop range starting at the value defined by SNOOP*n*[0–19] 0x0C 8-Kbyte snoop range starting at the value defined by SNOOP*n*[0–18] 0x0D 16-Kbyte snoop range starting at the value defined by SNOOP*n*[0–17] 0x0E 32-Kbyte snoop range starting at the value defined by SNOOP*n*[0–16] 0x0F 64-Kbyte snoop range starting at the value defined by SNOOP*n*[0–15] 0x10 128-Kbyte snoop range starting at the value defined by SNOOP*n*[0–14] 0x11 256-Kbyte snoop range starting at the value defined by SNOOP*n*[0–13] 0x12 512-Kbyte snoop range starting at the value defined by SNOOP*n*[0–12] 0x13 1-Mbyte snoop range starting at the value defined by SNOOP*n*[0–11] 0x14 2-Mbyte snoop range starting at the value defined by SNOOP*n*[0–10] 0x15 4-Mbyte snoop range starting at the value defined by SNOOP*n*[0–9] 0x16 8-Mbyte snoop range starting at the value defined by SNOOP*n*[0–8] 0x17 16-Mbyte snoop range starting at the value defined by SNOOP*n*[0–7] 0x18 32-Mbyte snoop range starting at the value defined by SNOOP*n*[0–6] 0x19 64-M byte snoop range starting at the value defined by SNOOP*n*[0–5] 0x1A 31-Mbyte snoop range starting at the value defined by SNOOP*n*[0–4] 0x1B 256-Mbyte snoop range starting at the value defined by SNOOP*n*[0–3] 0x1C 512-Mbyte snoop range starting at the value defined by SNOOP*n*[0–2] 0x1D 1-Gbyte snoop range starting at the value defined by SNOOP*n*[0–1] 0x1E 2-Gbyte snoop range starting at the value defined by SNOOP*n*[0]

16.2.2.24 Age Count Threshold Register (AGE_CNT_THRESH)—Non-EHCI

Note that this register uses big-endian byte ordering and is not defined in the EHCI specification. The age count threshold (AGE_CNT_THRESH) register provides the aging counter threshold value used to determine the priority state of the USB DR controller's internal system interface. This is used to increase the priority state of the module's system interface from zero to one. The actual priority level on the system bus for each state is defined by the PRI_CTRL register. The threshold value is in units of *ccb_clk* cycles. This register should be written during system initialization or during normal system operation when the system bus interface is idle. It can be read at any time.

If the aging counter is less than the AGE_CNT_THRESH value, priority state zero is chosen. If the aging counter is greater than or equal to the AGE_CNT_THRESH value, priority state one is chosen.

The aging counter begins to count from zero when a bus access is requested. It increments every bus cycle until the bus transaction completes. At the completion of a bus transaction, the counter is synchronously reset to zero. If there are any outstanding bus requests, the aging counter will then begin counting immediately.

The AGE_CNT_THRESH is compared against the value of the aging counter during each clock cycle of the current transaction. If AGE_CNT_THRESH is equal to zero, priority state one is always chosen. If the aging counter is less than the AGE_CNT_THRESH value, priority state zero is selected. If the aging counter is greater than or equal to the AGE_CNT_THRESH value, priority state one is selected.

The two priority states of the aging counter function each have corresponding register bits which are programmed by the CPU. Thus, when the aging counter function is at priority state zero, PRI_CTRL[30–31] are selected and used to drive bus priority levels. When the aging counter function is at priority state one, PRI_CTRL[28–29] are selected and used to drive the priority.

Offset 0x408 Access: Read/Write

	0–17	18–31
R/W	—	Threshold
Reset	All zeros	

Figure 16-30. Age Count Threshold (AGE_CNT_THRESH)

Table 16-32. AGE_CNT_THRESH Register Field Descriptions

Bits	Name	Description
0–17	—	Reserved, should be cleared
18–31	Threshold	Aging counter threshold value.

The setting of AGE_CNT_THRESH is highly dependent on both the mix of other controllers operating on the system bus as well as the kind of traffic moving through the USB controller. A recommended approach is first to try leaving the aging mechanism disabled and see if the USB meets performance requirements. If USB performance does not meet application requirements, try the following settings:

- Set PRI_CTRL[pri_lvl0] to 0.
- Set PRI_CTRL[pri_lvl1] to 3.
- Set AGE_CNT_THRESH to 40.

This combination works for a wide variety of applications. If this combination still does not meet application requirements, try lowering AGE_CNT_THRESH by 5. On the contrary, the setting 40 may be too conservative for some applications. If USB performance is acceptable at 40, try raising the value in increments of 5. Raising AGE_CNT_THRESH benefits the other controllers on the system bus by reducing the frequency that this USB controller raises its priority to the arbiter.

16.2.2.25 Priority Control Register (PRI_CTRL)—Non-EHCI

Note that this register uses big-endian byte ordering and is not defined in the EHCI specification. The priority control (PRI_CTRL) register sets the priority level for each of two priority states. The priority state is determined by the value programmed in the AGE_CNT_THRESH register and the number of *ccb_clk* cycles that a particular transaction takes to complete.

Offset 0x40C Access: Read/Write

	0–27	28–29	30–31
R/W	—	pri_lvl1	pri_lvl0
Reset	All zeros		

Figure 16-31. Priority Control (PRI_CTRL)

Table 16-33. PRI_CTRL Register Field Descriptions

Bits	Name	Description
0–27	—	Reserved, should be cleared
28–29	pri_lvl1	Priority level for priority state 1. The highest priority is 2'h3 and the lowest priority is 2'b0.
30–31	pri_lvl0	Priority level for priority state 0. The highest priority is 2'h3 and the lowest priority is 2'b0.

16.2.2.26 System Interface Control Register (SI_CTRL)—Non-EHCI

Note that this register uses big-endian byte ordering and is not defined in the EHCI specification. The system interface control register (SI_CTRL) controls various functions pertaining to the internal system interface.

Offset 0x410 Access: Read/Write

	0–26	27	28–30	31
R W	—	err_ disable	—	rd_prefetch _val
Reset	All zeros			

Figure 16-32. System Interface Control Register (SI_CTRL)

Table 16-34. SI_CTRL Register Field Descriptions

Bits	Name	Description
0–26	—	Reserved, should be cleared
27	err_disable	When this bit is set, it causes the controller to ignore system bus errors. If cleared the controller responds according to the values set in USBSTS[SEI] and USBINT[SEE]. 0 enable 1 disable
28–30	—	Reserved, should be cleared
31	rd_prefetch_val	Selects whether 32 bytes or 64 bytes are fetched during burst read transactions at the system interface. When this input is ZERO 64 bytes are fetched, and when it is ONE 32 bytes are fetched. The setting of rd_prefetch_val must match the setting of the larger of TXPBURST and RXPBURST fields in the BURSTSIZE register. If either of these fields is 64 bytes, then rd_prefetch_val must be left cleared. Otherwise, this value should be set. 0 64-byte fetch 1 32-byte fetch

16.2.2.27 USB General Purpose Register (CONTROL)—Non-EHCI

Note that this register uses big-endian byte ordering and is not defined in the EHCI specification. The USB general purpose (CONTROL) register contains the general-purpose IP control register outputs.

Offset 0x500 Access: Read/Write

	0–14	15
R	—	—
W		
Reset	All zeros	

	16–28	29	30	31
R	—	USB_EN	—	ULPI_INT_EN
W				
Reset	All zeros			

Figure 16-33. USB General-Purpose Register (CONTROL)

Table 16-35. CONTROL Register Field Descriptions

Bits	Name	Description
0–14	—	Reserved
15	—	Reserved
16–28	—	Reserved
29	USB_EN	UTMI mode: This bit is used to enable the USB interface. It must be set before setting RS bit in USB CMD register. 1 Enable 0 Disable ULPI mode: In safe mode, all USB interface signals are put into input mode or driven inactive, except for SUSPEND_STP, which is driven high. Also, the input signal DIR is forced to appear high to the controller. This prevents any start-up problems that otherwise could occur if the PHY and the controller take significantly different times to complete power-on reset. 1 Normal operation 0 Safe mode
30	—	Reserved
31	ULPI_INT_EN	Used to enable the ULPI low power wakeup interrupt from the PHY when the PHY is in low power mode only. 0 ULPI low power wakeup interrupt disabled 1 ULPI low power wakeup interrupt enabled **Note:** PORTSC[PHCD] bit must be set.

16.3 Functional Description

The USB DR module can be broken down into functional sub-blocks, which are described below.

16.3.1 System Interface

The system interface block contains all the control and status registers that allow a processor to interface to the USB DR module. These registers allow the processor to control the configuration of the module, ascertain the capabilities of the module, and control the module's operation. It also has registers to control snoopability and priority of the DMA interface.

16.3.2 DMA Engine

The module contains a local DMA engine. The DMA engine interfaces internally to the CCB. It is responsible for moving all of the data to be transferred over the USB between the module and buffers in system memory. Like the system interface block, the DMA engine block uses a simple synchronous bus signaling protocol that eases connections to a number of different standard buses.

The DMA controller must access both control information and packet data from system memory. The control information is contained in link list–based queue structures. The DMA controller has state machines that are able to parse data structures defined in the EHCI specification. In host mode, the data structures are EHCI compliant and represent queues of transfers to be performed by the host controller, including the split-transaction requests that allow an EHCI controller to direct packets to FS and LS devices. In device mode, the data structures are designed to be similar to those in the EHCI specification and are used to allow device responses to be queued for each of the active pipes in the device.

16.3.3 FIFO RAM Controller

The FIFO RAM controller is used for context information and to control FIFOs between the protocol engine and the DMA controller. These FIFOs decouple the system processor/memory bus requests from the extremely tight timing required by USB.

The use of the FIFO buffers differs between host and device mode operation. In host mode, a single data channel is maintained in each direction through the buffer memory. In device mode, multiple FIFO channels are maintained for each of the active endpoints in the system.

In host mode, the USB DR module uses a 512-byte Tx buffer and a 512-byte Rx buffer. Device operation uses a single 512-byte Rx buffer and a 512-byte Tx buffer for each endpoint. The 512-byte buffers allow the module to buffer a complete HS bulk packet.

16.3.4 PHY Interface

The USB DR module interfaces to any ULPI-compatible PHY. The primary function of the port controller block is to isolate the rest of the module from the transceiver, and to move all of the transceiver signaling into the primary clock domain of the module. This allows the module to run synchronously with the system processor and its associated resources.

Due to pincount limitations the module only supports certain combinations of PHY interfaces and USB functionality. Refer to Table 16-36 for more information.

Table 16-36. Supported PHY Interfaces

PHY	Function
ULPI	Host/Device

16.4 Host Data Structures

This section defines the interface data structures used to communicate control, status, and data between HCD (software) and the Enhanced Host Controller (hardware). The data structure definitions in this

section support a 32-bit memory buffer address space. The interface consists of a periodic schedule, periodic frame list, asynchronous schedule, isochronous transaction descriptors, split-transaction isochronous transfer descriptors, queue heads, and queue element transfer descriptors.

The periodic frame list is the root of all periodic (isochronous and interrupt transfer type) support for the host controller interface. The asynchronous list is the root for all the bulk and control transfer type support. Isochronous data streams are managed using isochronous transaction descriptors. Isochronous split-transaction data streams are managed with split-transaction isochronous transfer descriptors. All interrupt, control, and bulk data streams are managed with queue heads and queue element transfer descriptors. These data structures are optimized to reduce the total memory footprint of the schedule and to reduce (on average) the number of memory accesses needed to execute a USB transaction.

Note that software must ensure that no interface data structure reachable by the EHCI host controller spans a 4K-page boundary.

The data structures defined in this section are (from the host controller's perspective) a mix of read-only and read/writable fields. The host controller must preserve the read-only fields on all data structure writes.

16.4.1 Periodic Frame List

Figure 16-34 shows the organization of the periodic schedule. This schedule is for all periodic transfers (isochronous and interrupt). The periodic schedule is referenced from the operational registers space using the PERIODICLISTBASE address register and the FRINDEX register. The periodic schedule is based on an array of pointers called the periodic frame list. The PERIODICLISTBASE address register is combined with the FRINDEX register to produce a memory pointer into the frame list. The periodic frame list implements a sliding window of work over time.

Figure 16-34. Periodic Schedule Organization

The periodic frame list is a 4K-page aligned array of Frame List Link pointers. The length of the frame list is programmable. The programmability of the periodic frame list is exported to system software through

the HCCPARAMS register. The length can be selected by system software as one of 8, 16, 32, 64, 128, 256, 512 or 1024 elements. Programming the size (that is, the number of elements) is accomplished by system software writing the appropriate value into Frame List Size field in the USBCMD register.

Frame list link pointers direct the host controller to the first work item in the frame's periodic schedule for the current microframe. The link pointers are aligned on DWord boundaries within the frame list. Figure 16-35 shows the format for the frame list link pointer.

31 — 5	4 3	2 1	0
Frame List Link Pointer	00	Typ	T

Figure 16-35. Frame List Link Pointer Format

Frame list link pointers always reference memory objects that are 32-byte aligned. The referenced object may be an isochronous transfer descriptor for high-speed devices, a split-transaction isochronous transfer descriptor (for full-speed isochronous endpoints), or a queue head (used to support high-, full- and low-speed interrupt). System software should not place non-periodic schedule items into the periodic schedule. The least-significant bits in a frame list pointer are used to key the host controller in as to the type of object the pointer is referencing.

The least-significant bit is the T bit (bit 0). When this bit is set, the host controller never uses the value of the frame list pointer as a physical memory pointer. The Typ field indicates the exact type of data structure being referenced by this pointer. The value encodings for the Typ field are given in Table 16-37.

Table 16-37. Typ Field Encodings

Typ	Description
00	Isochronous transfer descriptor
01	Queue head
10	Split transaction isochronous transfer descriptor
11	Frame span traversal node

16.4.2 Asynchronous List Queue Head Pointer

The asynchronous transfer list (based at the ASYNCLISTADDR register) is where all the control and bulk transfers are managed. Host controllers use this list only when it reaches the end of the periodic list, the periodic list is disabled, or the periodic list is empty. Figure 16-36 shows the asynchronous schedule organization.

Figure 16-36. Asynchronous Schedule Organization

The asynchronous list is a simple circular list of queue heads. The ASYNCLISTADDR register is simply a pointer to the next queue head. This implements a pure round-robin service for all queue heads linked into the asynchronous list.

16.4.3 Isochronous (High-Speed) Transfer Descriptor (iTD)

Figure 16-37 illustrates the format of an isochronous transfer descriptor. This structure is used only for high-speed isochronous endpoints. All other transfer types should use queue structures. Isochronous TDs must be aligned on a 32-byte boundary.

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16	15	14 13 12	11 10 9 8	7	6 5	4 3	2 1	0	offset
Next Link Pointer						00	Typ	T	0x00
Status[1]	Transaction 0 Length[1]	ioc	PG[2]	Transaction 0 Offset[2]					0x04
Status[1]	Transaction 1 Length[1]	ioc	PG[2]	Transaction 1 Offset[2]					0x08
Status[1]	Transaction 2 Length[1]	ioc	PG[2]	Transaction 2 Offset[2]					0x0C
Status[1]	Transaction 3 Length[1]	ioc	PG[2]	Transaction 3 Offset[2]					0x10
Status[1]	Transaction 4 Length[1]	ioc	PG[2]	Transaction 4 Offset[2]					0x14
Status[1]	Transaction 5 Length[1]	ioc	PG[2]	Transaction 5 Offset[2]					0x18
Status[1]	Transaction 6 Length[1]	ioc	PG[2]	Transaction 6 Offset[2]					0x1C
Status[1]	Transaction 7 Length[1]	ioc	PG[2]	Transaction 7 Offset[2]					0x20
Buffer Pointer (Page 0)				EndPt	R	Device Address			0x24
Buffer Pointer (Page 1)				I/O	Maximum Packet Size				0x28
Buffer Pointer (Page 2)				Reserved				Mult	0x2C
Buffer Pointer (Page 3)				Reserved					0x30
Buffer Pointer (Page 4)				Reserved					0x34
Buffer Pointer (Page 5)				Reserved					0x38
Buffer Pointer (Page 6)				Reserved					0x3C

Figure 16-37. Isochronous Transaction Descriptor (iTD)

[1] Host controller read/write; all others read-only.

[2] These fields may be modified by the host controller if the I/O field indicates an OUT.

16.4.3.1 Next Link Pointer

The first DWord of an iTD is a pointer to the next schedule data structure, as shown in Table 16-38.

Table 16-38. Next Schedule Element Pointer

Bits	Name	Description
31–5	Link Pointer	Correspond to memory address signals [31:5], respectively. This field points to another isochronous transaction descriptor (iTD/siTD) or queue head (QH).
4–3	—	Reserved, should be cleared. These bits are reserved and their value has no effect on operation. Software should initialize this field to zero.

Table 16-38. Next Schedule Element Pointer (continued)

Bits	Name	Description
2–1	Typ	Indicates to the host controller whether the item referenced is an iTD, siTD or a QH. This allows the host controller to perform the proper type of processing on the item after it is fetched. Value encodings are: 00 iTD (isochronous transfer descriptor) 01 QH (queue head) 10 siTD (split transaction isochronous transfer descriptor) 11 FSTN (frame span traversal node)
0	T	Terminate 1 Link Pointer field is not valid. 0 Link Pointer field is valid.

16.4.3.2 iTD Transaction Status and Control List

DWords 1–8 constitute eight slots of transaction control and status. Each transaction description includes the following:

- Status results field
- Transaction length (bytes to send for OUT transactions and bytes received for IN transactions).
- Buffer offset. The PG and Transaction *n* Offset fields are used with the buffer pointer list to construct the starting buffer address for the transaction.

The host controller uses the information in each transaction description, plus the endpoint information contained in the first three DWords of the buffer page pointer list, to execute a transaction on the USB.

Table 16-39 shows the iTD transaction status and control fields.

Table 16-39. iTD Transaction Status and Control

Bits	Name	Description
31–28	Status	Records the status of the transaction executed by the host controller for this slot. This field is a bit vector with the following encoding: 31 Active. Set by software to enable the execution of an isochronous transaction by the host controller. When the transaction associated with this descriptor is completed, the host controller clears this bit indicating that a transaction for this element should not be executed when it is next encountered in the schedule. 30 Data buffer error. Set by the host controller during status update to indicate that the host controller is unable to keep up with the reception of incoming data (overrun) or is unable to supply data fast enough during transmission (underrun). If an overrun condition occurs, no action is necessary. 29 Babble detected. Set by the host controller during status update when" babble" is detected during the transaction generated by this descriptor. 28 Transaction error (XactErr). Set by the host controller during status update in the case where the host did not receive a valid response from the device (Time-out, CRC, Bad PID, and so on). This bit may only be set for isochronous IN transactions.
27–16	Transaction *n* Length	For an OUT, this field is the number of data bytes the host controller will send during the transaction. The host controller is not required to update this field to reflect the actual number of bytes transferred during the transfer. For an IN, the initial value of the endpoint to deliver. During the status update, the host controller writes back the field is the number of bytes the host expects the number of bytes successfully received. The value in this register is the actual byte count (for example, 0 zero length data, 1 one byte, 2 two bytes, and so on). The maximum value this field may contain is 0xC00 (3072).

Table 16-39. iTD Transaction Status and Control (continued)

Bits	Name	Description
15	ioc	Interrupt on complete. If this bit is set, it specifies that when this transaction completes, the host controller should issue an interrupt at the next interrupt threshold.
14–12	PG	These bits are set by software to indicate which of the buffer page pointers the offset field in this slot should be concatenated to produce the starting memory address for this transaction. The valid range of values for this field is 0 to 6.
11–0	Transaction *n* Offset	This field is a value that is an offset, expressed in bytes, from the beginning of a buffer. This field is concatenated onto the buffer page pointer indicated in the adjacent PG field to produce the starting buffer address for this transaction.

16.4.3.3 iTD Buffer Page Pointer List (Plus)

DWords 9–15 of an isochronous transaction descriptor are nominally page pointers (4K aligned) to the data buffer for this transfer descriptor. This data structure requires the associated data buffer to be contiguous (relative to virtual memory), but allows the physical memory pages to be non-contiguous. Seven page pointers are provided to support the expression of eight isochronous transfers. The seven pointers allow for 3 (transactions) × 1024 (maximum packet size) × 8 (transaction records) = 24 576 bytes to be moved with this data structure, regardless of the alignment offset of the first page.

Since each pointer is a 4 K-aligned page pointer, the least-significant 12 bits in several of the page pointers are used for other purposes.

Table 16-40–Table 16-43 describe buffer pointer page *n*.

Table 16-40. Buffer Pointer Page 0 (Plus)

Bits	Name	Description
31–12	Buffer Pointer (Page 0)	A 4K-aligned pointer to physical memory. Corresponds to memory address bits 31–12.
11–8	EndPt	Selects the particular endpoint number on the device serving as the data source or sink.
7	—	Reserved, should be cleared. Reserved for future use and should be initialized by software to zero.
6–0	Device Address	This field selects the specific device serving as the data source or sink.

Table 16-41. iTD Buffer Pointer Page 1 (Plus)

Bits	Name	Description
31–12	Buffer Pointer (Page 1)	This is a 4K aligned pointer to physical memory. Corresponds to memory address bits 31–12.
11	I/O	Direction (I/O). This field encodes whether the high-speed transaction should use an IN or OUT PID. 0 OUT 1 IN
10–0	Maximum Packet Size	This directly corresponds to the maximum packet size of the associated endpoint (*wMaxPacketSize*). This field is used for high-bandwidth endpoints where more than one transaction is issued per transaction description (for example, per microframe). This field is used with the *Multi* field to support high-bandwidth pipes. This field is also used for all IN transfers to detect packet babble. Software should not set a value larger than 1024 (0x400). Any value larger yields undefined results.

Table 16-42. Buffer Pointer Page 2 (Plus)

Bits	Name	Description
31–12	Buffer Pointer (Page 2)	This is a 4K-aligned pointer to physical memory. Corresponds to memory address bits 31–12.
11–2	—	Reserved, should be cleared. This bit reserved for future use and should be cleared.
1–0	Mult	Indicates to the host controller the number of transactions that should be executed per transaction description (for example, per microframe). 00 Reserved, should be cleared. A zero in this field yields undefined results. 01 One transaction to be issued for this endpoint per microframe 10 Two transactions to be issued for this endpoint per microframe 11 Three transactions to be issued for this endpoint per microframe

Table 16-43. Buffer Pointer Page 3–6

Bits	Name	Description
31–12	Buffer Pointer	This is a 4K aligned pointer to physical memory. Corresponds to memory address bits 31–12.
11–0	—	Reserved, should be cleared. These bits reserved for future use and should be cleared.

16.4.4 Split Transaction Isochronous Transfer Descriptor (siTD)

All full-speed isochronous transfers through the internal transaction translator are managed using the siTD data structure. This data structure satisfies the operational requirements for managing the split transaction protocol.

Figure 16-38 shows the split-transaction isochronous transfer descriptor (siTD).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	offset
Next Link Pointer																											00		Typ		T	0x00
I/O	Port Number							0	Hub Address							0000				EndPt				0	Device Address							0x04
0000_0000_0000_00000																µFrame C-mask								µFrame S-mask								0x08
ioc	P[1]		0000			Total Bytes to Transfer[1]										µFrame C-prog-mask[1]								Status[1]								0x0C
Buffer Pointer (Page 0)																				Current Offset[1]												0x10
Buffer Pointer (Page 1)																				000_0000							TP[1]		T-count[1]			0x14
Back Pointer																											0000				T	0x18

Figure 16-38. Split-Transaction Isochronous Transaction Descriptor (siTD)

[1] Host controller read/write; all others read-only.

16.4.4.1 Next Link Pointer

DWord0 of a siTD is a pointer to the next schedule data structure. Table 16-44 describes the next link pointer fields.

Table 16-44. Next Link Pointer

Bits	Name	Description
31–5	Next Link Pointer	This field contains the address of the next data object to be processed in the periodic list and corresponds to memory address signals [31:5], respectively.
4–3	—	Reserved, should be cleared. These bits must be written as zeros.
2–1	Typ	Indicates to the host controller whether the item referenced is an iTD/siTD or a QH. This allows the host controller to perform the proper type of processing on the item after it is fetched. Value encodings are: 00 iTD (isochronous transfer descriptor) 01 QH (queue head) 10 siTD (split transaction isochronous transfer descriptor 11 FSTN (frame span traversal node)
0	T	Terminate. 0 Link pointer is valid. 1 Link pointer field is not valid.

16.4.4.2 siTD Endpoint Capabilities/Characteristics

DWords 1 and 2 specify static information about the full-speed endpoint, the addressing of the parent Companion Controller, and microframe scheduling control.

Table 16-45 describes the endpoint and transaction translator characteristics.

Table 16-45. Endpoint and Transaction Translator Characteristics

Bits	Name	Description
31	I/O	Direction (I/O). This field encodes whether the full-speed transaction should be an IN or OUT. 0 OUT 1 IN
30–24	Port Number	This field is the port number of the recipient transaction translator.
23	—	Reserved, should be cleared. Bit reserved and should be cleared.
22–16	Hub Address	This field holds the device address of the companion controllers' hub.
15–12	—	Reserved, should be cleared. Field reserved and should be cleared.
11–8	EndPt	Endpoint Number. Selects the particular endpoint number on the device serving as the data source or sink.
7	—	Reserved, should be cleared. Bit is reserved for future use. It should be cleared.
6–0	Device Address	Selects the specific device serving as the data source or sink.

Table 16-46 describes the microframe schedule control.

Table 16-46. Microframe Schedule Control

Bits	Name	Description
31–16	—	Reserved, should be cleared. This field reserved for future use. It should be cleared.
15–8	µFrame C-mask	Split completion mask. This field (along with the Active and SplitX- state fields in the status byte) is used to determine during which microframes the host controller should execute complete-split transactions. When the criteria for using this field is met, an all-zeros value has undefined behavior. The host controller uses the value of the three low-order bits of the FRINDEX register to index into this bit field. If the FRINDEX register value indexes to a position where the µFrame C-Mask field is a one, this siTD is a candidate for transaction execution. There may be more than one bit in this mask set.
7–0	µFrame S-mask	Split start mask. This field (along with the Active and SplitX-state fields in the Status byte) is used to determine during which microframes the host controller should execute start-split transactions. The host controller uses the value of the three low-order bits of the FRINDEX register to index into this bit field. If the FRINDEX register value indexes to a position where the µFrame S-mask field is a one, then this siTD is a candidate for transaction execution. An all zeros value in this field, in combination with existing periodic frame list has undefined results.

16.4.4.3 siTD Transfer State

DWords 3–6 manage the state of the transfer, as described in Table 16-47.

Table 16-47. siTD Transfer Status and Control

Bits	Name	Description
31	ioc	Interrupt on complete 0 Do not interrupt when transaction is complete. 1 Do interrupt when transaction is complete. When the host controller determines that the split transaction has completed it will assert a hardware interrupt at the next interrupt threshold.
30	P	Page select. Indicates which data page pointer should be concatenated with the CurrentOffset field to construct a data buffer pointer 0 Selects Page 0 pointer 1 Selects Page 1 pointer The host controller is not required to write this field back when the siTD is retired (Active bit transitioned from a one to a zero).
29–26	—	Reserved, should be cleared. This field reserved for future use and should be cleared.
25–16	Total Bytes to Transfer	This field is initialized by software to the total number of bytes expected in this transfer. Maximum value is 1023 (3FFh)
15–8	µFrame C-prog-mask	Split complete progress mask. This field is used by the host controller to record which split-completes have been executed.

Table 16-47. siTD Transfer Status and Control (continued)

Bits	Name	Description	
7–0	Status	This field records the status of the transaction executed by the host controller for this slot. This field is a bit vector with the following encoding:	
		Status Bits	**Definition**
		7	Active. Set by software to enable the execution of an isochronous split transaction by the host controller.
		6	ERR. Set by the host controller when an ERR response is received from the companion controller.
		5	Data buffer error. Set by the host controller during status update to indicate that the host controller is unable to keep up with the reception of incoming data (overrun) or is unable to supply data fast enough during transmission (under run). In the case of an under run, the host controller will transmit an incorrect CRC (thus invalidating the data at the endpoint). If an overrun condition occurs, no action is necessary.
		4	Babble detected. Set by the host controller during status update when" babble" is detected during the transaction generated by this descriptor.
		3	Transaction error (XactErr). Set by the host controller during status update in the case where the host did not receive a valid response from the device (Time-out, CRC, Bad PID, and so on). This bit will only be set for IN transactions.
		2	Missed microframe. The host controller detected that a host-induced hold- off caused the host controller to miss a required complete-split transaction.
		1	Split transaction state (SplitXstate). The bit encodings are: 0 Do start split. This value directs the host controller to issue a Start split transaction to the endpoint when a match is encountered in the S-mask. 1 Do complete split. This value directs the host controller to issue a Complete split transaction to the endpoint when a match is encountered in the C-mask.
		0	Reserved, should be cleared. Bit reserved for future use and should be cleared.

16.4.4.4 siTD Buffer Pointer List (Plus)

DWords 4 and 5 are the data buffer page pointers for the transfer. This structure supports one physical page cross. The most-significant 20 bits of each DWord in this section are the 4K (page) aligned buffer pointers. The least-significant 12 bits of each DWord are used as additional transfer state.

Table 16-48 describes the siTD buffer pointer page 0.

Table 16-48. siTD Buffer Pointer Page 0 (Plus)

Bits	Name	Description
31–12	Buffer Pointer (Page 0)	Bits 31–12 are 4K page-aligned, physical memory addresses. These bits correspond to physical address bits 31–12 respectively. The field P specifies the current active pointer
11–0	Current Offset	The 12 least-significant bits of the Page 0 pointer is the current byte offset for the current page pointer (as selected with the page indicator bit (P field)). The host controller is not required to write this field back when the siTD is retired (Active bit transitioned from a one to a zero).

Table 16-49 describes the siTD buffer pointer page 1.

Table 16-49. siTD Buffer Pointer Page 1 (Plus)

Bits	Name	Description
31–12	Buffer Pointer (Page 1)	Bits 31–12 are 4K page-aligned, physical memory addresses. These bits correspond to physical address bits 31–12 respectively. The field P specifies the current active pointer
11–5	—	Reserved, should be cleared.
4–3	TP	Transaction position. This field is used with T-count to determine whether to send all, first, middle, or last with each outbound transaction payload. System software must initialize this field with the appropriate starting value. The host controller must correctly manage this state during the lifetime of the transfer. The bit encodings are: 00 All. The entire full-speed transaction data payload is in this transaction (that is, less than or equal to 188 bytes). 01 Begin. This is the first data payload for a full-speed transaction that is greater than 188 bytes. 10 Mid. This is the middle payload for a full-speed OUT transaction that is larger than 188 bytes. 11 End. This is the last payload for a full-speed OUT transaction that was larger than 188 bytes.
2–0	T-Count	Transaction count. Software initializes this field with the number of OUT start-splits this transfer requires. Any value larger than 6 is undefined.

16.4.4.5 siTD Back Link Pointer

DWord 6 of a siTD is simply another schedule link pointer. This pointer is always zero, or references a siTD. This pointer cannot reference any other schedule data structure.

Table 16-50 describes the siTD back link pointer.

Table 16-50. siTD Back Link Pointer

Bits	Name	Description
31–5	Back Pointer	A physical memory pointer to an siTD
4–1	—	Reserved, should be cleared. This field is reserved for future use. It should be cleared.
0	T	Terminate 0 siTD Back Pointer field is valid 1 siTD Back Pointer field is not valid

16.4.5 Queue Element Transfer Descriptor (qTD)

This data structure is only used with a queue head. This data structure is used for one or more USB transactions. This data structure is used to transfer up to 20,480 (5×4096) bytes. The structure contains two structure pointers used for queue advancement, a DWord of transfer state, and a five-element array of data buffer pointers. This structure is 32 bytes (or one 32-byte cache line). This data structure must be physically contiguous.

The buffer associated with this transfer must be virtually contiguous. The buffer may start on any byte boundary. A separate buffer pointer list element must be used for each physical page in the buffer, regardless of whether the buffer is physically contiguous.

Host controller updates (host controller writes) to stand-alone qTDs only occur during transfer retirement. References in the following bit field definitions of updates to the qTD are to the qTD portion of a queue head.

Figure 16-39 shows the queue element transfer descriptors.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	offset
Next qTD Pointer																											0000				T	0x00
Alternate Next qTD Pointer																											0000				T	0x04
dt[1]	Total Bytes to Transfer[1]															ioc	C_Page[1]			Cerr[1]		PID Code		Status[1]										0x08
Buffer Pointer (Page 0)																				Current Offset[1]												0x0C
Buffer Pointer (Page 1)																				0000_0000_0000												0x10
Buffer Pointer (Page 2)																				0000_0000_0000												0x14
Buffer Pointer (Page 3)																				0000_0000_0000												0x18
Buffer Pointer (Page 4)																				0000_0000_0000												0x1C

Figure 16-39. Queue Element Transfer Descriptor (qTD)

[1] Host controller read/write; all others read-only.

Queue element transfer descriptors must be aligned on 32-byte boundaries.

16.4.5.1 Next qTD Pointer

The first DWord of an element transfer descriptor is a pointer to another transfer element descriptor. Table 16-51 describes the qTD next element transfer pointer.

Table 16-51. qTD Next Element Transfer Pointer (DWord 0)

Bits	Name	Description
31–5	Next qTD Pointer	This field contains the physical memory address of the next qTD to be processed and corresponds to memory address signals [31:5], respectively.
4–1	—	Reserved, should be cleared. These bits are reserved and their value has no effect on operation.
0	T	Terminate. Indicates to the host controller that there are no more valid entries in the queue. 0 Pointer is valid (points to a valid transfer element descriptor) 1 Pointer is invalid

16.4.5.2 Alternate Next qTD Pointer

The second DWord of a queue element transfer descriptor is used to support hardware-only advance of the data stream to the next client buffer on short packet. To be more explicit the host controller will always use this pointer when the current qTD is retired due to short packet. Table 16-52 describes the alternate qTD next element transfer pointer.

Table 16-52. qTD Alternate Next Element Transfer Pointer (DWord 1)

Bits	Name	Description
31–5	Alternate Next qTD Pointer	This field contains the physical memory address of the next qTD to be processed in the event that the current qTD execution encounters a short packet (for an IN transaction). The field corresponds to memory address signals [31:5], respectively.

Table 16-52. qTD Alternate Next Element Transfer Pointer (DWord 1) (continued)

Bits	Name	Description
4–1	—	Reserved, should be cleared. These bits are reserved and their value has no effect on operation.
0	T	Terminate. Indicates to the host controller that there are no more valid entries in the queue. 0 Pointer is valid (points to a valid transfer element descriptor) 1 Pointer is invalid

16.4.5.3 qTD Token

The third DWord of a queue element transfer descriptor contains most of the information the host controller requires to execute a USB transaction (the remaining endpoint-addressing information is specified in the queue head). Note that some of the field descriptions in Table 16-53 reference fields are defined in the queue head. See Section 16.4.6, "Queue Head," for more information on these fields.

Table 16-53. qTD Token (DWord 2)

Bits	Name	Description
31	dt	Data toggle. This is the data toggle sequence bit. The use of this bit depends on the setting of the Data Toggle Control bit in the queue head.
30–16	Total Bytes to Transfer	Total bytes to transfer. This field specifies the total number of bytes to be moved with this transfer descriptor. This field is decremented by the number of bytes actually moved during the transaction, only on the successful completion of the transaction. The maximum value software may store in this field is $5 \times 4K$ (0x5000). This is the maximum number of bytes 5 page pointers can access. If the value of this field is zero when the host controller fetches this transfer descriptor (and the active bit is set), the host controller executes a zero-length transaction and retires the transfer descriptor. It is not a requirement for OUT transfers that total bytes to transfer be an even multiple of QH[Maximum Packet Length]. If software builds such a transfer descriptor for an OUT transfer, the last transaction will always be less than QH[Maximum Packet Length]. Although it is possible to create a transfer up to 20K this assumes the page is 0. When the offset cannot be predetermined, crossing past the 5th page can be guaranteed by limiting the total bytes to 16K. Therefore, the maximum recommended transfer is 16K (0x4000).
15	ioc	Interrupt on complete. If this bit is set, the host controller should issue an interrupt at the next interrupt threshold when this qTD is completed.
14–12	C_Page	Current range. This field is used as an index into the qTD buffer pointer list. Valid values are in the range 0x0 to 0x4. The host controller is not required to write this field back when the qTD is retired.

Table 16-53. qTD Token (DWord 2) (continued)

<table>
<tr><th>Bits</th><th>Name</th><th colspan="2">Description</th></tr>
<tr><td rowspan="7">11–10</td><td rowspan="7">Cerr</td><td colspan="2">Error counter. 2-bit down counter that keeps track of the number of consecutive errors detected while executing this qTD. If this field is programmed with a non-zero value during setup, the host controller decrements the count and writes it back to the qTD if the transaction fails. If the counter counts from one to zero, the host controller marks the qTD inactive, sets the Halted bit to a one, and error status bit for the error that caused Cerr to decrement to zero. An interrupt is generated if USBINTR[UEE] is set. If the host controller driver (HCD) software programs this field to zero during setup, the host controller will not count errors for this qTD and there is no limit on the retries of this qTD. Note that write-backs of intermediate execution state are to the queue head overlay area, not the qTD.</td></tr>
<tr><th>Error</th><th>Decrement Counter</th></tr>
<tr><td>Transaction Error</td><td>Yes</td></tr>
<tr><td>Data Buffer Error</td><td>No. Data buffer errors are host problems. They don't count against the device's retries. Note that software must not program Cerr to a value of zero when the EPS field is programmed with a value indicating a full- or low-speed device. This combination could result in undefined behavior.</td></tr>
<tr><td>Stalled</td><td>No. Detection of babble or stall automatically halts the queue head. Thus, count is not decremented</td></tr>
<tr><td>Babble Detected</td><td>No. Detection of babble or stall automatically halts the queue head. Thus, count is not decremented</td></tr>
<tr><td>No Error</td><td>No. If the EPS field indicates a HS device or the queue head is in the asynchronous schedule (and PIDCode indicates an IN or OUT) and a bus transaction completes and the host controller does not detect a transaction error, then the host controller should reset Cerr to extend the total number of errors for this transaction. For example, Cerr should be reset with maximum value (0b11) on each successful completion of a transaction. The host controller must never reset this field if the value at the start of the transaction is 0b00.</td></tr>
<tr><td>9–8</td><td>PID Code</td><td colspan="2">This field is an encoding of the token, which should be used for transactions associated with this transfer descriptor. Encodings are:
00 OUT Token generates token (E1H)
01 IN Token generates token (69H)
10 SETUP Token generates token (2DH) (undefined if endpoint is an Interrupt transfer type, for example. µFrame S-mask field in the queue head is non-zero.)
11 Reserved, should be cleared</td></tr>
</table>

Table 16-53. qTD Token (DWord 2) (continued)

Bits	Name	Description	
7–0	Status	This field is used by the host controller to communicate individual command execution states back to the host controller driver (HCD) software. This field contains the status of the last transaction performed on this qTD. The bit encodings are:	
		Bits	**Status Field Description**
		7	Active. Set by software to enable the execution of transactions by the host controller.
		6	Halted. Set by the host controller during status updates to indicate that a serious error has occurred at the device/endpoint addressed by this qTD. This can be caused by babble, the error counter counting down to zero, or reception of the STALL handshake from the device during a transaction. Any time that a transaction results in the Halted bit being set, the Active bit is also cleared.
		5	Data buffer error. Set by the host controller during status update to indicate that the host controller is unable to keep up with the reception of incoming data (overrun) or is unable to supply data fast enough during transmission (under run). If an overrun condition occurs, the host controller will force a time-out condition on the USB, invalidating the transaction at the source. If the host controller sets this bit to a one, then it remains a one for the duration of the transfer.
		4	Babble detected. Set by the host controller during status update when babble is detected during the transaction. In addition to setting this bit, the host controller also sets the Halted bit to a one. Since babble is considered a fatal error for the transfer, setting the Halted bit to a one insures that no more transactions occur because of this descriptor.
		3	Transaction error (XactErr). Set by the host controller during status update in the case where the host did not receive a valid response from the device (time-out, CRC, bad PID). If the host controller sets this bit to a one, then it remains a one for the duration of the transfer.
		2	Missed microframe. This bit is ignored unless the QH[EPS] field indicates a full- or low-speed endpoint and the queue head is in the periodic list. This bit is set when the host controller detected that a host-induced hold-off caused the host controller to miss a required complete-split transaction. If the host controller sets this bit to a one, then it remains a one for the duration of the transfer.

Table 16-53. qTD Token (DWord 2) (continued)

Bits	Name	Description	
		1	Split transaction state (SplitXstate). This bit is ignored by the host controller unless the QH[EPS] field indicates a full- or low-speed endpoint. When a full- or low-speed device, the host controller uses this bit to track the state of the split- transaction. The functional requirements of the host controller for managing this state bit and the split transaction protocol depends on whether the endpoint is in the periodic or asynchronous schedule. The bit encodings are: 0 Do start split. This value directs the host controller to issue a start split transaction to the endpoint. 1 Do complete split. This value directs the host controller to issue a Complete split transaction to the endpoint.
		0	Ping state (P)/ERR. If the QH[EPS] field indicates a high-speed device and the PID Code indicates an OUT endpoint, then this is the state bit for the Ping protocol. The bit encodings are: 0 Do OUT. This value directs the host controller to issue an OUT PID to the endpoint. 1 Do Ping. This value directs the host controller to issue a PING PID to the endpoint. If the QH[EPS] field does not indicate a high-speed device, then this field is used as an error indicator bit. It is set by the host controller whenever a periodic split-transaction receives an ERR handshake.

16.4.5.4 qTD Buffer Page Pointer List

The last five DWords of a queue element transfer descriptor make up an array of physical memory address pointers. These pointers reference the individual pages of a data buffer.

System software initializes the Current Offset field to the starting offset into the current page, where current page is selected with the value in the C_Page field.

Table 16-54 describes the qTD buffer pointer.

Table 16-54. qTD Buffer Pointer

Bits	Name	Description
31–12	Buffer Pointer (page *n*)	Each element in the list is a 4K page aligned physical memory address. The lower 12 bits in each pointer are reserved (except for the first one), as each memory pointer must reference the start of a 4K page. The field C_Page specifies the current active pointer. When the transfer element descriptor is fetched, the starting buffer address is selected using C_Page (similar to an array index to select an array element). If a transaction spans a 4K buffer boundary, the host controller must detect the page-span boundary in the data stream, increment C_Page and advance to the next buffer pointer in the list, and conclude the transaction via the new buffer pointer.
11–0	Current Offset (Page 0)/ — (Pages 1–4)	Reserved in all pointers except the first one (that is, Page 0). The host controller should ignore all reserved bits. For the page 0 current offset interpretation, this field is the byte offset into the current page (as selected by C_Page). The host controller is not required to write this field back when the qTD is retired. Software should ensure the reserved fields are initialized to zeros.

16.4.6 Queue Head

Figure 16-40 shows the queue head structure.

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	offset
Queue Head Horizontal Link Pointer												00		Typ		T	0x00
RL	C	Maximum Packet Length							H	dtc	EPS	EndPt			I	Device Address	0x04[1]
Mult	Port Number		Hub Addr		µFrame C-mask				µFrame S-mask								0x08[1]
Current qTD Pointer[2]												00000					0x0C
Next qTD Pointer[2]												0000				T[2]	0x10[3]
Alternate Next qTD Pointer[2]												NakCnt[2]				T[2]	0x14[3,4]
dt[1]	Total Bytes to Transfer[2]				ioc[2]	C_Page[2]		Cerr[2]	PID Code[2]		Status[2]						0x18[3,4]
Buffer Pointer (Page 0)[2]								Current Offset[2]									0x1C[3,4]
Buffer Pointer (Page 1)[2]								0000			C-prog-mask[2]						0x20[3,4]
Buffer Pointer (Page 2)[2]								S-bytes[2]						FrameTag[2]			0x24[3,4]
Buffer Pointer (Page 3)[2]								0000_0000_0000									0x28[3]
Buffer Pointer (Page 4)[2]								0000_0000_0000									0x2C[3]

Figure 16-40. Queue Head Layout

1 Offsets 0x04 through 0x0B contain the static endpoint state.
2 Host controller read/write; all others read-only.
3 Offsets 0x10 through 0x2F contain the transfer overlay.
4 Offsets 0x14 through 0x27 contain the transfer results.

16.4.6.1 Queue Head Horizontal Link Pointer

The first DWord of a queue head contains a link pointer to the next data object to be processed after any required processing in this queue has been completed, as well as the control bits defined below.

This pointer may reference a queue head or one of the isochronous transfer descriptors. It must not reference a queue element transfer descriptor.

Table 16-55 describes the queue head.

Table 16-55. Queue Head DWord 0

Bits	Name	Description
31–5	QHLP	Queue head horizontal link pointer. This field contains the address of the next data object to be processed in the horizontal list and corresponds to memory address signals [31:5], respectively.
4–3	—	Reserved, should be cleared. These bits must be written as zeros.

Table 16-55. Queue Head DWord 0 (continued)

Bits	Name	Description
2–1	Typ	Indicates to the hardware whether the item referenced by the link pointer is an iTD, siTD or a QH. This allows the host controller to perform the proper type of processing on the item after it is fetched. 00 iTD (isochronous transfer descriptor) 01 QH (queue head) 10 siTD (split transaction isochronous transfer descriptor) 11 FSTN (frame span traversal node)
0	T	Terminate. 1 Last QH (pointer is invalid). 0 Pointer is valid. If the queue head is in the context of the periodic list, a one bit in this field indicates to the host controller that this is the end of the periodic list. This bit is ignored by the host controller when the queue head is in the asynchronous schedule. Software must ensure that queue heads reachable by the host controller always have valid horizontal link pointers.

16.4.6.2 Endpoint Capabilities/Characteristics

The second and third DWords of a queue head specify static information about the endpoint. This information does not change over the lifetime of the endpoint. There are three types of information in this region:

- Endpoint characteristics. These are the USB endpoint characteristics, which include addressing, maximum packet size, and endpoint speed.
- Endpoint capabilities. These are adjustable parameters of the endpoint. They affect how the endpoint data stream is managed by the host controller.
- Split transaction characteristics. This data structure manages full- and low-speed data streams for bulk, control, and interrupt with split transactions to USB 2.0 Hub transaction translator. Additional fields exist for addressing the hub and scheduling the protocol transactions (for periodic).

The host controller must not modify the bits in this region.

Table 16-56 and Table 16-57 describe the endpoint characteristics.

Table 16-56. Endpoint Characteristics: Queue Head DWord 1

Bits	Name	Description
31–28	RL	Nak count reload. This field contains a value, which is used by the host controller to reload the Nak Counter field.
27	C	Control endpoint flag. If the QH[EPS] field indicates the endpoint is not a high-speed device, and the endpoint is a control endpoint, then software must set this bit to a one. Otherwise, it should always set this bit to a zero.
26–16	Maximum Packet Length	This directly corresponds to the maximum packet size of the associated endpoint (wMaxPacketSize). The maximum value this field may contain is 0x400 (1024).
15	H	Head of reclamation list flag. This bit is set by system software to mark a queue head as being the head of the reclamation list.

Table 16-56. Endpoint Characteristics: Queue Head DWord 1 (continued)

Bits	Name	Description
14	dtc	Data toggle control (DTC). Specifies where the host controller should get the initial data toggle on an overlay transition. 0 Ignore DT bit from incoming qTD. Host controller preserves DT bit in the queue head. 1 Initial data toggle comes from incoming qTD DT bit. Host controller replaces DT bit in the queue head from the DT bit in the qTD.
13–12	EPS	Endpoint speed. This is the speed of the associated endpoint. 00 Full-speed (12 Mbps) 01 Low-speed (1.5 Mbps) 10 High-speed (480 Mbps) 11 Reserved, should be cleared This field must not be modified by the host controller.
11–8	EndPt	Endpoint number. Selects the particular endpoint number on the device serving as the data source or sink.
7	I	Inactivate on next transaction. This bit is used by system software to request that the host controller set the Active bit to zero. This field is only valid when the queue head is in the periodic schedule and the EPS field indicates a full- or low-speed endpoint. Setting this bit when the queue head is in the asynchronous schedule or the EPS field indicates a high-speed device yields undefined results.
6–0	Device Address	Selects the specific device serving as the data source or sink.

Table 16-57. Endpoint Capabilities: Queue Head DWord 2

Bits	Name	Description
31–30	Mult	High-bandwidth pipe multiplier. This field is a multiplier used to key the host controller as the number of successive packets the host controller may submit to the endpoint in the current execution. The host controller makes the simplifying assumption that software properly initializes this field (regardless of location of queue head in the schedules or other run time parameters). 00 Reserved, should be cleared. A zero in this field yields undefined results. 01 One transaction to be issued for this endpoint per microframe 10 Two transactions to be issued for this endpoint per microframe 11 Three transactions to be issued for this endpoint per microframe
29–23	Port Number	This field is ignored by the host controller unless the EPS field indicates a full- or low-speed device. The value is the port number identifier on the USB 2.0 hub (for hub at device address Hub Addr below), below which the full- or low-speed device associated with this endpoint is attached. This information is used in the split-transaction protocol.
22–16	Hub Addr	This field is ignored by the host controller unless the EPS field indicates a full-or low-speed device. The value is the USB device address of the USB 2.0 hub below which the full- or low-speed device associated with this endpoint is attached. This field is used in the split-transaction protocol.

Table 16-57. Endpoint Capabilities: Queue Head DWord 2 (continued)

Bits	Name	Description
15–8	µFrame C-mask	This field is ignored by the host controller unless the EPS field indicates this device is a low- or full-speed device and this queue head is in the periodic list. This field (along with the Active and SplitX-state fields) is used to determine during which microframes the host controller should execute a complete-split transaction. When the criteria for using this field are met, a zero value in this field has undefined behavior. This field is used by the host controller to match against the three low-order bits of the FRINDEX register. If the FRINDEX register bits decode to a position where the µFrame C- mask field is a one, then this queue head is a candidate for transaction execution. There may be more than one bit in this mask set.
7–0	µFrame S-mask	Interrupt schedule mask. This field is used for all endpoint speeds. Software should set this field to a zero when the queue head is on the asynchronous schedule. A non-zero value in this field indicates an interrupt endpoint. The host controller uses the value of the three low-order bits of the FRINDEX register as an index into a bit position in this bit vector. If the µFrame S-mask field has a one at the indexed bit position then this queue head is a candidate for transaction execution. If the EPS field indicates the endpoint is a high-speed endpoint, then the transaction executed is determined by the PID_Code field contained in the execution area. This field is also used to support split transaction types: Interrupt (IN/OUT). This condition is true when this field is non-zero and the EPS field indicates this is either a full- or low-speed device. A zero value in this field, in combination with existing in the periodic frame list has undefined results.

16.4.6.3 Transfer Overlay

The nine DWords in this area represent a transaction working space for the host controller. The general operational model is that the host controller can detect whether the overlay area contains a description of an active transfer. If it does not contain an active transfer, then it follows the queue head horizontal link pointer to the next queue head. The host controller will never follow the next transfer queue element or alternate queue element pointers unless it is actively attempting to advance the queue. For the duration of the transfer, the host controller keeps the incremental status of the transfer in the overlay area. When the transfer is complete, the results are written back to the original queue element.

The DWord3 of a queue head contains a pointer to the source qTD currently associated with the overlay. The host controller uses this pointer to write back the overlay area into the source qTD after the transfer is complete.

Table 16-58 describes the current qTD link pointer.

Table 16-58. Current qTD Link Pointer

Bits	Name	Description
31–5	Current qTD Pointer	Current element transaction descriptor link pointer. This field contains the address Of the current transaction being processed in this queue and corresponds to memory address signals [31:5], respectively.
4–0	—	Reserved, should be cleared. These bits are ignored by the host controller when using the value as an address to write data. The actual value may vary depending on the usage.

The DWords 4–11 of a queue head are the transaction overlay area. This area has the same base structure as a queue element transfer descriptor. The queue head utilizes the reserved fields of the page pointers to implement tracking the state of split transactions.

This area is characterized as an overlay because when the queue is advanced to the next queue element, the source queue element is merged onto this area. This area serves an execution cache for the transfer.

Table 16-59 describes the host-controller rules for bits in overlay.

Table 16-59. Host-Controller Rules for Bits in Overlay (DWords 5, 6, 8, and 9)

DWord	QH Offset	Bits	Name	Description
5	0x14	4–1	NakCnt	Nak counter—RW. This field is a counter the host controller decrements whenever a transaction for the endpoint associated with this queue head results in a Nak or Nyet response. This counter is reloaded from RL before a transaction is executed during the first pass of the reclamation list (relative to an Asynchronous List Restart condition). It is also loaded from RL during an overlay.
6	0x18	31	dt	Data toggle. The Data toggle control controls whether the host controller preserves this bit when an overlay operation is performed.
6	0x18	15	ioc	Interrupt on complete. The ioc control bit is always inherited from the source qTD when the overlay operation is performed.
6	0x18	11–10	Cerr	Error counter. Copied from the qTD during the overlay and written back during queue advancement.
6	0x18	0	Status[0]	Ping state (P)/ERR. If the EPS field indicates a high-speed endpoint, then this field should be preserved during the overlay operation.
8	0x20	7–0	C-prog-mask	Split-transaction complete-split progress. Initialized to zero during any overlay. This field is used to track the progress of an interrupt split-transaction.
9	0x24	11–5	S-bytes	Software must ensure that the S-bytes field in a qTD is zero before activating the qTD. Keeps track of the number of bytes sent or received during an IN or OUT split transaction.
9	0x24	4–0	FrameTag	Split-transaction frame tag. Initialized to zero during any overlay. This field is used to track the progress of an interrupt split-transaction.

16.4.7 Periodic Frame Span Traversal Node (FSTN)

The periodic frame span traversal node (FSTN) data structure, shown in Figure 16-41, is to be used only for managing full- and low-speed transactions that span a host-frame boundary. Software must not use an FSTN in the asynchronous schedule. An FSTN in the asynchronous schedule results in undefined behavior.

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5	4	3	2	1	0	offset
Normal Path Link Pointer	—		Typ		T	0x00
Back Path Link Pointer	—		Typ		T	0x04

Figure 16-41. Frame Span Traversal Node Structure

NOTE

The host controller performs only read operations to the FSTN data structure.

16.4.7.1 FSTN Normal Path Pointer

The first DWord of an FSTN contains a link pointer to the next schedule object. This object can be of any valid periodic schedule data type. Table 16-60 describes the FSTN normal path pointer.

Table 16-60. FSTN Normal Path Pointer

Bits	Name	Description
31–5	NPLP	Normal path link pointer. Contains the address of the next data object to be processed in the periodic list and corresponds to memory address signals [31:5], respectively.
4–3	—	Reserved, should be cleared. These bits must be written as 0s.
2–1	Typ	Indicates to the host controller whether the item referenced is a iTD/siTD, QH, or FSTN. This allows the host controller to perform the proper type of processing on the item after it is fetched. 00 iTD (isochronous transfer descriptor) 01 QH (queue head) 10 siTD (split transaction isochronous transfer descriptor) 11 FSTN (frame span traversal node)
0	T	Terminate. 0 Link pointer is valid. 1 Link pointer field is not valid.

16.4.7.2 FSTN Back Path Link Pointer

The second DWord of an FSTN node contains a link pointer to a queue head. If the T-bit in this pointer is a zero, then this FSTN is a Save-Place indicator. Its Typ field must be set by software to indicate the target data structure is a queue head. If the T-bit in this pointer is set, then this FSTN is the Restore indicator. When the T-bit is a one, the host controller ignores the Typ field.

Table 16-61 describes the FSTN back path link pointer.

Table 16-61. FSTN Back Path Link Pointer

Bits	Name	Description
31–5	BPLP	Back path link pointer. Contains the address of a queue head. This field corresponds to memory address signals [31:5], respectively.
4–3	—	Reserved, should be cleared. These bits must be written as 0s.
2–1	Typ	Software must ensure this field is set to indicate the target data structure is a Queue Head (01). Any other value in this field yields undefined results.
0	T	Terminate. 0 Link pointer is valid (that is, the host controller may use bits 31–5 as a valid memory address). This value also indicates that this FSTN is a Save-Place indicator. 1 Link pointer field is not valid (that is, the host controller must not use bits 31–5 as a valid memory address). This value also indicates that this FSTN is a Restore indicator.

16.5 Host Operations

The general operational model for the USB DR module in host mode is defined by the Enhanced Host Controller Interface (EHCI) Specification. The EHCI specification describes the register-level interface for a host controller for the USB Revision 2.0. It includes a description of the hardware/software interface

between system software and host controller hardware. Information concerning the initialization of the USB module is included in the following section; however, the full details of the EHCI specification are beyond the scope of this document.

16.5.1 Host Controller Initialization

After initial power-on or host controller reset (hardware or through USBCMD[RST]), all of the operational registers are at their default values.

In order to initialize the USB DR module, software should perform the following steps:

1. Set the controller mode to host mode. Optionally set USBMODE[SDIS] (streaming disable)

NOTE

Transitioning from device mode to host mode requires a host controller reset before modifying USBMODE.

2. Optionally modify the BURSTSIZE register.
3. Program the PTS field of the PORTSC register if using a non-ULPI PHY.
4. Set CONTROL[USB_EN].
5. Write the appropriate value to the USBINTR register to enable the appropriate interrupts.
6. Write the base address of the periodic frame list to the PERIODICLIST BASE register. If there are no work items in the periodic schedule, all elements of the periodic frame list should have their T-Bits set.
7. Write the USBCMD register to set the desired interrupt threshold, frame list size (if applicable) and turn on the controller by setting the RS bit.

At this point, the USB DR module is up and running and the port registers begin reporting device connects. System software can enumerate a port through the reset process (where the port is in the enabled state). At this point, the port is active with SOFs occurring down the enabled high-speed ports, but the schedules have not yet been enabled. The EHCI host controller will not transmit SOFs to enabled Full- or Low-speed ports.

In order to communicate with devices via the asynchronous schedule, system software must write the ASYNDLISTADDR register with the address of a control or bulk queue head. Software must then enable the asynchronous schedule by writing a one to USBCMD[ASE]. In order to communicate with devices via the periodic schedule, system software must enable the periodic schedule by writing a one to USBCMD[PSE]. Note that the schedules can be turned on before the first port is reset (and enabled).

Any time the USBCMD register is written, system software must ensure the appropriate bits are preserved, depending on the intended operation.

16.5.2 Power Port

The HCSPARAMS[PPC] bit indicates whether the USB 2.0 host controller has port power control. When the PPC bit is set, the host controller supports port power switches. Each available switch has an output enable. PPE is controlled based on the state of the combination bits—PPC bit, EHCI Configured (CF)-bit and individual Port Power (PP) bit. The Configured Flag and Port Power Control bits are always 1’b1 in

Host Mode. The PPE always follows the state of Port Power (PP) bit that is, if PP is 0, PPE will be 0 and if PP is 1, PPE will be 1.

16.5.3 Reporting Over-Current

Host ports by definition are power providers on USB. Whether the ports are considered high- or low-powered is a platform implementation issue. The EHCI PORTSC register has an over-current status and over-current change bit. The functionality of these bits is specified in the USB Specification Revision 2.0.

The over current detection and limiting logic resides outside the DR logic. The over-current condition effects the following bits in the PORTSC register on the EHCI port:

- Over-current active bit (OCA) is set. When the over-current condition goes away, the OCA will transition from a one to a zero.
- Over-current change bit (OCC) is set. On every transition of OCA, the controller will set OCC to a one. Software sets OCC to a zero by writing a one to this bit.
- Port enabled/disabled bit (PE) is cleared. When this change bit gets set, USBSTS[PCI] (the port change detect bit) is set.
- Port power (PP) bit may optionally be cleared. There is no requirement in USB that a power provider shut off power in an over current condition. It is sufficient to limit the current and leave power applied. When OCC transitions from a zero to a one, the controller also sets USBSTS[PCI] to a one. In addition, if the Port Change Interrupt Enable bit, USBINTR[PCE], is a one, the controller issues an interrupt to the system. Refer to Table 16-62 for summary of behavior for over-current detection when the controller is halted (suspended from a device component point of view).

16.5.4 Suspend/Resume

The host controller provides an equivalent suspend and resume model as that defined for individual ports in a USB 2.0 hub. Control mechanisms are provided to allow system software to suspend and resume individual ports. The mechanisms allow the individual ports to be resumed completely through software initiation. Other control mechanisms are provided to parameterize the host controller's response (or sensitivity) to external resume events. In this discussion, host-initiated, or software-initiated resumes are called Resume Events/Actions; bus-initiated resume events are called wake-up events. The classes of wakeup events are:

- Remote-wakeup enabled device asserts resume signaling. In similar kind to USB 2.0 hubs, when in host mode the host controller responds to explicit device resume signaling and wake up the system (if necessary).
- Port connect and disconnect and over-current events. Sensitivity to these events can be turned on or off by using the port control bits in the PORTSC register.

Selective suspend is a feature supported by the PORTSC register. It is used to place specific ports into a suspend mode. This feature is used as a functional component for implementing the appropriate power management policy implemented in a particular operating system. When system software intends to

suspend the bus, it should suspend the enabled port, then shut off the controller by setting the USBCMD[RS] to a zero.

When a wake event occurs the system will resume operation and system software must set the RS bit to a one and resume the suspended port.

16.5.4.1 Port Suspend/Resume

System software places the USB into suspend mode by writing a one into the appropriate PORTSC Suspend bit. Software must only set the Suspend bit when the port is in the enabled state (Port Enabled bit is a one).

The host controller may evaluate the Suspend bit immediately or wait until a microframe or frame boundary occurs. If evaluated immediately, the port is not suspended until the current transaction (if one is executing) completes. Therefore, there may be several microframes of activity on the port until the host controller evaluates the Suspend bit. The host controller must evaluate the Suspend bit at least every frame boundary.

System software can initiate a resume on the suspended port by writing a one to PORTSC[FPR]. Software should not attempt to resume a port unless the port reports that it is in the suspended state. If system software sets PORTSC[FPR] when the port is not in the suspended state, the resulting behavior is undefined. In order to assure proper USB device operation, software must wait for at least 10 milliseconds after a port indicates that it is suspended (Suspend bit is a one) before initiating a port resume through PORTSC[FPR]. When PORTSC[FPR] is set, the host controller sends resume signaling down the port. System software times the duration of the resume (nominally 20 milliseconds) then clears PORTSC[FPR]. When the host controller receives the write to transition PORTSC[FPR] to zero, it completes the resume sequence as defined in the USB specification, and clears both PORTSC[FPR] and PORTSC[SUSP]. Software-initiated port resumes do not affect the port change detect bit (USBSTS[PCI]) nor do they cause an interrupt if USBINTR[PCE] (port change interrupt enable) is a one. When a wake event occurs on a suspended port, the resume signaling is detected by the port and the resume is reflected downstream within 100 µsec. The port's PORTSC[FPR] bit is set and USBSTS[PCI] is set. If USBINTR[PCE] is a one, the host controller issues a hardware interrupt.

System software observes the resume event on the port, delays a port resume time (nominally 20 milliseconds), then terminates the resume sequence by clearing PORTSC[FPR] in the port. The host controller receives the write of zero to PORTSC[FPR], terminates the resume sequence and clears PORTSC[FPR] and PORTSC[SUSP]. Software can determine that the port is enabled (not suspended) by sampling the PORTSC register and observing that the SUSP and FPR bits are zero. Software must ensure that the host controller is running (that is, USBSTS[HCH] is a zero), before terminating a resume by clearing the port's PORTSC[FPR] bit. If HCH is a one when PORTSC[FPR] is cleared, then SOFs will not occur down the enabled port and the device will return to suspend mode in a maximum of 10 milliseconds.

Table 16-62 summarizes the wake-up events. Whenever a resume event is detected, USBSTS[PCI] is set. If USBINTR[PCE] (port change interrupt enable) is a one, the host controller also generates an interrupt on the resume event. Software acknowledges the resume event interrupt by clearing the USBSTS[PCI].

Table 16-62. Behavior During Wake-Up Events

Port Status and Signaling Type	Signaled Port Response	Device State	
		D0	Not D0
Port disabled, resume K-State received	No effect	N/A	N/A
Port suspended, Resume K-State received	Resume reflected downstream on signaled port. PORTSC[FPR] is set. USBSTS[PCI] is set.	[1], [2]	[2]
Port is enabled, disabled or suspended, and the port's PORTSC[WKDS], is set. A disconnect is detected.	Depending on the initial port state, the PORTSC Connect (CCS) and Enable (PE) status bits are cleared, and the Connect Change status bit (CSC) is set. USBSTS[PCI] is set.	[1], [2]	[2]
Port is enabled, disabled or suspended, and the port's PORTSC[WKDS], is cleared. A disconnect is detected.	Depending on the initial port state, the PORTSC Connect (CCS) and Enable (PE) status bits are cleared, and the Connect Change status bit (CSC) is set. USBSTS[PCI] is set.	[1], [3]	[3]
Port is not connected and the port's PORTSC[WKCN] bit is a one. A connect is detected.	PORTSC Connect Status (CCS) and Connect Status Change (CSC) bits are set. USBSTS[PCI] is set.	[1], [2]	[2]
Port is not connected and the port's PORTSC[WKCN] bit is a zero. A connect is detected.	PORTSC Connect Status (CCS) and Connect Status Change (CSC) bits are set. USBSTS[PCI] is set.	[1], [3]	[3]
Port is connected and the port's PORTSC[WKOC] bit is a one. An over-current condition occurs.	PORTSC Over-current Active (OCA), Over-current Change (OCC) bits are set. If Port Enable/Disable bit (PE) is a one, it is cleared. USBSTS[PCI] is set	[1], [2]	[2]
Port is connected and the port's PORTSC[WKOC] bit is a zero. An over-current condition occurs.	PORTSC Over-current Active (OCA), Over-current Change (OCC) bits are set. If Port Enable/Disable bit (PE) is a one, it is cleared. USBSTS[PCI] is set.	[1], [3]	[3]

[1] Hardware interrupt issued if USBINTR[PCE] (port change interrupt enable) is set.

[2] PME# asserted if enabled (Note: PME Status must always be set).

[3] PME# not asserted.

16.5.5 Schedule Traversal Rules

The host controller executes transactions for devices using a simple, shared-memory schedule. The schedule is comprised of a few data structures, organized into two distinct lists. The data structures are designed to provide the maximum flexibility required by USB, minimize memory traffic and hardware/software complexity.

System software maintains two schedules for the host controller: a periodic schedule and an asynchronous schedule. The root of the periodic schedule is the PERIODICLISTBASE register. See Section 16.2.2.6, “Periodic Frame List Base Address Register (PERIODICLISTBASE),” for more information. The PERIODICLISTBASE register is the physical memory base address of the periodic frame list. The periodic frame list is an array of physical memory pointers. The objects referenced from the frame list must be valid schedule data structures as defined in Section 16.4, “Host Data Structures.” In each microframe,

if the periodic schedule is enabled (see Section 16.5.7, “Periodic Schedule”) then the host controller must execute from the periodic schedule before executing from the asynchronous schedule. It will only execute from the asynchronous schedule after it encounters the end of the periodic schedule. The host controller traverses the periodic schedule by constructing an array offset reference from the PERIODICLISTBASE and the FRINDEX registers (see Figure 16-42). It fetches the element and begins traversing the graph of linked schedule data structures.

The end of the periodic schedule is identified by a next link pointer of a schedule data structure having its T-bit set. When the host controller encounters a T-Bit set during a horizontal traversal of the periodic list, it interprets this as an End-Of-Periodic-List mark. This causes the host controller to cease working on the periodic schedule and transitions immediately to traversing the asynchronous schedule. Once this transition is made, the host controller executes from the asynchronous schedule until the end of the microframe.

Figure 16-42. Derivation of Pointer into Frame List Array

When the host controller determines that it is time to execute from the asynchronous list, it uses the operational register ASYNCLISTADDR to access the asynchronous schedule, as shown in Figure 16-43.

Figure 16-43. General Format of Asynchronous Schedule List

The ASYNCLISTADDR register contains a physical memory pointer to the next queue head. When the host controller makes a transition to executing the asynchronous schedule, it begins by reading the queue head referenced by the ASYNCLISTADDR register. Software must set queue head horizontal pointer T-bits to a zero for queue heads in the asynchronous schedule.

16.5.6 Periodic Schedule Frame Boundaries vs. Bus Frame Boundaries

The USB Specification Revision 2.0 requires that the frame boundaries (SOF frame number changes) of the high-speed bus and the full- and low-speed bus(es) below USB 2.0 hubs be strictly aligned. Super-imposed on this requirement is that USB 2.0 hubs manage full- and low-speed transactions via a microframe pipeline (see start- (SS) and complete- (CS) splits illustrated in Figure 16-44). A simple, direct projection of the frame boundary model into the host controller interface schedule architecture creates tension (complexity for both hardware and software) between the frame boundaries and the scheduling mechanisms required to service the full- and low-speed transaction translator periodic pipelines.

Figure 16-44. Frame Boundary Relationship Between HS Bus and FS/LS Bus

The simple projection, as Figure 16-44 illustrates, introduces frame-boundary wrap conditions for scheduling on both the beginning and end of a frame. In order to reduce the complexity for hardware and software, the host controller is required to implement a one microframe phase shift for its view of frame boundaries. The phase shift eliminates the beginning of frame and frame-wrap scheduling boundary conditions.

The implementation of this phase shift requires that the host controller use one register value for accessing the periodic frame list and another value for the frame number value included in the SOF token. These two values are separate, but tightly coupled. The periodic frame list is accessed via the Frame List Index Register (FRINDEX). Bits FRINDEX[2–0], represent the microframe number. The SOF value is coupled to the value of FRINDEX[13–3]. Both FRINDEX[13–3] and the SOF value are incremented based on FRINDEX[2–0]. It is required that the SOF value be delayed from the FRINDEX value by one microframe. The one microframe delay yields a host controller periodic schedule and bus frame boundary relationship as illustrated in Figure 16-45. This adjustment allows software to trivially schedule the periodic start and complete-split transactions for full-and low-speed periodic endpoints, using the natural alignment of the periodic schedule interface.

Figure 16-45 illustrates how periodic schedule data structures relate to schedule frame boundaries and bus frame boundaries. To aid the presentation, two terms are defined. The host controller's view of the

1-millisecond boundaries is called H-Frames. The high-speed bus's view of the 1-millisecond boundaries is called B-Frames.

Figure 16-45. Relationship of Periodic Schedule Frame Boundaries to Bus Frame Boundaries

H-Frame boundaries for the host controller correspond to increments of FRINDEX[13–3]. Microframe numbers for the H-Frame are tracked by FRINDEX[2–0]. B-Frame boundaries are visible on the high-speed bus via changes in the SOF token's frame number. Microframe numbers on the high-speed bus are only derived from the SOF token's frame number (that is, the high-speed bus will see eight SOFs with the same frame number value). H-Frames and B-Frames have the fixed relationship (that is, B-Frames lag H-Frames by one microframe time) illustrated in Figure 16-45. The host controller's periodic schedule is naturally aligned to H-Frames. Software schedules transactions for full- and low-speed periodic endpoints relative the H-Frames. The result is these transactions execute on the high-speed bus at exactly the right time for the USB 2.0 hub periodic pipeline. As described in Section 16.2.2.4, “Frame Index Register (FRINDEX),” the SOF Value can be implemented as a shadow register (in this example, called SOFV), which lags the FRINDEX register bits [13–3] by one microframe count. Table 16-63 illustrates the required relationship between the value of FRINDEX and the value of SOFV. This lag behavior can be accomplished by incrementing FRINDEX[13–3] based on carry-out on the 7 to 0 increment of FRINDEX[2–0] and incrementing SOFV based on the transition of 0 to 1 of FRINDEX[2–0].

Software is allowed to write to FRINDEX. Section 16.2.2.4, "Frame Index Register (FRINDEX)," provides the requirements that software should adhere when writing a new value in FRINDEX.

Table 16-63. Operation of FRINDEX and SOFV (SOF Value Register)

Current			Next		
FRINDEX[13–3]	SOFV	FRINDEX[2–0]	FRINDEX[13–3]	SOFV	FRINDEX[2–0]
N	N	111	N+1	N	000
N+1	N	000	N+1	N+1	001
N+1	N+1	001	N+1	N+1	010
N+1	N+1	010	N+1	N+1	011
N+1	N+1	011	N+1	N+1	100
N+1	N+1	100	N+1	N+1	101
N+1	N+1	101	N+1	N+1	110
N+1	N+1	110	N+1	N+1	111

16.5.7 Periodic Schedule

The periodic schedule traversal is enabled or disabled through USBCMD[PSE] (periodic schedule enable). If USBCMD[PSE] is cleared, then the host controller simply does not try to access the periodic frame list via the PERIODICLISTBASE register. Likewise, when USBCMD[PSE] is a one, then the host controller does use the PERIODICLISTBASE register to traverse the periodic schedule. The host controller will not react to modifications to USBCMD[PSE] immediately. In order to eliminate conflicts with split transactions, the host controller evaluates USBCMD[PSE] only when FRINDEX[2–0] is zero. System software must not disable the periodic schedule if the schedule contains an active split transaction work item that spans the 0b000 microframe. These work items must be removed from the schedule before USBCMD[PSE] is cleared. USBSTS[PS] (periodic schedule status) indicates status of the periodic schedule. System software enables (or disables) the periodic schedule by setting (or clearing) USBCMD[PSE]. Software then can poll USBSTS[PS] to determine when the periodic schedule has made the desired transition. Software must not modify USBCMD[PSE] unless the value of USBCMD[PSE] equals that of USBSTS[PS].

The periodic schedule is used to manage all isochronous and interrupt transfer streams. The base of the periodic schedule is the periodic frame list. Software links schedule data structures to the periodic frame list to produce a graph of scheduled data structures. The graph represents an appropriate sequence of transactions on the USB. Figure 16-46 illustrates isochronous transfers (using iTDs and siTDs) with a period of one are linked directly to the periodic frame list. Interrupt transfers (are managed with queue heads) and isochronous streams with periods other than one are linked following the period-one iTD/siTDs. Interrupt queue heads are linked into the frame list ordered by poll rate. Longer poll rates are

linked first (for example, closest to the periodic frame list), followed by shorter poll rates, with queue heads with a poll rate of one, on the very end.

Figure 16-46. Example Periodic Schedule

16.5.8 Managing Isochronous Transfers Using iTDs

The structure of an iTD is presented in isochronous (high-speed) transfer descriptor (iTD). There are four distinct sections to an iTD:

- Next link pointer
  - This is the first field.
  - This field is for schedule linkage purposes only.
- Transaction description array
  - This is an eight-element array.
  - Each element represents control and status information for one microframe's worth of transactions for a single high-speed isochronous endpoint.
- Buffer page pointer array
  - This is a 7-element array of physical memory pointers to data buffers.
  - These are 4K aligned pointers to physical memory.
- Endpoint capabilities
  - This area utilizes the unused low-order 12 bits of the buffer page pointer array.
  - Its fields are used across all transactions executed for this iTD, including endpoint addressing, transfer direction, maximum packet size and high-bandwidth multiplier.

16.5.8.1 Host Controller Operational Model for iTDs

The host controller uses FRINDEX register bits 12–3 to index into the periodic frame list. This means that the host controller visits each frame list element eight consecutive times before incrementing to the next periodic frame list element. Each iTD contains eight transaction descriptions, which map directly to FRINDEX register bits 2–0. Each iTD can span 8 microframes worth of transactions. When the host controller fetches an iTD, it uses FRINDEX register bits 2–0 to index into the transaction description array. When the first iTD in the periodic list is traversed after periodic schedule is enabled, the value of FRINDEX[2:0] may be other than 0, so the first transaction issued by the controller may be any of the eight available active transactions. If the active bit in the Status field of the indexed transaction description is cleared, the host controller ignores the iTD and follows the Next pointer to the next schedule data structure.

When the indexed active bit is a one the host controller continues to parse the iTD. It stores the indexed transaction description and the general endpoint information (device address, endpoint number, maximum packet size, and so on). It also uses the Page Select (PG) field to index the buffer pointer array, storing the selected buffer pointer and the next sequential buffer pointer. For example, if PG field is a 0, then the host controller will store Page 0 and Page 1.

The host controller constructs a physical data buffer address by concatenating the current buffer pointer (as selected using the current transaction description's PG field) and the transaction description's Transaction Offset field. The host controller uses the endpoint addressing information and I/O-bit to execute a transaction to the appropriate endpoint. When the transaction is complete, the host controller clears the active bit and writes back any additional status information to the Status field in the currently selected transaction description.

The data buffer associated with the iTD must be virtually contiguous memory. Seven page pointers are provided to support eight high-bandwidth transactions regardless of the starting packet’s offset alignment into the first page. A starting buffer pointer (physical memory address) is constructed by concatenating the page pointer (example: page 0 pointer) selected by the active transaction descriptions’ PG (example value: 0b00) field with the transaction offset field. As the transaction moves data, the host controller must detect when an increment of the current buffer pointer will cross a page boundary. When this occurs the host controller simply replaces the current buffer pointer’s page portion with the next page pointer (example: page 1 pointer) and continues to move data. The size of each bus transaction is determined by the value in the Maximum Packet Size field. An iTD supports high-bandwidth pipes via the Mult (multiplier) field. When the Mult field is 1, 2, or 3, the host controller executes the specified number of Maximum Packet sized bus transactions for the endpoint in the current microframe. In other words, the Mult field represents a transaction count for the endpoint in the current microframe. If the Mult field is zero, the operation of the host controller is undefined. The transfer description is used to service all transactions indicated by the Mult field.

For OUT transfers, the value of the Transaction *n* Length field represents the total bytes to be sent during the microframe. The Mult field must be set by software to be consistent with Transaction *n* Length and Maximum Packet Size. The host controller will send the bytes in Maximum Packet Sized portions. After each transaction, the host controller decrements it's local copy of Transaction *n* Length by Maximum Packet Size. The number of bytes the host controller sends is always Maximum Packet Size or Transaction *n* Length, whichever is less. The host controller advances the transfer state in the transfer description,

updates the appropriate record in the iTD and moves to the next schedule data structure. The maximum sized transaction supported is 3×1024 bytes.

For IN transfers, the host controller issues Mult transactions. It is assumed that software has properly initialized the iTD to accommodate all possible data. During each IN transaction, the host controller must use Maximum Packet Size to detect packet babble errors. The host controller keeps the sum of bytes received in the Transaction *n* Length field.

After all transactions for the endpoint have completed for the microframe, Transaction *n* Length contains the total bytes received. The following actions can occur:

- If the final value of Transaction *n* Length is less than the value of Maximum Packet Size, less data was received than was allowed for from the associated endpoint. This short packet condition does not set USBSTS[UI] (USB interrupt). The host controller does not detect this condition.
- If the device sends more than Transaction *n* Length or Maximum Packet Size bytes (whichever is less), the host controller sets the Babble Detected bit and clears the Active bit. Note, that the host controller does not update the iTD field Transaction *n* Length in this error scenario.
- If the Mult field is greater than one, the host controller automatically executes the value of Mult transactions. The host controller does not execute all Mult transactions in the following cases:
  - The endpoint is an OUT and Transaction *n* Length goes to zero before all the Mult transactions have executed (ran out of data).
  - The endpoint is an IN and the endpoint delivers a short packet, or an error occurs on a transaction before Mult transactions have been executed.

  The end of microframe may occur before all of the transaction opportunities have been executed. When this happens, the transfer state of the transfer description is advanced to reflect the progress that was made; the result is written back to the iTD; and the host controller proceeds to processing the next microframe.

16.5.8.2 Software Operational Model for iTDs

A client buffer request to an isochronous endpoint may span 1 to N microframes. When N is larger than one, system software may have to use multiple iTDs to read or write data with the buffer (if N is larger than eight, it must use more than one iTD).

Figure 16-47 illustrates the simple model of how a client buffer is mapped by system software to the periodic schedule (that is, the periodic frame list and a set of iTDs).

Figure 16-47. Example Association of iTDs to Client Request Buffer

On the right is the client description of its request. The description includes a buffer base address plus additional annotations to identify which portions of the buffer should be used with each bus transaction. In the middle is the iTD data structures used by the system software to service the client request. Each iTD can be initialized to service up to 24 transactions, organized into eight groups of up to three transactions each. Each group maps to one microframe's worth of transactions. The EHCI controller does not provide per transaction results within a microframe. It treats the per microframe transactions as a single logical transfer.

On the left is the host controller’s frame list. System software establishes references from the appropriate locations in the frame list to each of the appropriate iTDs. If the buffer is large, system software can use a small set of iTDs to service the entire buffer. System software can activate the transaction description records (contained in each iTD) in any pattern required for the particular data stream.

As noted above, the client request includes a pointer to the base of the buffer and offsets into the buffer to annotate which buffer sections are to be used on each bus transaction that occurs on this endpoint. System software must initialize each transaction description in an iTD to ensure it uses the correct portion of the client buffer. For example, for each transaction description, the PG field is set to index the correct physical buffer page pointer and the Transaction Offset field is set relative to the correct buffer pointer page (for example, the same one referenced by the PG field). When the host controller executes a transaction it selects a transaction description record based on FRINDEX[2–0]. It then uses the current Page Buffer Pointer (as selected by the PG field) and concatenates to the transaction offset field. The result is a starting buffer address for the transaction. As the host controller moves data for the transaction, it must watch for a page wrap condition and properly advance to the next available Page Buffer Pointer. System software must not use the Page 6 buffer pointer in a transaction description where the length of the transfer will wrap

a page boundary. Doing so yields undefined behavior. The host controller hardware is not required to alias the page selector to page zero. USB 2.0 isochronous endpoints can specify a period greater than one. Software can achieve the appropriate scheduling by linking iTDs into the appropriate frames (relative to the frame list) and by setting appropriate transaction description elements active bits to a one.

16.5.8.2.1 Periodic Scheduling Threshold

The isochronous scheduling threshold field in the HCCPARAMS capability register is an indicator to system software as to how the host controller pre-fetches and effectively caches schedule data structures. It is used by system software when adding isochronous work items to the periodic schedule. The value of this field indicates to system software the minimum distance it can update isochronous data (relative to the current location of the host controller execution in the periodic list) and still have the host controller process them.

The iTD and siTD data structures each describe 8 microframes worth of transactions. The host controller is allowed to cache one (or more) of these data structures in order to reduce memory traffic. There are three basic caching models that account for the fact the isochronous data structures span 8 microframes. The three caching models are: no caching, microframe caching and frame caching.

When software is adding new isochronous transactions to the schedule, it always performs a read of the FRINDEX register to determine the current frame and microframe the host controller is currently executing. Of course, there is no information about where in the microframe the host controller is, so a constant uncertainty factor of one microframe has to be assumed. Combining the knowledge of where the host controller is executing with the knowledge of the caching model allows the definition of simple algorithms for how closely software can reliably work to the executing host controller.

No caching is indicated with a value of zero in the isochronous scheduling threshold field. The host controller may pre-fetch data structures during a periodic schedule traversal (per microframe) but will always dump any accumulated schedule state at the end of the microframe. At the appropriate time relative to the beginning of every microframe, the host controller always begins schedule traversal from the frame list. Software can use the value of the FRINDEX register (plus the constant 1 uncertainty-factor) to determine the approximate position of the executing host controller. When no caching is selected, software can add an isochronous transaction as near as 2 microframes in front of the current executing position of the host controller.

Frame caching is indicated with a non-zero value in bit [7] of the isochronous scheduling threshold field. In the frame-caching model, system software assumes that the host controller caches one (or more) isochronous data structures for an entire frame (8 microframes). Software uses the value of the FRINDEX register (plus the constant 1 uncertainty) to determine the current microframe/frame (assume modulo 8 arithmetic in adding the constant 1 to the microframe number). For any current frame N, if the current microframe is 0 to 6, then software can safely add isochronous transactions to Frame N + 1. If the current microframe is 7, then software can add isochronous transactions to Frame N + 2.

Microframe caching is indicated with a non-zero value in the least-significant 3 bits of the isochronous scheduling threshold field. System software assumes the host controller caches one or more periodic data structures for the number of microframes indicated in the isochronous scheduling threshold field. For example, if the count value were 2, then the host controller keeps a window of two microframes worth of

state (current microframe, plus the next) on chip. On each microframe boundary, the host controller releases the current microframe state and begins accumulating the next microframe state.

16.5.9 Asynchronous Schedule

The asynchronous schedule traversal is enabled or disabled through USBCMD[ASE] (asynchronous schedule enable). If USBCMD[ASE] is cleared, then the host controller simply does not try to access the asynchronous schedule via the ASYNCLISTADDR register. Likewise, if USBCMD[ASE] is set, the host controller does use the ASYNCLISTADDR register to traverse the asynchronous schedule. Modifications to USBCMD[ASE] are not necessarily immediate. Rather the new value of the bit will only be taken into consideration the next time the host controller needs to use the value of the ASYNCLISTADDR register to get the next queue head.

USBSTS[AS] indicates status of the asynchronous schedule. System software enables (or disables) the asynchronous schedule by writing a one (or zero) to USBCMD[ASE]. Software then can poll USBSTS[AS] to determine when the asynchronous schedule has made the desired transition. Software must not modify USBCMD[ASE] unless the value of USBCMD[ASE] equals that of the USBSTS[AS] (asynchronous schedule status).

The asynchronous schedule is used to manage all Control and Bulk transfers. Control and Bulk transfers are managed using queue head data structures. The asynchronous schedule is based at the ASYNCLISTADDR register. The default value of the ASYNCLISTADDR register after reset is undefined and the schedule is disabled when USBCMD[ASE] is cleared.

Software may only write this register with defined results when the schedule is disabled, for example, USBCMD[ASE] and the USBSTS[AS] are cleared. System software enables execution from the asynchronous schedule by writing a valid memory address (of a queue head) into this register. Then software enables the asynchronous schedule by setting USBCMD[ASE]. The asynchronous schedule is actually enabled when USBSTS[AS] is set.

When the host controller begins servicing the asynchronous schedule, it begins by using the value of the ASYNCLISTADDR register. It reads the first referenced data structure and begins executing transactions and traversing the linked list as appropriate. When the host controller completes processing the asynchronous schedule, it retains the value of the last accessed queue head's horizontal pointer in the ASYNCLISTADDR register. Next time the asynchronous schedule is accessed, this is the first data structure that is serviced. This provides round-robin fairness for processing the asynchronous schedule.

A host controller completes processing the asynchronous schedule when one of the following events occur:

- The end of a microframe occurs.
- The host controller detects an empty list condition
- The schedule has been disabled through USBCMD[ASE].

The queue heads in the asynchronous list are linked into a simple circular list as shown in Figure 16-43. Queue head data structures are the only valid data structures that may be linked into the asynchronous schedule. An isochronous transfer descriptor (iTD or siTD) in the asynchronous schedule yields undefined results.

The maximum packet size field in a queue head is sized to accommodate the use of this data structure for all non-isochronous transfer types. The USB Specification, Revision 2.0 specifies the maximum packet sizes for all transfer types and transfer speeds. System software should always parameterize the queue head data structures according to the core specification requirements.

16.5.9.1 Adding Queue Heads to Asynchronous Schedule

This is a software requirement section. There are two independent events for adding queue heads to the asynchronous schedule. The first is the initial activation of the asynchronous list. The second is inserting a new queue head into an activated asynchronous list.

Activation of the list is simple. System software writes the physical memory address of a queue head into the ASYNCLISTADDR register, then enables the list by setting USBCMD[ASE] to a one.

When inserting a queue head into an active list, software must ensure that the schedule is always coherent from the host controllers' point of view. This means that the system software must ensure that all queue head pointer fields are valid. For example qTD pointers have T-Bits set or reference valid qTDs and the Horizontal Pointer references a valid queue head data structure. The following algorithm represents the functional requirements:

```
InsertQueueHead (pQHeadCurrent, pQueueHeadNew)
    --
    -- Requirement: all inputs must be properly initialized.
    --
    -- pQHeadCurrent is a pointer to a queue head that is
    -- already in the active list
    -- pQHeadNew is a pointer to the queue head to be added
    --
    -- This algorithm links a new queue head into a existing
    -- list
    --
    pQueueHeadNew.HorizontalPointer = pQueueHeadCurrent.HorizontalPointer
    pQueueHeadCurrent.HorizontalPointer = physicalAddressOf(pQueueHeadNew)
End InsertQueueHead
```

16.5.9.2 Removing Queue Heads from Asynchronous Schedule

This is a software requirement section. There are two independent events for removing queue heads from the asynchronous schedule. The first is shutting down (deactivating) the asynchronous list. The second is extracting a single queue head from an activated list. Software deactivates the asynchronous schedule by setting USBCMD[ASE] to a zero. Software can determine when the list is idle when USBSTS[AS] is cleared. The normal mode of operation is that software removes queue heads from the asynchronous schedule without shutting it down. Software must not remove an active queue head from the schedule. Software should first deactivate all active qTDs, wait for the queue head to go inactive, then remove the queue head from the asynchronous list. Software removes a queue head from the asynchronous list using the following algorithm. Software merely must ensure all of the link pointers reachable by the host controller are kept consistent.

```
UnlinkQueueHead (pQHeadPrevious, pQueueHeadToUnlink, pQHeadNext)
    --
    -- Requirement: all inputs must be properly initialized.
    --
```

```
        -- pQHeadPrevious is a pointer to a queue head that
        -- references the queue head to remove
        -- pQHeadToUnlink is a pointer to the queue head to be
        -- removed
        -- pQheadNext is a pointer to a queue head still in the
        -- schedule. Software provides this pointer with the
        -- following strict rules:
        -- if the host software is one queue head, then
        -- pQHeadNext must be the same as
        -- QueueheadToUnlink.HorizontalPointer. If the host
        -- software is unlinking a consecutive series of
        -- queue heads, QHeadNext must be set by software to
        -- the queue head remaining in the schedule.
        --
        -- This algorithm unlinks a queue head from a circular list
        --
        pQueueHeadPrevious.HorizontalPointer = pQueueHeadToUnlink.HorizontalPointer
        pQueueHeadToUnlink.HorizontalPointer = pQHeadNext
    End UnlinkQueueHead
```

If software removes the queue head with the H-bit set, it must select another queue head still linked into the schedule and set its H-bit. This should be completed before removing the queue head. The requirement is that software keep one queue head in the asynchronous schedule, with its H-bit set. At the point software has removed one or more queue heads from the asynchronous schedule, it is unknown whether the host controller has a cached pointer to them. Similarly, it is unknown how long the host controller might retain the cached information, as it is implementation dependent and may be affected by the actual dynamics of the schedule load. Therefore, once software has removed a queue head from the asynchronous list, it must retain the coherency of the queue head (link pointers). It cannot disturb the removed queue heads until it knows that the host controller does not have a local copy of a pointer to any of the removed data structures.

The method software uses to determine when it is safe to modify a removed queue head is to handshake with the host controller. The handshake mechanism allows software to remove items from the asynchronous schedule, then execute a simple, lightweight handshake that is used by software as a key that it can free (or reuse) the memory associated the data structures it has removed from the asynchronous schedule.

The handshake is implemented with three bits in the host controller. The first bit is a command bit (USBCMD[IAA]—interrupt on async advance doorbell) that allows software to inform the host controller that something has been removed from its asynchronous schedule. The second bit is a status bit (USBSTS[AAI]—interrupt on async advance) that the host controller sets after it has released all on-chip state that may potentially reference one of the data structures just removed. When the host controller sets this status bit, it also clears the command bit. The third bit is an interrupt enable (USBINTR[AAE]—interrupt on async advance enable) that is matched with the status bit. If the status bit is set and the interrupt enable bit is set, then the host controller asserts a hardware interrupt.

Figure 16-48 illustrates a general example where consecutive queue heads (B and C) are unlinked from the schedule using the algorithm above. Before the unlink operation, the host controller has a copy of queue head A.

The unlink algorithm requires that as software unlinks each queue head, the unlinked queue head is loaded with the address of a queue head that will remain in the asynchronous schedule.

When the host controller observes that doorbell bit being set, it makes a note of the local reachable schedule information. In this example, the local reachable schedule information includes both queue heads (A & B). It is sufficient that the host controller can set the status bit (and clear the doorbell bit) as soon as it has traversed beyond current reachable schedule information (that is, traversed beyond queue head (B) in this example).

Figure 16-48. Generic Queue Head Unlink Scenario

Alternatively, a host controller implementation is allowed to traverse the entire asynchronous schedule list (for example, observed the head of the queue (twice)) before setting USBSTS[AAI].

Software may re-use the memory associated with the removed queue heads after it observes USBSTS[AAI] is set, following assertion of the doorbell. Software should acknowledge the interrupt on async advance status as indicated in the USBSTS register, before using the doorbell handshake again

16.5.9.3 Empty Asynchronous Schedule Detection

EHCI uses two bits to detect when the asynchronous schedule is empty. The queue head data structure (see Figure 16-40) defines an H-bit in the queue head, which allows software to mark a queue head as being the head of the reclaim list. host controller also keeps a 1-bit flag in the USBSTS register (Reclamation) that is cleared when the host controller observes a queue head with the H-bit set. The reclamation flag in the status register is set when any USB transaction from the asynchronous schedule is executed (or whenever the asynchronous schedule starts, see Section 16.5.9.4, “Asynchronous Schedule Traversal: Start Event.”

If the controller ever encounters an H-bit of one and a Reclamation bit of zero, the controller simply stops traversal of the asynchronous schedule.

Figure 16-49 shows an example illustrating the H-bit in a schedule.

Figure 16-49. Asynchronous Schedule List with Annotation to Mark Head of List

16.5.9.4 Asynchronous Schedule Traversal: Start Event

Once the host controller has idled itself using the empty schedule detection, it naturally activates and begins processing from the Periodic Schedule at the beginning of each microframe. In addition, it may have idled itself early in a microframe. When this occurs (idles early in the microframe) the host controller must occasionally reactivate during the microframe and traverse the asynchronous schedule to determine whether any progress can be made. Asynchronous schedule Start Events are defined to be:

- Whenever the host controller transitions from the periodic schedule to the asynchronous schedule. If the periodic schedule is disabled and the asynchronous schedule is enabled, then the beginning of the microframe is equivalent to the transition from the periodic schedule, or
- The asynchronous schedule traversal restarts from a sleeping state.

16.5.9.5 Reclamation Status Bit (USBSTS Register)

The operation of the empty asynchronous schedule detection feature depends on the proper management of the Reclamation bit (RCL) in the USBSTS register. The host controller tests for an empty schedule just after it fetches a new queue head while traversing the asynchronous schedule. The host controller sets USBSTS[RCL] whenever an asynchronous schedule traversal Start Event occurs. USBSTS[RCL] is also set whenever the host controller executes a transaction while traversing the asynchronous schedule.The host controller clears USBSTS[RCL] whenever it finds a queue head with its H-bit set. Software should only set a queue head's H-bit if the queue head is in the asynchronous schedule. If software sets the H-bit in an interrupt queue head, the resulting behavior is undefined. The host controller may clear USBSTS[RCL] when executing from the periodic schedule.

16.5.10 Managing Control/Bulk/Interrupt Transfers via Queue Heads

This section presents an overview of how the host controller interacts with queuing data structures.

Queue heads use the Queue Element Transfer Descriptor (qTD) structure defined in Section 16.4.5, "Queue Element Transfer Descriptor (qTD)."

One queue head is used to manage the data stream for one endpoint. The queue head structure contains static endpoint characteristics and capabilities. It also contains a working area from where individual bus transactions for an endpoint are executed. Each qTD represents one or more bus transactions, which is defined in the context of the EHCI specification as a transfer.

The general processing model for the host controller's use of a queue head is simple:

- Read a queue head,
- Execute a transaction from the overlay area,
- Write back the results of the transaction to the overlay area
- Move to the next queue head.

If the host controller encounters errors during a transaction, the host controller will set one of the error reporting bits in the queue head's Status field. The Status field accumulates all errors encountered during the execution of a qTD (that is, the error bits in the queue head Status field are sticky until the transfer (qTD) has completed). This state is always written back to the source qTD when the transfer is complete. On transfer (for example, buffer or halt conditions) boundaries, the host controller must auto-advance (without software intervention) to the next qTD. Additionally, the hardware must be able to halt the queue so no additional bus transactions will occur for the endpoint and the host controller will not advance the queue.

16.5.10.1 Buffer Pointer List Use for Data Streaming with qTDs

A qTD has an array of buffer pointers, which is used to reference the data buffer for a transfer. The EHCI specification requires that the buffer associated with the transfer be virtually contiguous. This means that if the buffer spans more than one physical page, it must obey the following rules:

- The first portion of the buffer must begin at some offset in a page and extend through the end of the page.
- The remaining buffer cannot be allocated in small chunks scattered around memory. For each 4K chunk beyond the first page, each buffer portion matches to a full 4K page. The final portion, which may only be large enough to occupy a portion of a page, must start at the top of the page and be contiguous within that page.

Figure 16-50 illustrates these requirements.

Figure 16-50. Example Mapping of qTD Buffer Pointers to Buffer Pages

The buffer pointer list in the qTD is long enough to support a maximum transfer size of 20K bytes. This case occurs when all five buffer pointers are used and the first offset is zero. A qTD handles a 16Kbyte buffer with any starting buffer alignment.

The host controller uses the C_Page field as an index value to determine which buffer pointer in the list should be used to start the current transaction. The host controller uses a different buffer pointer for each physical page of the buffer. This is always true, even if the buffer is physically contiguous.

The host controller must detect when the current transaction spans a page boundary and automatically move to the next available buffer pointer in the page pointer list. The next available pointer is reached by incrementing C_Page and pulling the next page pointer from the list. Software must ensure there are sufficient buffer pointers to move the amount of data specified in the Bytes to Transfer field.

Figure 16-50 illustrates a nominal example of how System software would initialize the buffer pointers list and the C_Page field for a transfer size of 16383 bytes. C_Page is cleared. The upper 20-bits of Page 0 references the start of the physical page. Current Offset (the lower 12-bits of queue head Dword 7) holds the offset in the page for example, 2049 (for example, 4096-2047). The remaining page pointers are set to reference the beginning of each subsequent 4K page.

For the first transaction on the qTD (assuming a 512-byte transaction), the host controller uses the first buffer pointer (page 0 because C_Page is cleared) and concatenates the Current Offset field. The 512 bytes are moved during the transaction, the Current Offset and Total Bytes to Transfer are adjusted by 512 and written back to the queue head working area.

During the 4th transaction, the host controller needs 511 bytes in page 0 and one byte in page 1. The host controller will increment C_Page (to 1) and use the page 1 pointer to move the final byte of the transaction. After the 4th transaction, the active page pointer is the page 1 pointer and Current Offset has rolled to one, and both are written back to the overlay area. The transactions continue for the rest of the buffer, with the

host controller automatically moving to the next page pointer (that is, C_Page) when necessary. There are three conditions for how the host controller handles C_Page.

- The current transaction does not span a page boundary. The value of C_Page is not adjusted by the host controller.
- The current transaction does span a page boundary. The host controller must detect the page cross condition and advance to the next buffer while streaming data to/from the USB.
- The current transaction completes on a page boundary (that is, the last byte moved for the current transaction is the last byte in the page for the current page pointer). The host controller must increment C_Page before writing back status for the transaction.

Note that the only valid adjustment the host controller may make to C_Page is to increment by one.

16.5.10.2 Adding Interrupt Queue Heads to the Periodic Schedule

The link path(s) from the periodic frame list to a queue head establishes in which frames a transaction can be executed for the queue head. Queue heads are linked into the periodic schedule so they are polled at the appropriate rate. System software sets a bit in a queue head's S-Mask to indicate which microframe within a 1 millisecond period a transaction should be executed for the queue head. Software must ensure that all queue heads in the periodic schedule have S-Mask set to a non-zero value. An S-mask with a zero value in the context of the periodic schedule yields undefined results.

If the desired poll rate is greater than one frame, system software can use a combination of queue head linking and S-Mask values to spread interrupts of equal poll rates through the schedule so that the periodic bandwidth is allocated and managed in the most efficient manner possible. Some examples are illustrated in Table 16-64.

Table 16-64. Example Periodic Reference Patterns for Interrupt Transfers

Frame # Reference Sequence	Description
0, 2, 4, 6, 8, ... S-Mask = 0x01	A queue head for the bInterval of 2 milliseconds (16 microframes) is linked into the periodic schedule so that it is reachable from the periodic frame list locations indicated in the previous column. In addition, the S-Mask field in the queue head is set to 0x01, indicating that the transaction for the endpoint should be executed on the bus during microframe 0 of the frame.
0, 2, 4, 6, 8, ... S-Mask = 0x02	Another example of a queue head with a bInterval of 2 milliseconds is linked into the periodic frame list at exactly the same interval as the previous example. However, the S-Mask is set to 0x02 indicating that the transaction for the endpoint should be executed on the bus during microframe 1 of the frame.

16.5.10.3 Managing Transfer Complete Interrupts from Queue Heads

The host controller sets an interrupt to be signaled at the next interrupt threshold when the completed transfer (qTD) has an Interrupt on Complete (IOC) bit set, or whenever a transfer (qTD) completes with a short packet. If system software needs multiple qTDs to complete a client request (that is, like a control transfer) the intermediate qTDs do not require interrupts. System software may only need a single interrupt to notify it that the complete buffer has been transferred. System software may set IOC's to occur more frequently. A motivation for this may be that it wants early notification so that interface data structures can be re-used in a timely manner.

16.5.11 Ping Control

USB 2.0 defines an addition to the protocol for high-speed devices called Ping. Ping is required for all USB 2.0 High-speed bulk and control endpoints. Ping is not allowed for a split-transaction stream. This extension to the protocol eliminates the bad side-effects of Naking OUT endpoints. The Status field has a Ping State bit, which the host controller uses to determine the next actual PID it will use in the next transaction to the endpoint (see Table 16-53). The Ping State bit is only managed by the host controller for queue heads that meet all of the following criteria:

- The queue head is not an interrupt
- The EPS field equals High-Speed
- The PIDCode field equals OUT

Table 16-65 illustrates the state transition table for the host controller's responsibility for maintaining the PING protocol. Refer to Chapter 8 in the *USB Specification, Revision 2.0* for detailed description on the Ping protocol.

Table 16-65. Ping Control State Transition Table

	Event		
Current	**Host**	**Device**	**Next**
Do Ping	PING	Nak	Do Ping
Do Ping	PING	Ack	Do OUT
Do Ping	PING	XactErr[1]	Do Ping
Do Ping	PING	Stall	N/C[2]
Do OUT	OUT	Nak	Do Ping
Do OUT	OUT	Nyet	Do Ping[3]
Do OUT	OUT	Ack	Do OUT
Do OUT	OUT	XactErr[1]	Do Ping
Do OUT	OUT	Stall	N/C[2]

1 Transaction Error (XactErr) is any time the host misses the handshake.

2 No transition change required for the Ping State bit. The Stall handshake results in the endpoint being halted (for example, Active cleared and Halt set). Software intervention is required to restart queue.

3 A Nyet response to an OUT means that the device has accepted the data, but cannot receive any more at this time. Host must advance the transfer state and additionally, transition the Ping State bit to Do Ping.

The Ping State bit is described in Table 16-53. The defined ping protocol allows the host to be imprecise on the initialization of the ping protocol (that is, start in Do OUT when there is uncertainty about the space in the device). The host controller manages the Ping State bit. System software sets the initial value in the queue head when it initializes a queue head. The host controller preserves the Ping State bit across all queue advancements. This means that when a new qTD is written into the queue head overlay area, the previous value of the Ping State bit is preserved.

16.5.12 Split Transactions

USB 2.0 defines extensions to the bus protocol for managing USB 1.x data streams through USB 2.0 hubs. This section describes how the host controller uses the interface data structures to manage data streams with full- and low-speed devices, connected below a USB 2.0 hub, utilizing the split transaction protocol. Refer to the USB 2.0 Specification for the complete definition of the split transaction protocol. Full- and low-speed devices are enumerated identically as high-speed devices, but the transactions to the full- and low-speed endpoints use the split-transaction protocol on the high-speed bus. The split transaction protocol is an encapsulation of (or wrapper around) the full- or low-speed transaction. The high-speed wrapper portion of the protocol is addressed to the USB 2.0 hub and transaction translator below which the full- or low-speed device is attached.

EHCI uses dedicated data structures for managing full-speed isochronous data streams. Control, Bulk and Interrupt are managed using the queuing data structures. The interface data structures need to be programmed with the device address and the transaction translator number of the USB 2.0 hub operating as the low-/full-speed host controller for this link. The following sections describe the details of how the host controller processes and manages the split transaction protocol.

16.5.12.1 Split Transactions for Asynchronous Transfers

A queue head in the asynchronous schedule with an EPS field indicating a full-or low-speed device indicates to the host controller that it must use split transactions to stream data for this queue head. All full-speed bulk and full-, low-speed control are managed via queue heads in the asynchronous schedule.

Software must initialize the queue head with the appropriate device address and port number for the transaction translator that is serving as the full-/low-speed host controller for the links connecting the endpoint. Software must also initialize the split transaction state bit (SplitXState) to Do-Start-Split. Finally, if the endpoint is a control endpoint, then system software must set the Control Transfer Type (C) bit in the queue head to a one. If this is not a control transfer type endpoint, the C bit must be initialized by software to be a zero. This information is used by the host controller to properly set the Endpoint Type (ET) field in the split transaction bus token. When the C bit is a zero, the split transaction token's ET field is set to indicate a bulk endpoint. When the C bit is a one, the split transaction token's ET field is set to indicate a control endpoint. Refer to Chapter 8 of *USB Specification, Revision 2.0* for details.

Figure 16-51. Host Controller Asynchronous Schedule Split-Transaction State Machine

16.5.12.1.1 Asynchronous—Do-Start-Split

Do-Start-Split is the state which software must initialize a full- or low-speed asynchronous queue head. This state is entered from the Do-Complete-Split state only after a complete-split transaction receives a valid response from the transaction translator that is not a Nyet handshake.

For queue heads in this state, the host controller executes a start-split transaction to the transaction translator. If the bus transaction completes without an error and PID Code indicates an IN or OUT transaction, then the host controller reloads the error counter (Cerr). If it is a successful bus transaction and the PID Code indicates a SETUP, the host controller will not reload the error counter. If the transaction translator responds with a Nak, the queue head is left in this state, and the host controller proceeds to the next queue head in the asynchronous schedule.

If the host controller times out the transaction (no response, or bad response) the host controller decrements Cerr and proceeds to the next queue head in the asynchronous schedule.

16.5.12.1.2 Asynchronous—Do-Complete-Split

This state is entered from the Do-Start-Split state only after a start-split transaction receives an Ack handshake from the transaction translator.

For queue heads in this state, the host controller executes a complete-split transaction to the transaction translator. If the transaction translator responds with a Nyet handshake, the queue head is left in this state, the error counter is reset and the host controller proceeds to the next queue head in the asynchronous schedule. When a Nyet handshake is received for a bus transaction where the queue head's PID Code indicates an IN or OUT, the host controller reloads the error counter (Cerr). When a Nyet handshake is received for a complete-split bus transaction where the queue head's PID Code indicates a SETUP, the host controller must not adjust the value of Cerr.

Independent of PID Code, the following responses have the indicated effects:

- Transaction Error (XactErr). Timeout/data CRC failure. The error counter (Cerr) is decremented by one and the complete split transaction is immediately retried (if possible). If there is not enough time in the microframe to execute the retry, the host controller ensures that the next time the host controller begins executing from the Asynchronous schedule, it must begin executing from this queue head. If another start-split (for some other endpoint) is sent to the transaction translator before the complete-split is really completed, the transaction translator could dump the results (which were never delivered to the host). This is why the core specification states the retries must be immediate. When the host controller returns to the asynchronous schedule in the next microframe, the first transaction from the schedule will be the retry for this endpoint. If Cerr went to zero, the host controller halts the queue.
- NAK. The target endpoint Nak’d the full- or low-speed transaction. The state of the transfer is not advanced and the state is exited. If the PID Code is a SETUP, then the Nak response is a protocol error. The XactErr status bit is set and the Cerr field is decremented.
- STALL. The target endpoint responded with a STALL handshake. The host controller sets the halt bit in the status byte, retires the qTD but does not attempt to advance the queue.

If the PID Code indicates an IN, then any of following responses are expected:

- DATA0/1. On reception of data, the host controller ensures the PID matches the expected data toggle and checks CRC. If the packet is good, the host controller advances the state of the transfer (for example, moves the data pointer by the number of bytes received, decrements the BytesToTransfer field by the number of bytes received, and toggles the dt bit). The host controller then exits this state. The response and advancement of transfer may trigger other processing events, such as retirement of the qTD and advancement of the queue.

  If the data sequence PID does not match the expected, the data is ignored, the transfer state is not advanced and this state is exited.

If the PID Code indicates an OUT/SETUP, then any of following responses are expected:

- ACK. The target endpoint accepted the data, so the host controller must advance the state of the transfer. The Current Offset field is incremented by Maximum Packet Length or Bytes to Transfer, whichever is less. The Bytes To Transfer field is decremented by the same amount and the data toggle bit (dt) is toggled. The host controller then exits this state.

  Advancing the transfer state may cause other processing events such as retirement of the qTD and advancement of the queue.

16.5.12.2 Split Transaction Interrupt

Split-transaction Interrupt-IN/OUT endpoints are managed using the same data structures used for high-speed interrupt endpoints. They both co-exist in the periodic schedule. Queue heads/qTDs offer the set of features required for reliable data delivery, which is characteristic to interrupt transfer types. The split-transaction protocol is managed completely within this defined functional transfer framework. For example, for a high-speed endpoint, the host controller will visit a queue head, execute a high-speed transaction (if criteria are met) and advance the transfer state (or not) depending on the results of the entire transaction. For low- and full-speed endpoints, the details of the execution phase are different (that is, takes more than one bus transaction to complete), but the remainder of the operational framework is intact.

16.5.12.2.1 Split Transaction Scheduling Mechanisms for Interrupt

Full- and low-speed interrupt queue heads have an EPS field indicating full- or low-speed and have a non-zero S-mask field. The host controller can detect this combination of parameters and assume the endpoint is a periodic endpoint. Low- and full-speed interrupt queue heads require the use of the split transaction protocol. The host controller sets the Endpoint Type (ET) field in the split token to indicate the transaction is an interrupt. These transactions are managed through a transaction translator's periodic pipeline. Software should not set these fields to indicate the queue head is an interrupt unless the queue head is used in the periodic schedule.

System software manages the per/transaction translator periodic pipeline by budgeting and scheduling exactly during which microframes the start-splits and complete-splits for each endpoint will occur. The characteristics of the transaction translator are such that the high-speed transaction protocol must execute during explicit microframes, or the data or response information in the pipeline is lost. Figure 16-52 illustrates the general scheduling boundary conditions that are supported by the EHCI periodic schedule

and queue head data structure. The S and C_n labels indicate microframes where software can schedule start-splits and complete splits (respectively).

Figure 16-52. Split Transaction, Interrupt Scheduling Boundary Conditions

The scheduling cases are:

- Case 1: The normal scheduling case is where the entire split transaction is completely bounded by a frame (H-Frame in this case).
- Case 2a through Case 2c: The USB 2.0 hub pipeline rules states clearly, when and how many complete-splits must be scheduled to account for earliest to latest execution on the full/low-speed link. The complete-splits may span the H-Frame boundary when the start-split is in microframe 4 or later. When this occurs, the H-Frame to B-Frame alignment requires that the queue head be reachable from consecutive periodic frame list locations. System software cannot build an efficient schedule that satisfies this requirement unless it uses FSTNs.

Figure 16-53 illustrates the general layout of the periodic schedule.

Figure 16-53. General Structure of EHCI Periodic Schedule Utilizing Interrupt Spreading

The periodic frame list is effectively the leaf level a binary tree, which is always traversed leaf to root. Each level in the tree corresponds to a 2^N poll rate. Software can efficiently manage periodic bandwidth on the USB by spreading interrupt queue heads that have the same poll rate requirement across all the available paths from the frame list. For example, system software can schedule eight poll rate 8 queue heads and account for them once in the high-speed bus bandwidth allocation.

When an endpoint is allocated an execution footprint that spans a frame boundary, the queue head for the endpoint must be reachable from consecutive locations in the frame list. An example would be if 8_{0b} were such an endpoint. Without additional support on the interface, to get 8_{0b} reachable at the correct time, software would have to link 8_1 to 8_{0b}. It would then have to move 4_1 and everything linked after into the same path as 4_0. This upsets the integrity of the binary tree and disallows the use of the spreading technique.

FSTN data structures are used to preserve the integrity of the binary-tree structure and enable the use of the spreading technique. Section 16.4.7, “Periodic Frame Span Traversal Node (FSTN),” defines the hardware and software operational model requirements for using FSTNs.

The following queue head fields are initialized by system software to instruct the host controller when to execute portions of the split-transaction protocol.

- SplitXState. This is a single bit residing in the Status field of a queue head (Table 16-53). This bit is used to track the current state of the split transaction.
- Frame S-mask. This is a bit-field where-in system software sets a bit corresponding to the microframe (within an H-Frame) that the host controller should execute a start-split transaction. This is always qualified by the value of the SplitXState bit in the Status field of the queue head. For example, referring to Figure 16-52, case one, the S-mask would have a value of 0b0000_0001 indicating that if the queue head is traversed by the host controller, and the SplitXState indicates Do_Start, and the current microframe as indicated by FRINDEX[2–0] is 0, then execute a start-split transaction.

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

- Frame C-mask. This is a bit-field where system software sets one or more bits corresponding to the microframes (within an H-Frame) that the host controller should execute complete-split transactions. The interpretation of this field is always qualified by the value of the SplitXState bit in the Status field of the queue head. For example, referring to Figure 16-52, case one, the C-mask would have a value of 0b0001_1100 indicating that if the queue head is traversed by the host controller, and the SplitXState indicates Do_Complete, and the current microframe as indicated by FRINDEX[2–0] is 2, 3, or 4, then execute a complete-split transaction. It is software's responsibility to ensure that the translation between H-Frames and B-Frames is correctly performed when setting bits in S-mask and C-mask.

16.5.12.2.2 Host Controller Operational Model for FSTNs

The FSTN data structure is used to manage Low/Full-speed interrupt queue heads that need to be reached from consecutive frame list locations (that is, boundary cases 2a through 2c). An FSTN is essentially a back pointer, similar in intent to the back pointer field in the siTD data structure.

This feature provides software a simple primitive to save a schedule position, redirect the host controller to traverse the necessary queue heads in the previous frame, then restore the original schedule position and complete normal traversal.

There are four components to the use of FSTNs:

- FSTN data structure, defined in Section 16.4.7, “Periodic Frame Span Traversal Node (FSTN).”
- A Save Place indicator; this is always an FSTN with its Back Path Link Pointer[T] bit cleared.
- A Restore indicator; this is always an FSTN with its Back Path Link Pointer[T] bit set.
- Host controller FSTN traversal rules.

When the host controller encounters an FSTN during microframes 2 through 7 it simply follows the node's Normal Path Link Pointer to access the next schedule data structure. Note that the FSTN's Normal Path Link Pointer[T] bit may set, which the host controller must interpret as the end of periodic list mark.

When the host controller encounters a Save-Place FSTN in microframes 0 or 1, it saves the value of the Normal Path Link Pointer and sets an internal flag indicating that it is executing in Recovery Path mode. Recovery Path mode modifies the host controller's rules for how it traverses the schedule and limits which data structures are considered for execution of bus transactions. The host controller continues executing in Recovery Path mode until it encounters a Restore FSTN or it determines that it has reached the end of the microframe.

The rules for schedule traversal and limited execution while in Recovery Path mode are:

- Always follow the Normal Path Link Pointer when it encounters an FSTN that is a Save-Place indicator. The host controller must not recursively follow Save-Place FSTNs. Therefore, while executing in Recovery Path mode, it must never follow an FSTN's Back Path Link Pointer.
- Do not process an siTD or iTD data structure; simply follow its Next Link Pointer.
- Do not process a QH (Queue Head) whose EPS field indicates a high-speed device; simply follow its Horizontal Link Pointer.
- When a QH's EPS field indicates a Full/Low-speed device, the host controller only considers it for execution if its SplitXState is DoComplete (note: this applies whether the PID Code indicates an

IN or an OUT). Refer to the *EHCI Specification* for a complete list of additional conditions that must be met in general for the host controller to issue a bus transaction. Note that the host controller must not execute a Start-split transaction while executing in Recovery Path mode. Refer to the *EHCI Specification* for special handling when in Recovery Path mode.

- Stop traversing the recovery path when it encounters an FSTN that is a Restore indicator. The host controller unconditionally uses the saved value of the Save-Place FSTN's Normal Path Link Pointer when returning to the normal path traversal. The host controller must clear the context of executing a Recovery Path when it restores schedule traversal to the Save-Place FSTN's Normal Path Link Pointer.

  If the host controller determines that there is not enough time left in the microframe to complete processing of the periodic schedule, it abandons traversal of the recovery path, and clears the context of executing a recovery path. The result is that at the start of the next consecutive microframe, the host controller starts traversal at the frame list.

An example traversal of a periodic schedule that includes FSTNs is illustrated in Figure 16-54.

Figure 16-54. Example Host Controller Traversal of Recovery Path via FSTNs

In frame N (microframes 0-7), for this example, the host controller traverses all of the schedule data structures utilizing the Normal Path Link Pointers in any FSTNs it encounters. This is because the host controller has not yet encountered a Save-Place FSTN so it is not executing in Recovery Path mode. When it encounters the Restore FSTN, (Restore-N), during microframes 0 and 1, it uses Restore-N. Normal Path Link Pointer to traverse to the next data structure (that is, normal schedule traversal). This is because the host controller must use a Restore FSTN's Normal Path Link Pointer when not executing in a Recovery-Path mode. The nodes traversed during frame N include: {$8_{2.0}$, $8_{2.1}$, $8_{2.2}$, $8_{2.3}$, 4_2, 2_0, Restore-N, 1_0 ...}.

In frame N+1 (microframes 0 and 1), when the host controller encounters Save-Path FSTN (Save-N), it observes that Save-N.Back Path Link Pointer.T-bit is zero (definition of a Save-Path indicator). The host controller saves the value of Save-N. Normal Path Link Pointer and follows Save-N.Back Path Link

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Pointer. At the same time, it sets an internal flag indicating that it is now in Recovery Path mode (the recovery path is annotated in Figure 16-54 with a large dashed line). The host controller continues traversing data structures on the recovery path and executing only those bus transactions as noted above, on the recovery path until it reaches Restore FSTN (Restore-N). Restore-N.Back Path Link Pointer.T-bit is set (definition of a Restore indicator), so the host controller exits Recovery Path mode by clearing the internal Recovery Path mode flag and commences (restores) schedule traversal using the saved value of the Save-Place FSTN's Normal Path Link Pointer (for example, Save-N.Normal Path Link Pointer). The nodes traversed during these microframes include: {$8_{3.0}$, $8_{3.1}$, $8_{3.2}$, Save-A, $8_{2.2}$, $8_{2.3}$, 4_2, 2_0, Restore-N, 4_3, 2_1, Restore-N, 10 ...}.

In frame N+1 (microframes 2-7), when the host controller encounters Save-Path FSTN Save-N, it unconditionally follows Save-N.Normal Path Link Pointer. The nodes traversed during these microframes include: {$8_{3.0}$, $8_{3.1}$, $8_{3.2}$, Save-A, 4_3, 2_1, Restore-N, 1_0 ...}.

16.5.12.2.3 Software Operational Model for FSTNs

Software must create a consistent, coherent schedule for the host controller to traverse. When using FSTNs, system software must adhere to the following rules:

- Each Save-Place indicator requires a matching Restore indicator.

  The Save-Place indicator is an FSTN with a valid Back Path Link Pointer and T-bit equal to zero. Note that Back Path Link Pointer[Typ] field must be set to indicate the referenced data structure is a queue head. The Restore indicator is an FSTN with its Back Path Link Pointer[T] bit set.

  A Restore FSTN may be matched to one or more Save-Place FSTNs. For example, if the schedule includes a poll-rate 1 level, then system software only needs to place a Restore FSTN at the beginning of this list in order to match all possible Save-Place FSTNs.
- If the schedule does not have elements linked at a poll-rate level of one, and one or more Save-Place FSTNs are used, then System Software must ensure the Restore FSTN's Normal Path Link Pointer's T-bit is set, as this is used to mark the end of the periodic list.
- When the schedule does have elements linked at a poll rate level of one, a Restore FSTN must be the first data structure on the poll rate one list. All traversal paths from the frame list converge on the poll-rate one list. System software must ensure that Recovery Path mode is exited before the host controller is allowed to traverse the poll rate level one list.
- A Save-Place FSTN's Back Path Link Pointer must reference a queue head data structure. The referenced queue head must be reachable from the previous frame list location. In other words, if the Save-Place FSTN is reachable from frame list offset N, then the FSTN's Back Path Link Pointer must reference a queue head that is reachable from frame list offset N-1.

Software should make the schedule as efficient as possible. What this means in this context is that software should have no more than one Save-Place FSTN reachable in any single frame. Note there are times when two (or more, depending on the implementation) could exist as full-/low-speed footprints change with bandwidth adjustments. This could occur, for example when a bandwidth rebalance causes system software to move the Save-Place FSTN from one poll rate level to another. During the transition, software must preserve the integrity of the previous schedule until the new schedule is in place.

16.5.12.2.4 Tracking Split Transaction Progress for Interrupt Transfers

To correctly maintain the data stream, the host controller must be able to detect and report errors where data is lost. For interrupt-IN transfers, data is lost when it makes it into the USB 2.0 hub, but the USB 2.0 host system is unable to get it from the USB 2.0 hub and into the system before it expires from the transaction translator pipeline. When a lost data condition is detected, the queue is halted, thus signaling system software to recover from the error. A data-loss condition exists whenever a start-split is issued, accepted and successfully executed by the USB 2.0 hub, but the complete-splits get unrecoverable errors on the high-speed link, or the complete-splits do not occur at the correct times. One reason complete-splits might not occur at the right time would be due to host-induced system hold-offs that cause the host controller to miss bus transactions because it cannot get timely access to the schedule in system memory.

The same condition can occur for an interrupt-OUT, but the result is not an endpoint halt condition, but rather effects only the progress of the transfer. The queue head has the following fields to track the progress of each split transaction. These fields are used to keep incremental state about which (and when) portions have been executed.

- C-prog-mask. This is an eight-bit bit-vector where the host controller keeps track of which complete-splits have been executed. Due to the nature of the transaction translator periodic pipeline, the complete-splits need to be executed in-order. The host controller needs to detect when the complete-splits have not been executed in order. This can only occur due to system hold-offs where the host controller cannot get to the memory-based schedule. C-prog-mask is a simple bit-vector that the host controller sets one of the C-prog-mask bits for each complete-split executed. The bit position is determined by the microframe number in which the complete-split was executed. The host controller always checks C-prog-mask before executing a complete-split transaction. If the previous complete-splits have not been executed then it means one (or more) have been skipped and data has potentially been lost.
- FrameTag. This field is used by the host controller during the complete-split portion of the split transaction to tag the queue head with the frame number (H-Frame number) when the next complete split must be executed.
- S-bytes. This field can be used to store the number of data payload bytes sent during the start-split (if the transaction was an OUT). The S-bytes field must be used to accumulate the data payload bytes received during the complete-splits (for an IN).

16.5.12.2.5 Split Transaction Execution State Machine for Interrupt

In the following section, all references to microframe are in the context of a microframe within an H-Frame.

As with asynchronous full- and low-speed endpoints, a split-transaction state machine is used to manage the split transaction sequence. Aside from the fields defined in the queue head for scheduling and tracking the split transaction, the host controller calculates one internal mechanism that is also used to manage the split transaction. The internal calculated mechanism is:

- cMicroFrameBit. This is a single-bit encoding of the current microframe number. It is an eight-bit value calculated by the host controller at the beginning of every microframe. It is calculated from the three least significant bits of the FRINDEX register (that is, cMicroFrameBit = (1 shifted-left(FRINDEX[2–0]))). The cMicroFrameBit has at most one bit asserted, which always

corresponds to the current microframe number. For example, if the current microframe is 0, then cMicroFrameBit will equal 0b0000_0001.

The variable cMicroFrameBit is used to compare against the S-mask and C-mask fields to determine whether the queue head is marked for a start- or complete-split transaction for the current microframe.

Figure 16-55 illustrates how a complete interrupt split transaction is managed. There are two phases to each split transaction. The first is a single start-split transaction, which occurs when the SplitXState is at Do_Start and the single bit in cMicroFrameBit has a corresponding bit active in QH[S-mask]. The transaction translator does not acknowledge the receipt of the periodic start-split, so the host controller unconditionally transitions the state to Do_Complete. Due to the available jitter in the transaction translator pipeline, there is more than one complete-split transaction scheduled by software for the Do_Complete state. This translates simply to the fact that there are multiple bits set in the QH[C-mask] field.

The host controller keeps the queue head in the Do_Complete state until the split transaction is complete (see definition below), or an error condition triggers the three-strikes-rule (for example, after the host tries the same transaction three times, and each encounters an error, the host controller stops retrying the bus transaction and halts the endpoint, thus requiring system software to detect the condition and perform system-dependent recovery).

Figure 16-55. Split Transaction State Machine for Interrupt

16.5.12.2.6 Periodic Interrupt—Do-Start-Split

This is the state when software must initialize a full- or low-speed interrupt queue head StartXState bit. This state is entered from the Do_Complete Split state only after the split transaction is complete. This

occurs when one of the following events occur: The transaction translator responds to a complete-split transaction with one of the following:

- NAK. A NAK response is a propagation of the full- or low-speed endpoint's NAK response.
- ACK. An ACK response is a propagation of the full- or low-speed endpoint's ACK response. Only occurs on an OUT endpoint.
- DATA 0/1. Only occurs for INs. Indicates that this is the last of the data from the endpoint for this split transaction.
- ERR. The transaction on the low-/full-speed link below the transaction translator had a failure (for example, timeout, bad CRC, and so on).
- NYET (and Last). The host controller issued the last complete-split and the transaction translator responded with a NYET handshake. This means that the start-split was not correctly received by the transaction translator, so it never executed a transaction to the full- or low-speed endpoint, see Section 16.5.12.2.7, "Periodic Interrupt—Do-Complete-Split," for the definition of 'Last'.

Each time the host controller visits a queue head in this state (once within the execute transaction state), bit-wise ANDs QH[S-mask] with cMicroFrameBit to determine whether to execute a start-split. If the result is non-zero, then the host controller issues a start-split transaction. If the PID Code field indicates an IN transaction, the host controller must zero-out the QH[S-bytes] field. After the split-transaction has been executed, the host controller sets up state in the queue head to track the progress of the complete-split phase of the split transaction. Specifically, it records the expected frame number into QH[FrameTag] field, sets C-prog-mask to zero (0x00), and exits this state. Note that the host controller must not adjust the value of Cerr as a result of completion of a start-split transaction.

16.5.12.2.7 Periodic Interrupt—Do-Complete-Split

This state is entered unconditionally from the Do-Start-Split state after a start-split transaction is executed on the bus. Each time the host controller visits a queue head in this state (once within the execute transaction state), it checks to determine whether a complete-split transaction should be executed now.

There are four tests to determine whether a complete-split transaction should be executed.

- Test A. cMicroFrameBit is bit-wise ANDed with QH[C-mask] field. A non-zero result indicates that software scheduled a complete-split for this endpoint, during this microframe.
- Test B. QH[FrameTag] is compared with the current contents of FRINDEX[7–3]. An equal indicates a match.
- Test C. The complete-split progress bit vector is checked to determine whether the previous bit is set, indicating that the previous complete-split was appropriately executed. An example algorithm for this test is provided below:

```
Algorithm Boolean CheckPreviousBit(QH.C-prog-mask, QH.C-mask, cMicroFrameBit)
Begin
-- Return values:
-- TRUE - no error
-- FALSE - error
--
Boolean rvalue = TRUE;
previousBit = cMicroframeBit logical-rotate-right(1)
-- Bit-wise anding previousBit with C-mask indicates
-- whether there was an intent
```


Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

```
-- to send a complete split in the previous microframe. So,
-- if the
-- 'previous bit' is set in C-mask, check C-prog-mask to
-- make sure it
-- happened.
If (previousBit bitAND QH.C-mask)then
                              If not(previousBit bitAND QH.C-prog-mask) then
        rvalue = FALSE;
    End if
End If
-- If the C-prog-mask already has a one in this bit position,
-- then an aliasing
-- error has occurred. It will probably get caught by the
-- FrameTag Test, but
-- at any rate it is an error condition that as detectable here
-- should not allow
-- a transaction to be executed.
If (cMicroFrameBit bitAND QH.C-prog-mask) then
rvalue = FALSE;
End if
return (rvalue)
End Algorithm
```

- Test D. Check to see if a start-split should be executed in this microframe. Note this is the same test performed in the Do Start Split state. Whenever it evaluates to TRUE and the controller is NOT processing in the context of a Recovery Path mode, it means a start-split should occur in this microframe. Test D and Test A evaluating to TRUE at the same time is a system software error. Behavior is undefined.

If (Test A and B and C and not(D)) then the host controller will execute a complete-split transaction. When the host controller commits to executing the complete-split transaction, it updates QH[C-prog-mask] by bit-ORing with cMicroFrameBit. On completion of the complete-split transaction, the host controller records the result of the transaction in the queue head and sets QH[FrameTag] to the expected H-Frame number. The effect to the state of the queue head and thus the state of the transfer depends on the response by the transaction translator to the complete-split transaction. The following responses have the effects (note that any responses that result in decrementing of the Cerr will result in the queue head being halted by the host controller if the result of the decrement is zero):

- NYET (and Last)

  On each NYET response, the host controller checks to determine whether this is the last complete-split for this split transaction. Last is defined in this context as the condition where all of the scheduled complete-splits have been executed. If it is the last complete-split (with a NYET response), then the transfer state of the queue head is not advanced (never received any data) and this state exited. The transaction translator must have responded to all the complete-splits with NYETs, meaning that the start-split issued by the host controller was not received. The start-split should be retried at the next poll period.

  The test for whether this is the Last complete split can be performed by XOR QH[C-mask] with QH[C-prog-mask]. If the result is all zeros then all complete-splits have been executed. When this condition occurs, the XactErr status bit is set and the Cerr field is decremented.

- NYET (and not Last)

See above description for testing for Last. The complete-split transaction received a NYET response from the transaction translator. Do not update any transfer state (except for C-prog-mask and FrameTag) and stay in this state. The host controller must not adjust Cerr on this response.

- Transaction Error (XactErr). Timeout, data CRC failure, and so on

  The Cerr field is decremented and the XactErr bit in the Status field is set. The complete split transaction is immediately retried (if Cerr is non-zero). If there is not enough time in the microframe to complete the retry and the endpoint is an IN, or Cerr is decremented to a zero from a one, the queue is halted. If there is not enough time in the microframe to complete the retry and the endpoint is an OUT and Cerr is not zero, then this state is exited (that is, return to Do Start Split). This results in a retry of the entire OUT split transaction, at the next poll period. Refer to Chapter 11 Hubs (specifically the section on full- and low-speed interrupts) in the *USB Specification Revision 2.0* for detailed requirements on why these errors must be immediately retried.

- ACK

  This can only occur if the target endpoint is an OUT. The target endpoint ACK'd the data and this response is a propagation of the endpoint ACK up to the host controller. The host controller must advance the state of the transfer. The Current Offset field is incremented by Maximum Packet Length or Bytes to Transfer, whichever is less. The field Bytes To Transfer is decremented by the same amount. And the data toggle bit (dt) is toggled. The host controller will then exit this state for this queue head. The host controller must reload Cerr with maximum value on this response. Advancing the transfer state may cause other process events such as retirement of the qTD and advancement of the queue.

- MDATA

  This response will only occur for an IN endpoint. The transaction translator responded with zero or more bytes of data and an MDATA PID. The incremental number of bytes received is accumulated in QH[S-bytes]. The host controller must not adjust Cerr on this response.

- DATA0/1

  This response may only occur for an IN endpoint. The number of bytes received is added to the accumulated byte count in QH[S-bytes]. The state of the transfer is advanced by the result and the host controller exits this state for this queue head.

  Advancing the transfer state may cause other processing events such as retirement of the qTD and advancement of the queue.

  If the data sequence PID does not match the expected, the entirety of the data received in this split transaction is ignored, the transfer state is not advanced and this state is exited.

- NAK

  The target endpoint Nak'd the full- or low-speed transaction. The state of the transfer is not advanced, and this state is exited. The host controller must reload Cerr with maximum value on this response.

- ERR

  There was an error during the full- or low-speed transaction. The ERR status bit is set, Cerr is decremented, the state of the transfer is not advanced, and this state is exited.

- STALL

The queue is halted (an exit condition of the Execute Transaction state). The status field bits: Active bit is cleared and the Halted bit is set and the qTD is retired. Responses which are not enumerated in the list or which are received out of sequence are illegal and may result in undefined host controller behavior. The other possible combinations of tests A, B, C, and D may indicate that data or response was lost. Table 16-66 lists the possible combinations and the appropriate action.

Table 16-66. Interrupt IN/OUT Do Complete Split State Execution Criteria

Condition	Action	Description
not(A) not(D)	Ignore QHD	Neither a start nor complete-split is scheduled for the current microframe. Host controller should continue walking the schedule.
A not(C)	If PIDCode = IN Halt QHDIf PIDCode = OUT Retry start-split	Progress bit check failed. These means a complete-split has been missed. There is the possibility of lost data. If PID Code is an IN, then the queue head must be halted. If PID Code is an OUT, then the transfer state is not advanced and the state exited (for example, start-split is retried). This is a host-induced error and does not effect Cerr. In either case, set the Missed Microframe bit in the status field to a one.
A not(B) C	If PIDCode = IN Halt QHD If PIDCode = OUT Retry start-split	QH.FrameTag test failed. This means that exactly one or more H-Frames have been skipped. This means complete-splits and have missed. There is the possibility of lost data. If PID Code is an IN, then the queue head must be halted. If PID Code is an OUT, then the transfer state is not advanced and the state exited (for example, start-split is retried). This is a host-induced error and does not effect Cerr. In either case, set the Missed Microframe bit in the status field to a one.
A B C not(D)	Execute complete-split	This is the non-error case where the host controller executes a complete-split transaction.
D	If PIDCode = IN Halt QHDIf PIDCode = OUT Retry start-split	This is a degenerate case where the start-split was issued, but all of the complete-splits were skipped and all possible intervening opportunities to detect the missed data failed to fire. If PID Code is an IN, then the Queue head must be halted. If PID Code is an OUT, then the transfer state is not advanced and the state exited (for example, start-split is retried). This is a host-induced error and does not effect Cerr. In either case, set the Missed Microframe bit in the status field to a one. Note that when executing in the context of a Recovery Path mode, the host controller is allowed to process the queue head and take the actions indicated above, or it may wait until the queue head is visited in the normal processing mode. Regardless, the host controller must not execute a start-split in the context of a executing in a Recovery Path mode.

16.5.12.2.8 Managing the QH[FrameTag] Field

The QH[FrameTag] field in a queue head is completely managed by the host controller. The rules for setting QH[FrameTag] are simple:

- Rule 1: If transitioning from Do Start Split to Do Complete Split and the current value of FRINDEX[2–0] is 6, QH[FrameTag] is set to FRINDEX[7–3] + 1. This accommodates split transactions whose start-split and complete-splits are in different H-Frames (case 2a, see Figure 16-52).
- Rule 2: If the current value of FRINDEX[2–0] is 7, QH[FrameTag] is set to FRINDEX[7–3] + 1. This accommodates staying in Do Complete Split for cases 2a, 2b, and 2c in Figure 16-52.

- Rule 3: If transitioning from Do_Start Split to Do Complete Split and the current value of FRINDEX[2–0] is not 6, or currently in Do Complete Split and the current value of (FRINDEX[2–0]) is not 7, FrameTag is set to FRINDEX[7–3]. This accommodates all other cases in Figure 16-52.

16.5.12.2.9 Rebalancing the Periodic Schedule

System software must occasionally adjust a periodic queue head's S-mask and C-mask fields during operation. This need occurs when adjustments to the periodic schedule create a new bandwidth budget and one or more queue head's are assigned new execution footprints (that is, new S-mask and C-mask values).

It is imperative that system software must not update these masks to new values in the midst of a split transaction. In order to avoid any race conditions with the update, the host controller provides a simple assist to system software. System software sets the Inactivate-on-next-Transaction (I) bit to signal the host controller that it intends to update the S-mask and C-mask on this queue head. System software then waits for the host controller to observe the I-bit is set and transitions the Active bit to a zero. The rules for how and when the host controller clears the Active bit are:

- If the Active bit is cleared, no action is taken. The host controller does not attempt to advance the queue when the I-bit is set.
- If the Active bit is set and the SplitXState is DoStart (regardless of the value of S-mask), the host controller simply clears the Active bit. The host controller is not required to write the transfer state back to the current qTD. Note that if the S-mask indicates that a start-split is scheduled for the current microframe, the host controller must not issue the start-split bus transaction; it must clear the Active bit.

System software must save transfer state before setting the I-bit. This is required so that it can correctly determine what transfer progress (if any) occurred after the I-bit was set and the host controller executed it's final bus-transaction and cleared the Active bit.

After system software has updated the S-mask and C-mask, it must then reactivate the queue head. Since the Active bit and the I-bit cannot be updated with the same write, system software needs to use the following algorithm to coherently re-activate a queue head that has been stopped using the I-bit.

1. Set the Halted bit, then
2. Clear the I-bit, then
3. Set the Active bit and clear the Halted bit in the same write.

Setting the Halted bit inhibits the host controller from attempting to advance the queue between the time the I-bit is cleared and the Active bit is set.

16.5.12.3 Split Transaction Isochronous

Full-speed isochronous transfers are managed using the split-transaction protocol through a USB 2.0 transaction translator in a USB 2.0 hub. The host controller utilizes siTD data structure to support the special requirements of isochronous split-transactions. This data structure uses the scheduling model of isochronous TDs (see Section 16.5.8, “Managing Isochronous Transfers Using iTDs,” for the operational model of iTDs) with the contiguous data feature provided by queue heads. This simple arrangement allows

a single isochronous scheduling model and adds the additional feature that all data received from the endpoint (per split transaction) must land into a contiguous buffer.

16.5.12.3.1 Split Transaction Scheduling Mechanisms for Isochronous

Full-speed isochronous transactions are managed through a transaction translator's periodic pipeline. As with full- and low-speed interrupt, system software manages each transaction translator's periodic pipeline by budgeting and scheduling exactly during which microframes the start-splits and complete-splits for each full-speed isochronous endpoint occur. The requirements described in Section 16.5.12.2.1, “Split Transaction Scheduling Mechanisms for Interrupt,” apply.

Figure 16-56 illustrates the general scheduling boundary conditions that are supported by the EHCI periodic schedule. The S_n and C_n labels indicate microframes where software can schedule start- and complete-splits (respectively). The H-Frame boundaries are marked with a large, solid bold vertical line.

The B-Frame boundaries are marked with a large, bold, dashed line. The bottom of Figure 16-56 illustrates the relationship of an siTD to the H-Frame.

Figure 16-56. Split Transaction, Isochronous Scheduling Boundary Conditions

When the endpoint is an isochronous OUT, there are only start-splits, and no complete-splits. When the endpoint is an isochronous IN, there is at most one start-split and one to N complete-splits. The scheduling boundary cases are:

- Case 1: The entire split transaction is completely bounded by an H-Frame. For example, the start-splits and complete-splits are all scheduled to occur in the same H-Frame.
- Case 2a: This boundary case is where one or more (at most two) complete-splits of a split transaction IN are scheduled across an H-Frame boundary. This can only occur when the split transaction has the possibility of moving data in B-Frame, microframes 6 or 7 (H-Frame microframe 7 or 0). When an H-Frame boundary wrap condition occurs, the scheduling of the split

transaction spans more than one location in the periodic list.(for example, it takes two siTDs in adjacent periodic frame list locations to fully describe the scheduling for the split transaction).

Although the scheduling of the split transaction may take two data structures, all of the complete-splits for each full-speed IN isochronous transaction must use only one data pointer. For this reason, siTDs contain a back pointer.

Software must never schedule full-speed isochronous OUTs across an H-Frame boundary.

- Case 2b: This case can only occur for a very large isochronous IN. It is the only allowed scenario where a start-split and complete-split for the same endpoint can occur in the same microframe. Software must enforce this rule by scheduling the large transaction first. Large is defined to be anything larger than 579 byte maximum packet size.

A subset of the same mechanisms employed by full- and low-speed interrupt queue heads are employed in siTDs to schedule and track the portions of isochronous split transactions. The following fields are initialized by system software to instruct the host controller when to execute portions of the split transaction protocol:

- SplitXState

  This is a single bit residing in the Status field of an siTD (see Table 16-47). This bit is used to track the current state of the split transaction. The rules for managing this bit are described in Section 16.5.12.3.3, “Split Transaction Execution State Machine for Isochronous.”

- Frame S-mask

  This is a bit-field wherein system software sets a bit corresponding to the microframe (within an H-Frame) that the host controller should execute a start-split transaction. This is always qualified by the value of the SplitXState bit. For example, referring to the IN example in Figure 16-56, case 1, the S-mask would have a value of 0b0000_0001 indicating that if the siTD is traversed by the host controller, and the SplitXState indicates Do Start Split, and the current microframe as indicated by FRINDEX[2–0] is 0, then execute a start-split transaction.

- Frame C-mask

  This is a bit-field where system software sets one or more bits corresponding to the microframes (within an H-Frame) that the host controller should execute complete-split transactions. The interpretation of this field is always qualified by the value of the SplitXState bit. For example, referring to the IN example in Figure 16-56, case 1, the C-mask would have a value of 0b 0011_1100 indicating that if the siTD is traversed by the host controller, and the SplitXState indicates Do Complete Split, and the current microframe as indicated by FRINDEX[2–0] is 2, 3, 4, or 5, then execute a complete-split transaction.

- Back Pointer

  This field in a siTD is used to complete an IN split-transaction using the previous H-Frame's siTD. This is only used when the scheduling of the complete-splits span an H-Frame boundary.

There exists a one-to-one relationship between a high-speed isochronous split transaction (including all start- and complete-splits) and one full-speed isochronous transaction. An siTD contains (amongst other things) buffer state and split transaction scheduling information. An siTD's buffer state always maps to one full-speed isochronous data payload. This means that for any full-speed transaction payload, a single siTD's data buffer must be used. This rule applies to both IN an OUTs. An siTD's scheduling information

usually also maps to one high-speed isochronous split transaction. The exception to this rule is the H-Frame boundary wrap cases mentioned above.

The siTD data structure describes at most, one frame's worth of high-speed transactions and that description is strictly bounded within a frame boundary. Figure 16-57 illustrates some examples. On the top are examples of the full-speed transaction footprints for the boundary scheduling cases described above. In the middle are time-frame references for both the B-Frames (HS/FS/LS Bus) and the H-Frames. On the bottom is illustrated the relationship between the scope of an siTD description and the time references. Each H-Frame corresponds to a single location in the periodic frame list. The implication is that each siTD is reachable from a single periodic frame list location at a time.

Figure 16-57. siTD Scheduling Boundary Examples

Each case is described below:

- Case 1: One siTD is sufficient to describe and complete the isochronous split transaction because the whole isochronous split transaction is tightly contained within a single H-Frame.
- Case 2a, 2b: Although both INs and OUTs can have these footprints, OUTs always take only one siTD to schedule. However, INs (for these boundary cases) require two siTDs to complete the scheduling of the isochronous split transaction. siTDX is used to always issue the start-split and the first N complete-splits. The full-speed transaction (for these cases) can deliver data on the full-speed bus segment during microframe 7 of H-Frame$_{Y+1}$, or microframe 0 of H-Frame$_{Y+2}$. The complete splits are scheduled using siTD$_{X+2}$ (not shown). The complete-splits to extract this data must use the buffer pointer from siTD$_{X+1}$. The only way for the host controller to reach siTD$_{X+1}$ from H-Frame$_{Y+2}$ is to use siTD$_{X+2}$'s back pointer.

Software must apply the following rules when calculating the schedule and linking the schedule data structures into the periodic schedule:

- Software must ensure that an isochronous split-transaction is started so that it will complete before the end of the B-Frame.

- Software must ensure that for a single full-speed isochronous endpoint, there is never a start-split and complete-split in H-Frame, microframe 1. This is mandated as a rule so that case 2a and case 2b can be discriminated. According to the core USB specification, the long isochronous transaction illustrated in Case 2b, could be scheduled so that the start-split was in microframe 1 of H-Frame N and the last complete-split would need to occur in microframe 1 of H-Frame N+1. However, it is impossible to discriminate between cases 2a and case 2b, which has significant impact on the complexity of the host controller.

16.5.12.3.2 Tracking Split Transaction Progress for Isochronous Transfers

Isochronous endpoints do not employ the concept of a halt on error, however the host controller does identify and report per-packet errors observed in the data stream. This includes schedule traversal problems (skipped microframes), timeouts and corrupted data received.

In similar kind to interrupt split-transactions, the portions of the split transaction protocol must execute in the microframes they are scheduled. The queue head data structure used to manage full- and low-speed interrupt has several mechanisms for tracking when portions of a transaction have occurred. Isochronous transfers use siTDs for their transfers and the data structures are only reachable using the schedule in the exact microframe in which they are required (so all the mechanism employed for tracking in queue heads is not required for siTDs). Software has the option of reusing siTD several times in the complete periodic schedule. However, it must ensure that the results of split transaction N are consumed and the siTD re-initialized (activated) before the host controller gets back to the siTD (in a future microframe).

Split-transaction isochronous OUTs utilize a low-level protocol to indicate which portions of the split transaction data have arrived. Control over the low-level protocol is exposed in an siTD using the fields Transaction Position (TP) and Transaction Count (T-count). If the entire data payload for the OUT split transaction is larger than 188 bytes, there will be more than one start-split transaction, each of which require proper annotation. If host hold-offs occur, then the sequence of annotations received from the host will not be complete, which is detected and handled by the transaction translator. See Section 16.5.12.3.1, “Split Transaction Scheduling Mechanisms for Isochronous,” for a description on how these fields are used during a sequence of start-split transactions.

The fields siTD[T-Count] and siTD[TP] are used by the host controller to drive and sequence the transaction position annotations. It is the responsibility of system software to properly initialize these fields in each siTD. Once the budget for a split-transaction isochronous endpoint is established, S-mask, T-Count, and TP initialization values for all the siTD associated with the endpoint are constant. They remain constant until the budget for the endpoint is recalculated by software and the periodic schedule adjusted.

For IN-endpoints, the transaction translator simply annotates the response data packets with enough information to allow the host controller to identify the last data. As with split transaction Interrupt, it is the host controller's responsibility to detect when it has missed an opportunity to execute a complete-split. The following field in the siTD is used to track and detect errors in the execution of a split transaction for an IN isochronous endpoint.

- C-prog-mask. This is an eight-bit bit-vector where the host controller keeps track of which complete-splits have been executed. Due to the nature of the transaction translator periodic pipeline, the complete-splits need to be executed in-order. The host controller needs to detect when

the complete-splits have not been executed in order. This can only occur due to system hold-offs where the host controller cannot get to the memory-based schedule. C-prog-mask is a simple bit-vector that the host controller sets a bit for each complete-split executed. The bit position is determined by the microframe (FRINDEX[2–0]) number in which the complete-split was executed. The host controller always checks C-prog-mask before executing a complete-split transaction. If the previous complete-splits have not been executed, then it means one (or more) have been skipped and data has potentially been lost. System software is required to initialize this field to zero before setting an siTD's Active bit to a one.

If a transaction translator returns with the final data before all of the complete-splits have been executed, the state of the transfer is advanced so that the remaining complete-splits are not executed. It is important to note that an IN siTD is retired based solely on the responses from the transaction translator to the complete-split transactions. This means, for example, that it is possible for a transaction translator to respond to a complete-split with an MDATA PID. The number of bytes in the MDATA's data payload could cause the siTD[Total Bytes to Transfer] field to decrement to zero. This response can occur, before all of the scheduled complete-splits have been executed. In other interface, data structures (for example, high-speed data streams through queue heads), the transition of Total Bytes to Transfer to zero signals the end of the transfer and results in clearing the Active bit. However, in this case, the result has not been delivered by the transaction translator and the host must continue with the next complete-split transaction to extract the residual transaction state. This scenario occurs because of the pipeline rules for a transaction translator. In summary, the periodic pipeline rules require that on a microframe boundary, the transaction translator holds the final two bytes received (if it has not seen an End Of Packet (EOP)) in the full-speed bus pipe stage and gives the remaining bytes to the high-speed pipeline stage. At the microframe boundary, the transaction translator could have received the entire packet (including both CRC bytes) but not received the packet EOP. In the next microframe, the transaction translator responds with an MDATA and sends all of the data bytes (with the two CRC bytes being held in the full-speed pipeline stage). This could cause the siTD to decrement it's Total Bytes to Transfer field to zero, indicating it has received all expected data. The host must still execute one more (scheduled) complete-split transaction in order to extract the results of the full-speed transaction from the transaction translator (for example, the transaction translator may have detected a CRC failure, and this result must be forwarded to the host).

If the host experiences hold-offs that cause the host controller to skip one or more (but not all) scheduled split transactions for an isochronous OUT, then the protocol to the transaction translator is not consistent and the transaction translator detects and reacts to the problem. Likewise, for host hold-offs that cause the host controller to skip one or more (but not all) scheduled split transactions for an isochronous IN, the C-prog-mask is used by the host controller to detect errors. However, if the host experiences a hold-off that causes it to skip all of an siTD, or an siTD expires during a host hold off (for example, a hold-off occurs and the siTD is no longer reachable by the host controller in order for it to report the hold-off event), then system software must detect that the siTDs have not been processed by the host controller (for example, state not advanced) and report the appropriate error to the client driver.

16.5.12.3.3 Split Transaction Execution State Machine for Isochronous

In this section, all references to microframe are in the context of a microframe within an H-Frame.

If the active bit in the status byte is a zero, the host controller ignores the siTD and continues traversing the periodic schedule. Otherwise the host controller processes the siTD as specified below. A split

transaction state machine is used to manage the split-transaction protocol sequence. The host controller uses the fields defined in Section 16.5.12.3.2, "Tracking Split Transaction Progress for Isochronous Transfers," plus the variable cMicroFrameBit defined in Section 16.5.12.2.5, "Split Transaction Execution State Machine for Interrupt," to track the progress of an isochronous split transaction. Figure 16-58 illustrates the state machine for managing an siTD through an isochronous split transaction. Bold, dotted circles denote the state of the Active bit in the Status field of a siTD. The Bold, dotted arcs denote the transitions between these states. Solid circles denote the states of the split transaction state machine and the solid arcs denote the transitions between these states. Dotted arcs and boxes reference actions that take place either as a result of a transition or from being in a state.

Figure 16-58. Split Transaction State Machine for Isochronous

16.5.12.3.4 Periodic Isochronous—Do-Start-Split

Isochronous split transaction OUTs use only this state. An siTD for a split-transaction isochronous IN is either initialized to this state, or the siTD transitions to this state from Do Complete Split when a case 2a (IN) or 2b scheduling boundary isochronous split-transaction completes.

Each time the host controller reaches an active siTD in this state, it checks the siTD[S-mask] against cMicroFrameBit. If there is a one in the appropriate position, the siTD executes a start-split transaction. By definition, the host controller cannot reach an siTD at the wrong time. If the I/O field indicates an IN, then the start-split transaction includes only the extended token plus the full-speed token. Software must initialize the siTD[Total Bytes To Transfer] field to the number of bytes expected. This is usually the maximum packet size for the full-speed endpoint. The host controller exits this state when the start-split transaction is complete.

The remainder of this section is specific to an isochronous OUT endpoint (that is, the I/O field indicates an OUT). When the host controller executes a start-split transaction for an isochronous OUT it includes a data payload in the start-split transaction. The memory buffer address for the data payload is constructed by concatenating siTD[Current Offset] with the page pointer indicated by the page select field (siTD[P]). A zero in this field selects Page 0 and a 1 selects Page 1. During the start-split for an OUT, if the data transfer crosses a page boundary during the transaction, the host controller must detect the page cross, update the siTD[P] bit from a zero to a one, and begin using the siTD Page 1 with siTD[Current Offset] as the memory address pointer. The field siTD[TP] is used to annotate each start-split transaction with the indication of which part of the split-transaction data the current payload represents (ALL, BEGIN, MID, END). In all cases, the host controller simply uses the value in siTD[TP] to mark the start-split with the correct transaction position code.

T-count is always initialized to the number of start-splits for the current frame. TP is always initialized to the first required transaction position identifier. The scheduling boundary case (see Figure 16-57) is used to determine the initial value of TP. The initial cases are summarized in Table 16-67.

Table 16-67. Initial Conditions for OUT siTD TP and T-Count Fields

Case	T-Count	TP	Description
1, 2a	=1	ALL	When the OUT data payload is less than (or equal to) 188 bytes, only one start-split is required to move the data. The one start-split must be marked with an ALL.
1, 2a	!=1	BEGIN	When the OUT data payload is greater than 188 bytes more than one start-split must be used to move the data. The initial start-split must be marked with a BEGIN.

After each start-split transaction is complete, the host controller updates T-count and TP appropriately so that the next start-split is correctly annotated. Table 16-68 illustrates all of the TP and T-count transitions, which must be accomplished by the host controller.

Table 16-68. Transaction Position (TP)/Transaction Count (T-Count) Transition Table

TP	T-Count Next	TP Next	Description
ALL	0	N/A	Transition from ALL, to done.
BEGIN	1	END	Transition from BEGIN to END. Occurs when T-count starts at 2.
BEGIN	!=1	MID	Transition from BEGIN to MID. Occurs when T-count starts at greater than 2.
MID	!=1	MID	TP stays at MID while T-count is not equal to 1 (for example, greater than 1). This case can occur for any of the scheduling boundary cases where the T-count starts greater than 3.
MID	1	END	Transition from MID to END. This case can occur for any of the scheduling boundary cases where the T-count starts greater than 2.

The start-split transactions do not receive a handshake from the transaction translator, so the host controller always advances the transfer state in the siTD after the bus transaction is complete. To advance the transfer state the following operations take place:

- The siTD[Total Bytes To Transfer] and the siTD[Current Offset] fields are adjusted to reflect the number of bytes transferred.
- The siTD[P] (page select) bit is updated appropriately.

- The siTD[TP] and siTD[T-count] fields are updated appropriately as defined in Table 16-68.

These fields are then written back to the memory based siTD. The S-mask is fixed for the life of the current budget. As mentioned above, TP and T-count are set specifically in each siTD to reflect the data to be sent from this siTD. Therefore, regardless of the value of S-mask, the actual number of start-split transactions depends on T-count (or equivalently, Total Bytes to Transfer). The host controller must clear the Active bit when it detects that all of the schedule data has been sent to the bus. Setting the Active bit to zero depends on siTD.TP being 00 or 11, and siTD.Total Bytes decrements to 0. Software must ensure that TP, T-count and Total Bytes to Transfer are set to deliver the appropriate number of bus transactions from each siTD. An inconsistent combination yields undefined behavior.

If the host experiences hold-offs that cause the host controller to skip start-split transactions for an OUT transfer, the state of the transfer does not progress appropriately. The transaction translator observes protocol violations in the arrival of the start-splits for the OUT endpoint (that is, the transaction position annotation is incorrect as received by the transaction translator).

Example scenarios are described in Section 16.5.12.3.7, “Split Transaction for Isochronous—Processing Example.”

The host controller can optionally track the progress of an OUT split transaction by setting appropriate bits in the siTD[C-prog-mask] as it executes each scheduled start-split. The checkPreviousBit() algorithm defined in Section 16.5.12.3.5, “Periodic Isochronous—Do Complete Split,” can be used prior to executing each start-split to determine whether start-splits were skipped. The host controller can use this mechanism to detect missed microframes. It can then clear the siTD's Active bit and stop execution of this siTD. This saves on both memory and high-speed bus bandwidth.

16.5.12.3.5 Periodic Isochronous—Do Complete Split

This state is only used by a split-transaction isochronous IN endpoint. This state is entered unconditionally from the Do Start State after a start-split transaction is executed for an IN endpoint. Each time the host controller visits an siTD in this state, it conducts a number of tests to determine whether it should execute a complete-split transaction. The sequence in which they are applied depends on which microframe the host controller is currently executing, which means that the tests might not be applied until after the siTD referenced from the back pointer has been fetched. The individual tests are as follows.

- Test A

  cMicroFrameBit is bit-wise ANDed with the siTD[C-mask] field. A non-zero result indicates that software scheduled a complete-split for this endpoint, during this microframe. This test is always applied to a newly fetched siTD that is in this state.

- Test B

  The siTD[C-prog-mask] bit vector is checked to determine whether the previous complete splits have been executed. An example algorithm is given below (this is slightly different than the algorithm used in Section 16.5.12.2.7, “Periodic Interrupt—Do-Complete-Split”). The sequence in which this test is applied depends on the current value of FRINDEX[2–0]. If FRINDEX[2–0] is 0 or 1, it is not applied until the back pointer has been used. Otherwise it is applied immediately.

```
Algorithm Boolean CheckPreviousBit(siTD.C-prog-mask, siTD.C-mask, cMicroFrameBit)
Begin
    Boolean rvalue = TRUE;
```

```
        previousBit = cMicroFrameBit rotate-right(1)
        -- Bit-wise anding previousBit with C-mask indicates whether there
        -- was an intent to send a complete split in the previous micro-
        -- frame. So, if the 'previous bit' is set in C-mask, check
        -- C-prog-mask to make sure it happened.
        if previousBit bitAND siTD.C-mask then
            if not (previousBit bitAND siTD.C-prog-mask) then
                                                                rvalue = FALSE
            End if
        End if
        Return rvalue
    End Algorithm
```

If Test A is true and FRINDEX[2–0] is zero or one, this is a case 2a or 2b scheduling boundary (see Figure 16-56). See Section 16.5.12.3.6, “Complete-Split for Scheduling Boundary Cases 2a, 2b,” for details in handling this condition.

If Test A and Test B evaluate to true, the host controller executes a complete-split transaction using the transfer state of the current siTD. When the host controller commits to executing the complete-split transaction, it updates QH[C-prog-mask] by bit-ORing with cMicroFrameBit. The transfer state is advanced based on the completion status of the complete-split transaction. To advance the transfer state of an IN siTD, the host controller must perform the following actions:

1. Decrement the number of bytes received from siTD[Total Bytes To Transfer]
2. Adjust siTD[Current Offset] by the number of bytes received
3. Adjust the siTD[P] (page select) field if the transfer caused the host controller to use the next page pointer
4. Set any appropriate bits in the siTD[Status] field, depending on the results of the transaction.

Note that if the host controller encounters a condition where siTD[Total Bytes To Transfer] is zero, and it receives more data, the host controller must not write the additional data to memory. The siTD[Status-Active] bit must be cleared and the siTD[Status-Babble Detected] bit must be set. The fields siTD[Total Bytes To Transfer], siTD[Current Offset], and siTD[P] are not required to be updated as a result of this transaction attempt.

The host controller accepts (assuming good data packet CRC and sufficient room in the buffer as indicated by the value of siTD[Total Bytes To Transfer]) MDATA and DATA0/1 data payloads up to and including 192 bytes. The host controller may optionally clear siTD[Status-Active] and set siTD[Status-Babble Detected] when it receives MDATA or DATA0/1 with a data payload of more than 192 bytes. The following responses have the noted effects:

- ERR

  The full-speed transaction completed with a time-out or bad CRC and this is a reflection of that error to the host. The host controller sets the ERR bit in the siTD[Status] field and clears the Active bit.
- Transaction Error (XactErr)

  The complete-split transaction encounters a Timeout, CRC16 failure, and so on. The siTD[Status] field XactErr field is set and the complete-split transaction must be retried immediately. The host controller must use an internal error counter to count the number of retries as a counter field is not

provided in the siTD data structure. The host controller will not retry more than two times. If the host controller exhausts the retries or the end of the microframe occurs, the Active bit is cleared.

- DATAx (0 or 1)

  This response signals that the final data for the split transaction has arrived. The transfer state of the siTD is advanced and the Active bit is cleared. If the Bytes To Transfer field has not decremented to zero (including the reception of the data payload in the DATAx response), then less data than was expected, or allowed for was actually received. This short packet event does not set the USB interrupt status bit (USBSTS[UI]) to a one. The host controller will not detect this condition.

- NYET (and Last)

  On each NYET response, the host controller also checks to determine whether this is the last complete-split for this split transaction. Last was defined in Section 16.5.12.2.7, "Periodic Interrupt—Do-Complete-Split." If it is the last complete-split (with a NYET response), then the transfer state of the siTD is not advanced (never received any data) and the Active bit is cleared. No bits are set in the Status field because this is essentially a skipped transaction. The transaction translator must have responded to all the scheduled complete-splits with NYETs, meaning that the start-split issued by the host controller was not received. This result should be interpreted by system software as if the transaction was completely skipped. The test for whether this is the last complete split can be performed by XORing C-mask with C-prog-mask. A zero result indicates that all complete-splits have been executed.

- MDATA (and Last)

  See above description for testing for Last. This can only occur when there is an error condition. Either there has been a babble condition on the full-speed link, which delayed the completion of the full-speed transaction, or software set up the S-mask and/or C-masks incorrectly. The host controller must set the XactErr bit and clear the Active bit.

- NYET (and not Last)

  See above description for testing for Last. The complete-split transaction received a NYET response from the transaction translator. Do not update any transfer state (except for C-prog-mask) and stay in this state.

- MDATA (and not Last)

  The transaction translator responds with an MDATA when it has partial data for the split transaction. For example, the full-speed transaction data payload spans from microframe X to X+1 and during microframe X, the transaction translator responds with an MDATA and the data accumulated up to the end of microframe X. The host controller advances the transfer state to reflect the number of bytes received.

If Test A succeeds, but Test B fails, it means that one or more of the complete-splits have been skipped. The host controller sets the Missed Micro-Frame status bit and clears the Active bit.

16.5.12.3.6 Complete-Split for Scheduling Boundary Cases 2a, 2b

Boundary cases 2a and 2b (INs only) (see Figure 16-56) require that the host controller use the transaction state context of the previous siTD to finish the split transaction. Table 16-69 enumerates the transaction state fields.

Table 16-69. Summary siTD Split Transaction State

Buffer State	Status	Execution Progress
Total Bytes To Transfer P (page select) Current Offset TP (transaction position) T-count (transaction count)	All bits in the status field	C-prog-mask

NOTE

TP and T-count are used only for Host to Device (OUT) endpoints.

If software has budgeted the schedule of this data stream with a frame wrap case, then it must initialize the siTD[Back Pointer] field to reference a valid siTD and have the T bit in the siTD[Back Pointer] field cleared. Otherwise, software must set the T bit in siTD[Back Pointer]. The host controller's rules for interpreting when to use the siTD[Back Pointer] field are listed below. These rules apply only when the siTD's Active bit is a one and the SplitXState is Do Complete Split.

- When cMicroFrameBit is a 0x1 and the $siTD_X$[Back Pointer] T-bit is zero, or
- If cMicroFrameBit is a 0x2 and $siTD_X$[S-mask[0]] is zero

When either of these conditions apply, then the host controller must use the transaction state from $siTD_{X-1}$.

In order to access $siTD_{X-1}$, the host controller reads on-chip the siTD referenced from $siTD_X$[Back Pointer].

The host controller must save the entire state from $siTD_X$ while processing $siTD_{X-1}$. This is to accommodate for case 2b processing. The host controller must not recursively walk the list of siTD[Back Pointers].

If $siTD_{X-1}$ is active (Active bit is set and SplitXStat is Do Complete Split), then both Test A and Test B are applied as described above. If these criteria to execute a complete-split are met, the host controller executes the complete split and evaluates the results as described above. The transaction state (see Table 16-69) of $siTD_{X-1}$ is appropriately advanced based on the results and written back to memory. If the resultant state of $siTD_{X-1}$'s Active bit is a one, then the host controller returns to the context of $siTD_X$, and follows its next pointer to the next schedule item. No updates to $siTD_X$ are necessary.

If $siTD_{X-1}$ is active (Active bit is set and SplitXStat is Do Start Split), then the host controller must clear the Active bit and set the Missed Micro-Frame status bit and the resultant status is written back to memory.

If $siTD_{X-1}$'s Active bit is cleared, (because it was cleared when the host controller first visited $siTD_{X-1}$ via $siTD_X$'s back pointer, it transitioned to zero as a result of a detected error, or the results of $siTD_{X-1}$'s complete-split transaction cleared it), then the host controller returns to the context of $siTD_X$ and transitions its SplitXState to Do Start Split. The host controller then determines whether the case 2b start split boundary condition exists (that is, if cMicroframeBit is 1 and $siTD_X$[S-mask[0]] is 1). If this criterion is met the host controller immediately executes a start-split transaction and appropriately advances the transaction state of $siTD_X$, then follows $siTD_X$[Next Pointer] to the next schedule item. If the criterion is not met, the host controller simply follows $siTD_X$[Next Pointer] to the next schedule item. Note that in the case of a 2b boundary case, the split-transaction of $siTD_{X-1}$ will have its Active bit cleared when the host controller returns to the context of $siTD_X$. Also, note that software should not initialize an siTD with

C-mask bits 0 and 1 set and an S-mask with bit 0 set. This scheduling combination is not supported and the behavior of the host controller is undefined.

16.5.12.3.7 Split Transaction for Isochronous—Processing Example

There is an important difference between how the hardware/software manages the isochronous split transaction state machine and how it manages the asynchronous and interrupt split transaction state machines. The asynchronous and interrupt split transaction state machines are encapsulated within a single queue head. The progress of the data stream depends on the progress of each split transaction. In some respects, the split-transaction state machine is sequenced using the Execute Transaction queue head traversal state machine.

Isochronous is a pure time-oriented transaction/data stream. The interface data structures are optimized to efficiently describe transactions that need to occur at specific times. The isochronous split-transaction state machine must be managed across these time-oriented data structures. This means that system software must correctly describe the scheduling of split-transactions across more than one data structure.

Then the host controller must make the appropriate state transitions at the appropriate times, in the correct data structures.

For example, Table 16-70 illustrates a few frames worth of scheduling required to schedule a case 2a full-speed isochronous data stream.

Table 16-70. Example Case 2a—Software Scheduling siTDs for an IN Endpoint

$siTD_X$		Micro-Frames								InitialSplitXState
#	Masks	0	1	2	3	4	5	6	7	
X	S-Mask					1				Do Start Split
	C-Mask	1	1					1	1	
X+1	S-Mask					1				Do Complete Split
	C-Mask	1	1					1	1	
X+2	S-Mask					1				Do Complete Split
	C-Mask	1	1					1	1	
X+3	S-Mask	Repeats previous pattern								Do Complete Split
	C-Mask									

This example shows the first three siTDs for the transaction stream. Since this is the case-2a frame-wrap case, S-masks of all siTDs for this endpoint have a value of 0x10 (a one bit in microframe 4) and C-mask value of 0xC3 (one-bits in microframes 0,1, 6 and 7). Additionally, software ensures that the Back Pointer field of each siTD references the appropriate siTD data structure (and the Back Pointer T-bits are cleared).

The initial SplitXState of the first siTD is Do Start Split. The host controller will visit the first siTD eight times during frame X. The C-mask bits in microframes 0 and 1 are ignored because the state is Do Start Split. During microframe 4, the host controller determines that it can run a start-split (and does) and changes SplitXState to Do Complete Split. During microframes 6 and 7, the host controller executes complete-splits. Notice the siTD for frame X+1 has it's SplitXState initialized to Do Complete Split. As

the host controller continues to traverse the schedule during H-Frame X+1, it will visit the second siTD eight times. During microframes 0 and 1 it will detect that it must execute complete-splits.

During H-Frame X+1, microframe 0, the host controller detects that $siTD_{X+1}$'s Back Pointer[T] bit is a zero, saves the state of $siTD_{X+1}$ and fetches $siTD_X$. It executes the complete split transaction using the transaction state of $siTD_X$. If the $siTD_X$ split transaction is complete, siTD's Active bit is cleared and results written back to $siTD_X$. The host controller retains the fact that $siTD_X$ is retired and transitions the SplitXState in $siTD_{X+1}$ to Do Start Split. At this point, the host controller is prepared to execute the start-split for $siTD_{X+1}$ when it reaches microframe 4. If the split-transaction completes early (transaction-complete is defined in Section 16.5.12.3.5, “Periodic Isochronous—Do Complete Split”), that is, before all the scheduled complete-splits have been executed, the host controller changes $siTD_X$[SplitXState] to Do Start Split early and naturally skips the remaining scheduled complete-split transactions. For this example, $siTD_{X+1}$ does not receive a DATA0 response until H-Frame X+2, microframe 1.

During H-Frame X+2, microframe 0, the host controller detects that $siTD_{X+2}$'s Back Pointer[T] bit is zero, saves the state of $siTD_{X+2}$ and fetches $siTD_{X+1}$. As described above, it executes another split transaction, receives an MDATA response, updates the transfer state, but does not modify the Active bit. The host controller returns to the context of $siTD_{X+2}$, and traverses it's next pointer without any state change updates to $siTD_{X+2}$.

During H-Frame X+2, microframe 1, the host controller detects $siTD_{X+2}$'s S-mask[0] bit is zero, saves the state of $siTD_{X+2}$ and fetches $siTD_{X+1}$. It executes another complete-split transaction, receives a DATA0 response, updates the transfer state and clears the Active bit. It returns to the state of $siTD_{X+2}$ and changes its SplitXState to Do Start Split. At this point, the host controller is prepared to execute start-splits for $siTD_{X+2}$ when it reaches microframe 4.

16.5.13 Port Test Modes

EHCI host controllers implement the port test modes Test J_State, Test K_State, Test_Packet, Test Force_Enable, and Test SE0_NAK as described in the *USB Specification Revision 2.0*. The required, port test sequence, assuming the CF-bit in the CONFIGFLAG register is set, is as follows:

1. Disable the periodic and asynchronous schedules by clearing the USBCMD[ASE] and USBCMD[PSE].
2. Place all enabled root ports into the suspended state by setting the Suspend bit in the PORTSC register (PORTSC[SUSP]).
3. Clear USBCMD[RS] (run/stop) and wait for USBSTS[HCH] to transition to a one. In Device mode, the Test Mode starts only if Run/Stop bit is set to 1. In Host mode, the Test Mode starts regardless of Run/Stop bit.
4. Set the Port Test Control field in the port under test PORTSC register to the value corresponding to the desired test mode. If the selected test is Test_Force_Enable, then USBCMD[RS] must then be transitioned back to one, in order to enable transmission of SOFs out of the port under test.
5. When the test is complete, system software must ensure the host controller is halted (HCH bit is a one) then it terminates and exits test mode by setting USBCMD[RST].

16.5.14 Interrupts

The EHCI host controller hardware provides interrupt capability based on a number of sources. The following list describes the general groups of interrupt sources:

- Interrupts as a result of executing transactions from the schedule (success and error conditions)
- Host controller events (Port change events, and so on)
- Host controller error events

All transaction-based sources are maskable through the host controller's Interrupt Enable register (USBINTR). Additionally, individual transfer descriptors can be marked to generate an interrupt on completion. This section describes each interrupt source and the processing that occurs in response to the interrupt.

During normal operation, interrupts may be immediate or deferred until the next interrupt threshold occurs. The interrupt threshold is a tunable parameter via the interrupt threshold control field in the USBCMD register. The value of this register controls when the host controller generates an interrupt on behalf of normal transaction execution. When a transaction completes during an interrupt interval period, the interrupt signaling the completion of the transfer will not occur until the interrupt threshold occurs. For example, the default value is eight microframes. This means that the host controller will not generate interrupts any more frequently than once every eight microframes.

Section 16.5.14.2.4, “Host System Error” details effects of a host system error.

If an interrupt has been scheduled to be generated for the current interrupt threshold interval, the interrupt is not signaled until after the status for the last complete transaction in the interval has been written back to system memory. This may sometimes result in the interrupt not being signaled until the next interrupt threshold.

Initial interrupt processing is the same, regardless of the reason for the interrupt. When an interrupt is signaled by the hardware, CPU control is transferred to host controller's USB interrupt handler. The precise mechanism to accomplish the transfer is OS specific. For this discussion it is just assumed that control is received. When the interrupt handler receives control, its first action is to reads the USBSTS. It then acknowledges the interrupt by clearing all of the interrupt status bits by writing ones to these bit positions. The handler then determines whether the interrupt is due to schedule processing or some other event. After acknowledging the interrupt, the handler (via an OS-specific mechanism), schedules a deferred procedure call (DPC) which will execute later. The DPC routine processes the results of the schedule execution. The precise mechanisms used are beyond the scope of this document.

NOTE

The only method software should use for acknowledging an interrupt is by transitioning the appropriate status bits in the USBSTS register from a one to a zero.

16.5.14.1 Transfer/Transaction Based Interrupts

These interrupt sources are associated with transfer and transaction progress. They are all dependent on the next interrupt threshold.

16.5.14.1.1 Transaction Error

A transaction error is any error that caused the host controller to think that the transfer did not complete successfully. Table 16-71 lists the events/responses that the host can observe as a result of a transaction. The effects of the error counter and interrupt status are summarized in the following paragraphs. Most of these errors set the XactErr status bit in the appropriate interface data structure.

Table 16-71. Summary of Transaction Errors

Event/ Result	Queue Head/qTD/iTD/siTD Side Effects		USBSTS[USBERRINT]
	Cerr	Status Field	
CRC	–1	XactErr set	1[1]
Timeout	–1	XactErr set	1[1]
Bad PID[2]	–1	XactErr set	1[1]
Babble	N/A	See Section 16.5.14.1.2, “Serial Bus Babble”	1
Buffer Error	N/A	See Section 16.5.14.1.3, “Data Buffer Error”	

[1] If occurs in a queue head, then USBERRINT is asserted only when Cerr counts down from a one to a zero. In addition the queue is halted.

[2] The host controller received a response from the device, but it could not recognize the PID as a valid PID.

There is a small set of protocol errors that relate only when executing a queue head and fit under the umbrella of a WRONG PID error that are significant to explicitly identify. When these errors occur, the XactErr status bit in the queue head is set and the Cerr field is decremented. When the PID Code indicates a SETUP, the following responses are protocol errors and result in XactErr bit being set and the Cerr field being decremented.

- EPS field indicates a high-speed device and it returns a Nak handshake to a SETUP.
- EPS field indicates a high-speed device and it returns a Nyet handshake to a SETUP.
- EPS field indicates a low- or full-speed device and the complete-split receives a Nak handshake.

16.5.14.1.2 Serial Bus Babble

When a device transmits more data on the USB than the host controller is expecting for this transaction, it is defined to be babbling. In general, this is called a packet babble. When a device sends more data than the maximum length number of bytes, the host controller sets the babble detected bit to a one and halts the endpoint if it is using a queue head. Maximum length is defined as the minimum of total bytes to transfer and maximum packet size. The Cerr field is not decremented for a packet babble condition (only applies to queue heads).

A babble condition also exists if IN transaction is in progress at High-speed EOF2 point. This is called a frame babble. A frame babble condition is recorded into the appropriate schedule data structure. In addition, the host controller must disable the port to which the frame babble is detected.

USBSTS[UEI] (USB error interrupt) is set and if the USBINTR[UEE] (USB error interrupt enable) is set, then a hardware interrupt is signaled to the system at the next interrupt threshold. The host controller will never start an OUT transaction that babbles across a microframe EOF.

NOTE

When a host controller detects a data PID mismatch, it must either: disable the packet babble checking for the duration of the bus transaction or do packet babble checking based solely on Maximum Packet Size. The USB core specification defines the requirements on a data receiver when it receives a data PID mismatch (for example, expects a DATA0 and gets a DATA1 or visa-versa). In summary, it must ignore the received data and respond with an ACK handshake, in order to advance the transmitter's data sequence.The EHCI interface allows system software to provide buffers for a Control, Bulk or Interrupt IN endpoint that are not an even multiple of the maximum packet size specified by the device. Whenever a device misses an ACK for an IN endpoint, the host and device are out of synchronization with respect to the progress of the data transfer. The host controller may have advanced the transfer to a buffer that is less than maximum packet size. The device re-sends its maximum packet size data packet, with the original data PID, in response to the next IN token. In order to properly manage the bus protocol, the host controller must disable the packet babble check when it observes the data PID mismatch.

16.5.14.1.3 Data Buffer Error

This event indicates that an overrun of incoming data or a underrun of outgoing data has occurred for this transaction. This would generally be caused by the host controller not being able to access required data buffers in memory within necessary latency requirements. These conditions are not considered transaction errors, and do not effect the error count in the queue head. When these errors do occur, the host controller records the fact the error occurred by setting the Data Buffer Error bit in the queue head, iTD or siTD.

If the data buffer error occurs on a non-isochronous IN, the host controller will not issue a handshake to the endpoint. This forces the endpoint to resend the same data (and data toggle) in response to the next IN to the endpoint.

If the data buffer error occurs on an OUT, the host controller must corrupt the end of the packet so that it cannot be interpreted by the device as a good data packet. Simply truncating the packet is not considered acceptable. An acceptable implementation option is to 1's complement the CRC bytes and send them. There are other options suggested in the transaction translator section of the *USB Specification Revision 2.0*.

16.5.14.1.4 USB Interrupt (Interrupt on Completion (IOC))

Transfer Descriptors (iTDs, siTDs, and queue heads (qTDs)) contain a bit that can be set to cause an interrupt on their completion. The completion of the transfer associated with that schedule item causes USBSTS[UI] (USB interrupt) to be set. In addition, if a short packet is encountered on an IN transaction associated with a queue head, then this event also causes USBINT to be set. If USBINTR[UE] (USB interrupt enable) is set, a hardware interrupt is signaled to the system at the next interrupt threshold. If the completion is because of errors, USBSTS[UEI] (USB error interrupt) is also set.

16.5.14.1.5 Short Packet

Reception of a data packet that is less than the endpoint's Max Packet size during Control, Bulk or Interrupt transfers signals the completion of the transfer. Whenever a short packet completion occurs during a queue head execution, USBSTS[UI] (USB interrupt bit) is set. If the USB interrupt enable bit is set (USBINTR[UE]), a hardware interrupt is signaled to the system at the next interrupt threshold.

16.5.14.2 Host Controller Event Interrupts

These interrupt sources are independent of the interrupt threshold (with the one exception being the Interrupt on Async Advance.

16.5.14.2.1 Port Change Events

Port registers contain status and status change bits. When the status change bits are set, the host controller sets the USBSTS[PCI]. If the port change interrupt enable bit (PCE) in the USBINTR register is set, the host controller issues a hardware interrupt. The port status change bits in PORTSC include:

- Connect change status (CSC)
- Port enable/disable change (PEC)
- Over-current change (OCC)
- Force port resume (FPR)

16.5.14.2.2 Frame List Rollover

This event indicates that the host controller has wrapped the frame list. The current programmed size of the frame list effects how often this interrupt occurs. If the frame list size is 1024, then the interrupt occurs every 1024 milliseconds, if it is 512, then it occurs every 512 milliseconds, and so on. When a frame list rollover is detected, the host controller sets the frame list rollover bit, USBSTS[FRI]. If USBINTR[FRE] is set (frame list rollover enable), the host controller issues a hardware interrupt. This interrupt is not delayed to the next interrupt threshold.

16.5.14.2.3 Interrupt on Async Advance

This event is used for deterministic removal of queue heads from the asynchronous schedule. Whenever the host controller advances the on-chip context of the asynchronous schedule, it evaluates the value of USBCMD[IAA]. If it is set, it sets USBSTS[AAI]. If USBINTR[AAE] is set, the host controller issues a hardware interrupt at the next interrupt threshold. A detailed explanation of this feature is described in Section 16.5.9.2, “Removing Queue Heads from Asynchronous Schedule.”

16.5.14.2.4 Host System Error

The host controller is a bus master and any interaction between the host controller and the system may experience errors. The type of host error may be catastrophic to the host controller making it impossible for the host controller to continue in a coherent fashion. Behavior for these types of errors is to halt the host controller. Host-based error must result in the following actions:

- USBCMD[RS] is cleared.

- USBSTS[SEI] and USBSTS[HCH] register are set
- If the host system error enable bit, USBINTR[SEE] is set, the host controller issues a hardware interrupt. This interrupt is not delayed to the next interrupt threshold.

Table 16-72 summarizes the required actions taken on the various host errors.

Table 16-72. Summary Behavior on Host System Errors

Cycle Type	Master Abort	Target Abort	Data Phase Parity
Frame list pointer fetch (read)	Fatal	Fatal	Fatal
siTD fetch (read)	Fatal	Fatal	Fatal
siTD status write-back (write)	Fatal	Fatal	Fatal
iTD fetch (read)	Fatal	Fatal	Fatal
iTD status write-back (write)	Fatal	Fatal	Fatal
qTD fetch (read)	Fatal	Fatal	Fatal
qHD status write-back (write)	Fatal	Fatal	Fatal
Data write	Fatal	Fatal	Fatal
Data read	Fatal	Fatal	Fatal

NOTE

After a host system error, software must reset the host controller using USBCMD[RST] before re-initializing and restarting the host controller.

16.6 Device Data Structures

This section defines the interface data structures used to communicate control, status, and data between device controller driver (DCD) software and the device controller. The data structure definitions in this chapter support a 32-bit memory buffer address space. The interface consists of device queue heads and transfer descriptors.

NOTE

Software must ensure that no interface data structure reachable by the device controller spans a 4K-page boundary.

The data structures defined in the section are (from the device controller's perspective) a mix of read-only and read/writable fields. The device controller must preserve the read-only fields on all data structure writes.

The USB DR module includes DCD software called the USB 2.0 Device API. The device API provides an easy to use Application Program Interface for developing device (peripheral) applications. The device API incorporates and abstracts for the application developer all of the elements of the program interface.

Figure 16-59. Endpoint Queue Head Organization

16.6.1 Endpoint Queue Head

The device endpoint queue head (dQH) is where all transfers are managed. The dQH is a 48-byte data structure, but must be aligned on 64-byte boundaries. During priming of an endpoint, the dTD (device transfer descriptor) is copied into the overlay area of the dQH, which starts at the nextTD pointer DWord and continues through the end of the buffer pointers DWords. After a transfer is complete, the dTD status DWord is updated in the dTD pointed to by the currentTD pointer. While a packet is in progress, the overlay area of the dQH is used as a staging area for the dTD so that the Device Controller can access needed information with little minimal latency.

Figure 16-60 shows the endpoint queue head structure.

31 30	29	28 27	26 25 24 23 22 21 20 19 18 17 16	15	14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	offset
Mult	zlt	00	Maximum Packet Length	ios	000_0000_0000_0000	0x00
Current dTD Pointer[1]					0_0000	0x04
Next dTD Pointer[1]					0000 T[1]	0x08[2]
0	Total Bytes[1]			ioc[1]	000 MultO[1] 00 Status[1]	0x0C[2]
Buffer Pointer (Page 0)[1]					Current Offset[1]	0x10[2]
Buffer Pointer (Page 1)[1]					Reserved	0x14[2]
Buffer Pointer (Page 2)[1]					Reserved	0x18[2]
Buffer Pointer (Page 3)[1]					Reserved	0x1C[2]
Buffer Pointer (Page 4)[1]					Reserved	0x20[2]
Reserved						0x24
Setup Buffer Bytes 3–0[1]						0x28
Setup Buffer Bytes 7–4[1]						0x2C

Figure 16-60. Endpoint Queue Head Layout

[1] Device controller read/write; all others read-only.
[2] Offsets 0x08 through 0x20 contain the transfer overlay.

16.6.1.1 Endpoint Capabilities/Characteristics

This DWord specifies static information about the endpoint, in other words, this information does not change over the lifetime of the endpoint. Device controller software should not attempt to modify this information while the corresponding endpoint is enabled.

Table 16-73 describes the endpoint capabilities and characteristics fields.

Table 16-73. Endpoint Capabilities/Characteristics

Bits	Name	Description
31–30	Mult	Mult. This field is used to indicate the number of packets executed per transaction description as given by the following: 00 - Execute N Transactions as demonstrated by the USB variable length packet protocol where N is computed using the Maximum Packet Length (dQH) and the Total Bytes field (dTD) 01 Execute 1 Transaction. 10 Execute 2 Transactions. 11 Execute 3 Transactions. **Note:** Non-ISO endpoints must set Mult = 00. **Note:** ISO endpoints must set Mult = 01, 10, or 11 as needed.
29	zlt	Zero length termination select. This bit is used to indicate when a zero length packet is used to terminate transfers where the total transfer length is a multiple. This bit is not relevant for Isochronous transfers. 0 Enable zero length packet to terminate transfers equal to a multiple of the Maximum Packet Length. (default). 1 Disable the zero length packet on transfers that are equal in length to a multiple Maximum Packet Length.

Table 16-73. Endpoint Capabilities/Characteristics (continued)

Bits	Name	Description
28–27	—	Reserved, should be cleared. These bit reserved for future use and should be cleared.
26–16	Maximum Packet Length	Maximum packet length. This directly corresponds to the maximum packet size of the associated endpoint (wMaxPacketSize). The maximum value this field may contain is 0x400 (1024).
15	ios	Interrupt on setup (IOS). This bit is used on control type endpoints to indicate if USBINT is set in response to a setup being received.
14–0	—	Reserved, should be cleared. Bits reserved for future use and should be cleared.

16.6.1.2 Transfer Overlay

The seven DWords in the overlay area represent a transaction working space for the device controller. The general operational model is that the device controller can detect whether the overlay area contains a description of an active transfer. If it does not contain an active transfer, then it will not read the associated endpoint.

After an endpoint is read, the dTD is copied into this queue head overlay area by the device controller. Until a transfer is expired, software must not write the queue head overlay area or the associated transfer descriptor. When the transfer is complete, the device controller will write the results back to the original transfer descriptor and advance the queue.

See dTD for a description of the overlay fields.

16.6.1.3 Current dTD Pointer

The current dTD pointer is used by the device controller to locate the transfer in progress. This word is for USB_DR controller (hardware) use only and should not be modified by DCD software.

Table 16-74 describes the current dTD pointer fields.

Table 16-74. Current dTD Pointer

Bits	Description
31–5	Current dtd. This field is a pointer to the dTD that is represented in the transfer overlay area. This field is modified by the Device Controller to next dTD pointer during endpoint priming or queue advance.
4–0	Reserved, should be cleared. Bit reserved for future use and should be cleared.

16.6.1.4 Setup Buffer

The setup buffer is dedicated storage for the 8-byte data that follows a setup PID.

NOTE

Each endpoint has a TX and an RX dQH associated with it, and only the RX queue head is used for receiving setup data packets.

Table 16-75 describes the multiple mode control fields.

Table 16-75. Multiple Mode Control

DWord	Bits	Description
1	31–0	Setup Buffer 0. This buffer contains bytes 3 to 0 of an incoming setup buffer packet and is written by the device controller to be read by software.
2	31–0	Setup Buffer 1. This buffer contains bytes 7 to 4 of an incoming setup buffer packet and is written by the device controller to be read by software.

16.6.2 Endpoint Transfer Descriptor (dTD)

The dTD describes the location and quantity of data to be sent/received for given transfer to the device controller. The DCD should not attempt to modify any field in an active dTD except the Next Link Pointer, which should only be modified as described in Section 16.7.5, “Managing Transfers with Transfer Descriptors.”

Figure 16-61 shows the endpoint transfer descriptor.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	offset
Next Link Pointer																											0000				T	0x00
0	Total Bytes[1]															ioc	000			MultO		00		Status[1]								0x04
Buffer Pointer (Page 0)																				Current Offset[1]												0x08
Buffer Pointer (Page 1)																				0	Frame Number[1]											0x0C
Buffer Pointer (Page 2)																				0000_0000_0000												0x10
Buffer Pointer (Page 3)																				0000_0000_0000												0x14
Buffer Pointer (Page 4)																				0000_0000_0000												0x18

Figure 16-61. Endpoint Transfer Descriptor (dTD)

[1] Device controller read/write; all others read-only.

Table 16-76 describes the next dTD pointer fields.

Table 16-76. Next dTD Pointer

Bits	Description
31–5	Next transfer element pointer. This field contains the physical memory address of the next dTD to be processed. The field corresponds to memory address signals [31:5], respectively.
4–1	Reserved, should be cleared. Bits reserved for future use and should be cleared.
0	Terminate (T). 1=pointer is invalid. 0=Pointer is valid (points to a valid Transfer Element Descriptor). This bit indicates to the Device Controller that there are no more valid entries in the queue.

Table 16-77 describes the next dTD token fields.

Table 16-77. dTD Token

Bits	Description
31	Reserved, should be cleared. Bit reserved for future use and should be cleared.
30–16	Total Bytes. This field specifies the total number of bytes to be moved with this transfer descriptor. This field is decremented by the number of bytes actually moved during the transaction and only on the successful completion of the transaction. The maximum value software may store in the field is 5*4K(5000H). This is the maximum number of bytes 5 page pointers can access. Although it is possible to create a transfer up to 20K this assumes the 1st offset into the first page is 0. When the offset cannot be predetermined, crossing past the 5th page can be guaranteed by limiting the total bytes to 16K**. Therefore, the maximum recommended transfer is 16K(4000H). If the value of the field is zero when the controller fetches this transfer descriptor (and the active bit is set), the device controller executes a zero-length transaction and retires the transfer descriptor. It is not a requirement for IN transfers that Total Bytes To Transfer be a multiple of Maximum Packet Length. If software builds such a transfer descriptor for an IN transfer, the last transaction will always be less that Maximum Packet Length.
15	Interrupt On Complete (IOC). This bit is used to indicate if USBINT is to be set in response to device controller being finished with this dTD.
14–12	Reserved, should be cleared. Bits reserved for future use and should be cleared.
11–10	Multiplier Override (MultO). This field can be used for transmit ISO's (that is, ISO-IN) to override the multiplier in the QH. This field must be zero for all packet types that are not transmit-ISO. Example: if QH.multiplier = 3; Maximum packet size = 8; Total bytes = 15; MultiO = 0 [default] Three packets are sent: {Data2(8); Data1(7); Data0(0)} if QH.multiplier = 3; Maximum packet size = 8; Total bytes = 15; MultiO = 2 Two packets are sent: {Data1(8); Data0(7)} For maximal efficiency, software should compute MultO = greatest integer of (Total Bytes/Max. Packet Size) except for the case when Total bytes = 0; then MultO should be 1. **Note:** Non-ISO and non-TX endpoints must set MultO = 00.
9–8	Reserved, should be cleared. Bits reserved for future use and should be cleared.
7–0	Status. This field is used by the Device Controller to communicate individual command execution states back to the Device Controller software. This field contains the status of the last transaction performed on this qTD. The bit encodings are: **BitStatus Field Description** 7 Active 6 Halted 5 Data Buffer Error 3 Transaction Error 4,2,0Reserved, should be cleared

Table 16-78–Table 16-80 describe the buffer pointer page *n* fields.

Table 16-78. Buffer Pointer Page 0

Bits	Description
31–12	Buffer Pointer. Selects the page offset in memory for the packet buffer. Non virtual memory systems will typically set the buffer pointers to a series of incrementing integers.
11–0	Current Offset. Offset into the 4kb buffer where the packet is to begin.

Table 16-79. Buffer Pointer Page 1

Bits	Description
31–12	Buffer Pointer. Selects the page offset in memory for the packet buffer. Non virtual memory systems will typically set the buffer pointers to a series of incrementing integers.
11	Reserved
10–0	Frame Number. Written by the device controller to indicate the frame number in which a packet finishes. This is typically be used to correlate relative completion times of packets on an ISO endpoint.

Table 16-80. Buffer Pointer Pages 2–4

Bits	Description
31–12	Buffer Pointer. Selects the page offset in memory for the packet buffer. Non virtual memory systems will typically set the buffer pointers to a series of incrementing integers.
11–0	Reserved

16.7 Device Operational Model

The function of the device operation is to transfer a request in the memory image to and from the Universal Serial Bus. Using a set of linked list transfer descriptors, pointed to by a queue head, the device controller will perform the data transfers. The following sections explain the use of the device controller from the device controller driver (DCD) point-of-view and further describe how specific USB bus events relate to status changes in the device controller programmer's interface.

16.7.1 Device Controller Initialization

After hardware reset, the USB DR module is disabled until the run/stop bit (USBCMD[RS]) is set to a '1'. In the disabled state, the pull-up on the USB D+ is not active which prevents an attach event from occurring. At a minimum, it is necessary to have the queue heads setup for endpoint zero before the device attach occurs. Shortly after the device is enabled, a USB reset will occur followed by setup packet arriving at endpoint 0. A queue head must be prepared so that the device controller can store the incoming setup packet.

In order to initialize a device, the software should perform the following steps:

1. Set the controller mode to device mode. Optionally set USBMODE[SDIS] (streaming disable).

NOTE

Transitioning from host mode to device mode requires a device controller reset before modifying USBMODE.

2. Optionally modify the BURSTSIZE register.
3. Program PORTSC[PTS] if using a non-ULPI PHY.
4. Set CONTROL[USB_EN]
5. Allocate and initialize device queue heads in system memory Minimum: Initialize device queue heads 0 Tx and 0 Rx.

NOTE

All device queue heads must be initialized for control endpoints before the endpoint is enabled. Device queue heads for non-control endpoints must be initialized before the endpoint can be used.

For information on device queue heads, refer to Section 16.6, "Device Data Structures."

6. Configure the ENDPOINTLISTADDR pointer.

   For additional information on ENDPOINTLISTADDR, refer to the register table.

7. Enable the microprocessor interrupt associated with the USB DR module and optionally change setting of USBCMD[ITC].

   Recommended: enable all device interrupts including: USBINT, USBERRINT, Port Change Detect, USB Reset Received, DCSuspend.

   For a list of available interrupts refer to the USBINTR and the USBSTS register tables.

8. Set USBCMD[RS] to run mode.

   After the run bit is set, a device reset will occur. The DCD must monitor the reset event and set the DEVICEADDR register, set the ENDPTCTRLx registers, and adjust the software state as described in Section 16.7.2.1, "Bus Reset."

NOTE

Endpoint 0 is designed as a control endpoint only and does not need to be configured using ENDPTCTRL0 register.

It is also not necessary to initially prime Endpoint 0 because the first packet received will always be a setup packet. The contents of the first setup packet will require a response in accordance with USB device framework command set.

16.7.2 Port State and Control

From a chip or system reset, the USB_DR controller enters the powered state. A transition from the powered state to the attach state occurs when the run/stop bit (USBCMD[RS]) is set to a '1'. After receiving a reset on the bus, the port will enter the defaultFS or defaultHS state in accordance with the protocol reset described in Appendix C.2 of the *USB Specification Rev. 2.0*. Figure 16-62 depicts the state of a USB 2.0 device.

Figure 16-62. USB 2.0 Device States

States Powered, Attach, DefaultFS/HS, SuspendFS/HS are implemented in the USB_DR controller and are communicated to the DCD using status bits, as shown in Table 16-81:

Table 16-81. Device Controller State Information Bits

Bits	Register
DCSuspend (SLI)	USBSTS
USB Reset Received (URI)	USBSTS
Port Change Detect (PCI)	USBSTS
High-Speed Port	PORTSC

It is the responsibility of the DCD to maintain a state variable to differentiate between the defaultFS/HS state and the address/configured states. Change of state from default to address and the configured states is part of the enumeration process described in the device framework section of the USB 2.0 Specification.

As a result of entering the address state, the device address register (DEVICEADDR) must be programmed by the DCD.

Entry into the configured indicates that all endpoints to be used in the operation of the device have been properly initialized by programming the ENDPTCTRL*n* registers and initializing the associated queue heads.

16.7.2.1 Bus Reset

A bus reset is used by the host to initialize downstream devices. When a bus reset is detected, the USB_DR controller will renegotiate its attachment speed, reset the device address to 0, and notify the DCD by interrupt (assuming the USB reset interrupt enable bit, USBINTR[URE], is set). After a reset is received, all endpoints (except endpoint 0) are disabled and any primed transactions are canceled by the device controller. The concept of priming is clarified below, but the DCD must perform the following tasks when a reset is received:

1. Clear all setup token semaphores by reading the ENDPTSETUPSTAT register and writing the same value back to the ENDPTSETUPSTAT register.
2. Clear all the endpoint complete status bits by reading the ENDPTCOMPLETE register and writing the same value back to the ENDPTCOMPLETE register.
3. Cancel all primed status by waiting until all bits in the ENDPTPRIME are 0 and then writing 0xFFFF_FFFF to ENDPTFLUSH.
4. Read the reset bit in the PORTSC register (PORTSC[PR]) and make sure that it is still active.
   - A USB reset occurs for a minimum of 3 ms, and the DCD must reach this point in the reset cleanup before end of the reset occurs.
   - If it does not, a hardware reset of the device controller is recommended. A hardware reset can be performed by writing a one to the USB_DR controller reset bit in (USBCMD[RST]). Note that a hardware reset will cause the device to detach from the bus by clearing USBCMD[RS] bit. Thus, the DCD must completely re-initialize the USB_DR controller after a hardware reset.
5. Free all allocated dTDs because they will no longer be executed by the device controller. If this is the first time the DCD is processing a USB reset event, then it is likely that no dTDs have been allocated.

At this time, the DCD may release control back to the OS because no further changes to the device controller are permitted until a Port Change Detect is indicated.

After a Port Change Detect, the device has reached the default state and the DCD can read the PORTSC to determine if the device is operating in FS or HS mode. At this time, the device controller has reached normal operating mode and DCD can begin enumeration according to the USB Chapter 9, Device Framework.

NOTE

The device DCD may use the FS/HS mode information to determine the bandwidth mode of the device.

In some applications, it may not be possible to enable one or more pipes while in FS mode. Beyond the data rate issue, there is no difference in DCD operation between FS and HS modes.

16.7.2.2 Suspend/Resume

This section discusses the suspend and resume functions.

16.7.2.2.1 Suspend Description

In order to conserve power, USB_DR controller automatically enters the suspended state when no bus traffic has been observed for a specified period. When suspended, the USB_DR controller maintains any internal status, including its address and configuration. Attached devices must be prepared to suspend at any time they are powered, regardless of if they have been assigned a non-default address, are configured, or neither. Bus activity may cease due to the host entering a suspend mode of its own. In addition, a USB device shall also enter the suspended state when the hub port it is attached to is disabled.

The USB_DR controller exits suspend mode when there is bus activity. It may also request the host to exit suspend mode or selective suspend by using electrical signaling to indicate remote wake-up. The ability of a device to signal remote wake-up is optional. The USB_DR controller is capable of remote wake-up signaling. When the USB_DR controller is reset, remote wake-up signaling must be disabled.

16.7.2.2.2 Suspend Operational Model

The USB_DR controller moves into the suspend state when suspend signaling is detected or activity is missing on the upstream port for more than a specific period. After the device controller enters the suspend state, the DCD is notified by an interrupt (assuming DC Suspend Interrupt is enabled). When the USBSTS[SLI] (device controller suspend) is set, the device controller is suspended.

DCD response when the device controller is suspended is application specific and may involve switching to low power operation. Information on the bus power limits in suspend state can be found in USB 2.0 specification.

16.7.2.2.3 Resume

If the USB_DR controller is suspended, its operation is resumed when any non-idle signaling is received on its upstream facing port. In addition, the USB_DR controller can signal the system to resume operation by forcing resume signaling to the upstream port. Resume signaling is sent upstream by writing a ‘1’ to the PORTSC[FPR] (resume bit) while the device is in suspend state. Sending resume signal to an upstream port should cause the host to issue resume signaling and bring the suspended bus segment (one or more devices) back to the active condition.

NOTE

Before resume signaling can be used, the host must enable it by using the Set Feature command defined in device framework (Chapter 9) of the USB 2.0 Specification.

16.7.3 Managing Endpoints

The USB 2.0 specification defines an endpoint, also called a device endpoint or an address endpoint as a uniquely addressable portion of a USB device that can source or sink data in a communications channel

between the host and the device. The endpoint address is specified by the combination of the endpoint number and the endpoint direction.

The channel between the host and an endpoint at a specific device represents a data pipe. Endpoint 0 for a device is always a control type data channel used for device discovery and enumeration. Other types of endpoints support by USB include bulk, interrupt, and isochronous. Each endpoint type has specific behavior related to packet response and error handling. More detail on endpoint operation can be found in the USB 2.0 specification.

The USB_DR controller supports up to six endpoint specified numbers. The DCD can enable, disable, and configure each endpoint.

Each endpoint direction is essentially independent and can be configured with differing behavior in each direction. For example, the DCD can configure endpoint 1-IN to be a bulk endpoint and endpoint 1-OUT to be an isochronous endpoint. This helps to conserve the total number of endpoints required for device operation. The only exception is that control endpoints must use both directions on a single endpoint number to function as a control endpoint. Endpoint 0, for example, is always a control endpoint and uses the pair of directions.

Each endpoint direction requires a queue head allocated in memory. If the maximum of 6 endpoint numbers, one for each endpoint direction are being used by the device controller, then 12 queue heads are required. The operation of an endpoint and use of queue heads are described later in this document.

16.7.3.1 Endpoint Initialization

After hardware reset, all endpoints except endpoint zero are uninitialized and disabled. The DCD must configure and enable each endpoint by writing to configuration bit in the ENDPTCTRL*n* register. Each 32-bit ENDPTCTRL*n* is split into an upper and lower half. The lower half of ENDPTCTRL*n* is used to configure the receive or OUT endpoint and the upper half is likewise used to configure the corresponding transmit or IN endpoint. Control endpoints must be configured the same in both the upper and lower half of the ENDPTCTRL*n* register otherwise the behavior is undefined. Table 16-82 shows how to construct a configuration word for endpoint initialization.

Table 16-82. Device Controller Endpoint Initialization

Field	Value
Data Toggle Reset	1
Data Toggle Inhibit	0
Endpoint Type	00 Control 01 Isochronous 10 Bulk 11 Interrupt
Endpoint Stall	0

16.7.3.1.1 Stalling

There are two occasions where the USB_DR controller may need to return to the host a STALL.

The first occasion is the functional stall, which is a condition set by the DCD as described in the USB 2.0 device framework (Chapter 9). A functional stall is only used on non-control endpoints and can be enabled in the device controller by setting the endpoint stall bit in the ENDPTCTRL*n* register associated with the given endpoint and the given direction. In a functional stall condition, the device controller will continue to return STALL responses to all transactions occurring on the respective endpoint and direction until the endpoint stall bit is cleared by the DCD.

A protocol stall, unlike a function stall, is used on control endpoints is automatically cleared by the device controller at the start of a new control transaction (setup phase). When enabling a protocol stall, the DCD should enable the stall bits (both directions) as a pair. A single write to the ENDPTCTRL*n* register can ensure that both stall bits are set at the same instant.

NOTE

Any write to the ENDPTCTRL*n* register during operational mode must preserve the endpoint type field (that is, perform a read-modify-write).

Table 16-83 describes the device controller stall response matrix.

Table 16-83. Device Controller Stall Response Matrix

USB Packet	Endpoint Stall Bit.	Effect on STALL Bit.	USB Response
SETUP packet received by a non-control endpoint	N/A	None	STALL
IN/OUT/PING packet received by a non-control endpoint	'1	None	STALL
IN/OUT/PING packet received by a non-control endpoint	'0	None	ACK/NAK/NYET
SETUP packet received by a control endpoint	N/A	Cleared	ACK
IN/OUT/PING packet received by a control endpoint	'1	None	STALL
IN/OUT/PING packet received by a control endpoint	'0	None	ACK/NAK/NYET

16.7.3.2 Data Toggle

Data toggle is a mechanism to maintain data coherency between host and device for any given data pipe. For more information on data toggle, refer to the *Universal Serial Bus Revision 2.0 Specification*.

16.7.3.2.1 Data Toggle Reset

The DCD may reset the data toggle state bit and cause the data toggle sequence to reset in the device controller by writing a '1' to the data toggle reset bit in the ENDPTCTRL*n* register. This should only be necessary when configuring/initializing an endpoint or returning from a STALL condition.

16.7.3.2.2 Data Toggle Inhibit

This feature is for test purposes only and should never be used during normal device controller operation.

Setting the data toggle Inhibit bit active ('1') causes the USB_DR controller to ignore the data toggle pattern that is normally sent and accept all incoming data packets regardless of the data toggle state.

In normal operation, the USB_DR controller checks the DATA0/DATA1 bit against the data toggle state bit to determine if the packet is valid. If Data PID does not match the data toggle state bit maintained by the device controller for that endpoint, the Data toggle is considered not valid. If the data toggle is not valid, the device controller assumes the packet was already received and discards the packet (not reporting it to the DCD). To prevent the USB_DR controller from re-sending the same packet, the device controller will respond to the error packet by acknowledging it with either an ACK or NYET response.

16.7.3.3 Device Operational Model for Packet Transfers

All transactions on the USB bus are initiated by the host and in turn, the device must respond to any request from the host within the turnaround time stated in the *Universal Serial Bus Revision 2.0 Specification*.

A USB host will send requests to the USB_DR controller in an order that can not be precisely predicted as a single pipeline, so it is not possible to prepare a single packet for the device controller to execute. However, the order of packet requests is predictable when the endpoint number and direction is considered. For example, if endpoint 2 (transmit direction) is configured as a bulk pipe, then the host sends IN requests to that endpoint. This USB_DR controller prepares packets for each endpoint/direction in anticipation of the host request. The process of preparing the device controller to send or receive data in response to host initiated transaction on the bus is referred to as ‘priming’ the endpoint. This term is used throughout the following documentation to describe the USB_DR controller operation so the DCD can be architected properly use priming. Further, note that the term ‘flushing’ is used to describe the action of clearing a packet that was queued for execution.

16.7.3.3.1 Priming Transmit Endpoints

Priming a transmit endpoint will cause the device controller to fetch the device transfer descriptor (dTD) for the transaction pointed to by the device queue head (dQH). After the dTD is fetched, it is stored in the dQH until the device controller completes the transfer described by the dTD. Storing the dTD in the dQH allows the device controller to fetch the operating context needed to handle a request from the host without the need to follow the linked list, starting at the dQH when the host request is received.

After the device has loaded the dTD, the leading data in the packet is stored in a FIFO in the device controller. This FIFO is split into virtual channels so that the leading data can be stored for any endpoint.

After a priming request is complete, an endpoint state of primed is indicated in the ENDPTSTATUS register. For a primed transmit endpoint, the device controller can respond to an IN request from the host and meet the stringent bus turnaround time of High Speed USB.

Since only the leading data is stored in the device controller FIFO, it is necessary for the device controller to begin filling in behind leading data after the transaction starts. The FIFO has been sized to account for the maximum latency that can be incurred by the system memory bus.

16.7.3.3.2 Priming Receive Endpoints

Priming receive endpoints is identical to priming of transmit endpoints from the point of view of the DCD. At the device controller the major difference in the operational model is that there is no data movement of the leading packet data simply because the data is to be received from the host.

Note as part of the architecture, the FIFO for the receive endpoints is not partitioned into multiple channels like the transmit FIFO. Thus, the size of the RX FIFO does not scale with the number of endpoints.

16.7.3.4 Interrupt/Bulk Endpoint Operational Model

The behaviors of the device controller for interrupt and bulk endpoints are identical. All valid IN and OUT transactions to bulk pipes will handshake with a NAK unless the endpoint had been primed. Once the endpoint has been primed, data delivery will commence.

A dTD is retired by the device controller when the packets described in the transfer descriptor have been completed. Each dTD describes N packets to be transferred according to the USB Variable Length transfer protocol. The formula, Table 16-84, and Table 16-85 describe how the device controller computes the number and length of the packets to be sent/received by the USB vary according to the total number of bytes and maximum packet length.

With Zero Length Termination (ZLT) = 0

N = INT(number of bytes/max. packet length) + 1

With Zero Length Termination (ZLT) = 1

N = MAXINT(number of bytes/max. packet length)

Table 16-84. Variable Length Transfer Protocol Example (ZLT = 0)

Bytes (dTD)	Max. Packet Length (dQH)	N	P1	P2	P3
511	256	2	256	255	—
512	256	3	256	256	0
512	512	2	512	0	—

Table 16-85. Variable Length Transfer Protocol Example (ZLT = 1)

Bytes (dTD)	Max. Packet Length (dQH)	N	P1	P2	P3
511	256	2	256	255	—
512	256	2	256	256	—
512	512	1	512	—	—

NOTE

The MULT field in the dQH must be set to ‘00’ for bulk, interrupt, and control endpoints.

TX-dTD is complete when:

- All packets described dTD were successfully transmitted. *** Total bytes in dTD will equal zero when this occurs.

RX-dTD is complete when:

- All packets described in dTD were successfully received. *** Total bytes in dTD will equal zero when this occurs.
- A short packet (number of bytes < maximum packet length) was received. *** This is a successful transfer completion; DCD must check Total Bytes in dTD to determine the number of bytes that are remaining. From the total bytes remaining in the dTD, the DCD can compute the actual bytes received.
- A long packet was received (number of bytes > maximum packet size) OR (total bytes received > total bytes specified). *** This is an error condition. The device controller will discard the remaining packet, and set the Buffer Error bit in the dTD. In addition, the endpoint is flushed and the USBERR interrupt will become active.

On the successful completion of the packet(s) described by the dTD, the active bit in the dTD is cleared and the next pointer will be followed when the Terminate bit is clear. When the Terminate bit is set, the USB_DR controller will flush the endpoint/direction and cease operations for that endpoint/direction.

On the unsuccessful completion of a packet (see long packet above), the dQH is left pointing to the dTD that was in error. In order to recover from this error condition, the DCD must properly re-initialize the dQH by clearing the active bit and update the nextTD pointer before attempting to re-prime the endpoint.

NOTE

All packet level errors such as a missing handshake or CRC error will be retried automatically by the device controller.

There is no required interaction with the DCD for handling such errors.

16.7.3.4.1 Interrupt/Bulk Endpoint Bus Response Matrix

Table 16-86 shows the interrupt/bulk endpoint bus response matrix.

Table 16-86. Interrupt/Bulk Endpoint Bus Response Matrix

	Stall	Not Primed	Primed	Underflow	Overflow
Setup	Ignore	Ignore	Ignore	N/A	N/A
In	STALL	NAK	Transmit	BS Error[1]	N/A
Out	STALL	NAK	Receive + NYET/ACK[2]	N/A	NAK
Ping	STALL	NAK	ACK	N/A	N/A
Invalid	Ignore	Ignore	Ignore	Ignore	Ignore

1 Force Bit Stuff Error.
2 NYET/ACK—NYET unless the Transfer Descriptor has packets remaining according to the USB variable length protocol then ACK.
SYSERR—System error should never occur when the latency FIFOs are correctly sized and the DCD is responsive.

16.7.3.5 Control Endpoint Operation Model

This section discusses the control endpoint operation model.

16.7.3.5.1 Setup Phase

All requests to a control endpoint begin with a setup phase followed by an optional data phase and a required status phase. The USB_DR controller will always accept the setup phase unless the setup lockout is engaged.

The setup lockout will engage so that future setup packets are ignored. Lockout of setup packets ensures that while software is reading the setup packet stored in the queue head, that data is not written as it is being read potentially causing an invalid setup packet.

The setup lockout mechanism can be disabled and a tripwire type semaphore will ensure that the setup packet payload is extracted from the queue head without being corrupted by an incoming setup packet. This is the preferred behavior because ignoring repeated setup packets due to long software interrupt latency would be a compliance issue.

Setup Packet Handling

- Disable Setup Lockout by writing ‘1’ to Setup Lockout Mode (SLOM) in USBMODE (once at initialization). Setup lockout is not necessary when using the tripwire as described below.

NOTE

Leaving the Setup Lockout Mode as ‘0’ will result in a potential compliance issue.

- After receiving an interrupt and inspecting ENDPTSETUPSTAT to determine that a setup packet was received on a particular pipe:
  - Write ‘1’ to clear corresponding bit ENDPTSETUPSTAT.
  - Write ‘1’ to Setup Tripwire (SUTW) in USBCMD register.
  - Duplicate contents of dQH.SetupBuffer into local software byte array.
  - Read Setup TripWire (SUTW) in USBCMD register. (if set—continue; if cleared—goto 2)
  - Write ‘0’ to clear Setup Tripwire (SUTW) in USBCMD register.
  - Process setup packet using local software byte array copy and execute status/handshake phases.

NOTE

After receiving a new setup packet the status and/or handshake phases may still be pending from a previous control sequence. These should be flushed and de-allocated before linking a new status and/or handshake dTD for the most recent setup packet.

16.7.3.5.2 Data Phase

If the control transfer requires a data stage following the setup phase, the DCD must create a device transfer descriptor for the data phase and prime the transfer.

After priming the packet, the DCD must verify a new setup packet has not been received by reading the ENDPTSETUPSTAT register immediately verifying that the prime had completed. A prime will complete when the associated bit in the ENDPTPRIME register is zero and the associated bit in the ENDPTSTATUS register is a one. If a prime fails, that is, The ENDPTPRIME bit goes to zero and the ENDPTSTATUS bit is not set, then the prime has failed. This can only be due to improper setup of the dQH, dTD or a setup arriving during the prime operation. If a new setup packet is indicated after the ENDPTPRIME bit is cleared, then the transfer descriptor can be freed and the DCD must reinterpret the setup packet.

Should a setup arrive after the data stage is primed, the device controller will automatically clear the prime status (ENDPTSTATUS) to enforce data coherency with the setup packet.

NOTE

The MULT field in the dQH must be set to ‘00’ for bulk, interrupt, and control endpoints.

NOTE

Error handling of data phase packets is the same as bulk packets described previously.

16.7.3.5.3 Status Phase

Similar to the data phase, the DCD must create a transfer descriptor (with byte length equal zero) and prime the endpoint for the status phase. The DCD must also perform the same checks of the ENDPTSETUPSTAT as described above in the data phase.

NOTE

The MULT field in the dQH must be set to ‘00’ for bulk, interrupt, and control endpoints.

NOTE

Error handling of data phase packets is the same as bulk packets described previously.

16.7.3.5.4 Control Endpoint Bus Response Matrix

Table 16-87 shows the device controller response to packets on a control endpoint, according to the device controller state.

Table 16-87. Control Endpoint Bus Response Matrix

Token Type	Endpoint State					Setup Lockout
	Stall	Not Primed	Primed	Underflow	Overflow	
Setup	ACK	ACK	ACK	N/A	SYSERR[1]	
In	STALL	NAK	Transmit	BS Error[2]	N/A	N/A
Out	STALL	NAK	Receive + NYET/ACK[3]	N/A	NAK	N/A

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Table 16-87. Control Endpoint Bus Response Matrix (continued)

Token Type	Endpoint State					Setup Lockout
	Stall	Not Primed	Primed	Underflow	Overflow	
Ping	STALL	NAK	ACK	N/A	N/A	N/A
Invalid	Ignore	Ignore	Ignore	Ignore	Ignore	Ignore

[1] SYSERR—System error should never occur when the latency FIFOs are correctly sized and the DCD is responsive.
[2] Force Bit Stuff Error.
[3] NYET/ACK—NYET unless the Transfer Descriptor has packets remaining according to the USB variable length protocol then ACK.

16.7.3.6 Isochronous Endpoint Operational Model

Isochronous endpoints are used for real-time scheduled delivery of data and their operational model is significantly different than the host throttled Bulk, Interrupt, and Control data pipes. Real time delivery by the USB_DR controller is accomplished by the following:

- Exactly MULT Packets per (micro)Frame are transmitted/received. Note that MULT is a two-bit field in the device Queue Head. The variable length packet protocol is not used on isochronous endpoints.
- NAK responses are not used. Instead, zero length packets and sent in response to an IN request to an unprimed endpoints. For unprimed RX endpoints, the response to an OUT transaction is to ignore the packet within the device controller.
- Prime requests always schedule the transfer described in the dTD for the next (micro)frame. If the ISO-dTD is still active after that frame, then the ISO-dTD is held ready until executed or canceled by the DCD.

The USB_DR controller in host mode uses the periodic frame list to schedule data exchanges to Isochronous endpoints. The operational model for device mode does not use such a data structure. Instead, the same dTD used for Control/Bulk/Interrupt endpoints is also used for isochronous endpoints. The difference is in the handling of the dTD.

The first difference between bulk and ISO-endpoints is that priming an ISO-endpoint is a delayed operation such that an endpoint will become primed only after a SOF is received. After the DCD writes the prime bit, the prime bit is cleared as usual to indicate to software that the device controller completed a priming the dTD for transfer. Internal to the design, the device controller hardware masks that prime start until the next frame boundary. This behavior is hidden from the DCD but occurs so that the device controller can match the dTD to a specific (micro)frame.

Another difference with isochronous endpoints is that the transaction must wholly complete in a (micro)frame. Once an ISO transaction is started in a (micro)frame it will retire the corresponding dTD when MULT transactions occur or the device controller finds a fulfillment condition.

The transaction error bit set in the status field indicates a fulfillment error condition. When a fulfillment error occurs, the frame after the transfer failed to complete wholly, the device controller will force retire the ISO-dTD and move to the next ISO-dTD.

It is important to note that fulfillment errors are only caused due to partially completed packets. If no activity occurs to a primed ISO-dTD, the transaction will stay primed indefinitely. This means it is up to software discard transmit ISO-dTDs that pile up from a failure of the host to move the data.

Finally, the last difference with ISO packets is in the data level error handling. When a CRC error occurs on a received packet, the packet is not retried similar to bulk and control endpoints. Instead, the CRC is noted by setting the Transaction Error bit and the data is stored as usual for the application software to sort out.

- TX Packet Retired
  - MULT counter reaches zero.
  - Fulfillment Error [Transaction Error bit is set]
  - #Packets Occurred > 0 AND # Packets Occurred < MULT

NOTE

For TX-ISO, MULT Counter can be loaded with a lesser value in the dTD Multiplier Override field. If the Multiplier Override is zero, the MULT Counter is initialized to the Multiplier in the QH.

- RX Packet Retired:
  - MULT counter reaches zero.
  - Non-MDATA Data PID is received
  - Overflow Error:
  - Packet received is > maximum packet length. [Buffer Error bit is set]
  - Packet received exceeds total bytes allocated in dTD. [Buffer Error bit is set]
  - Fulfillment Error [Transaction Error bit is set]
  - # Packets Occurred > 0 AND # Packets Occurred < MULT
  - CRC Error [Transaction Error bit is set]

NOTE

For ISO, when a dTD is retired, the next dTD is primed for the next frame. For continuous (micro)frame to (micro)frame operation the DCD should ensure that the dTD linked-list is out ahead of the device controller by at least two (micro)frames.

16.7.3.6.1 Isochronous Pipe Synchronization

When it is necessary to synchronize an isochronous data pipe to the host, the (micro)frame number (FRINDEX register) can be used as a marker. To cause a packet transfer to occur at a specific (micro)frame number [N], the DCD should interrupt on SOF during frame N – 1. When the FRINDEX = N – 1, the DCD

must write the prime bit. The USB_DR controller will prime the isochronous endpoint in (micro)frame N – 1 so that the device controller will execute delivery during (micro)frame N.

CAUTION

Priming an endpoint towards the end of (micro)frame N – 1 will not guarantee delivery in (micro)frame N. The delivery may actually occur in (micro)frame N + 1 if device controller does not have enough time to complete the prime before the SOF for packet N is received.

16.7.3.6.2 Isochronous Endpoint Bus Response Matrix

Table 16-88 shows the isochronous endpoint bus response matrix.

Table 16-88. Isochronous Endpoint Bus Response Matrix

	Stall	Not Primed	Primed	Underflow	Overflow
Setup	STALL	STALL	STALL	N/A	N/A
In	NULL[1] Packet	NULL Packet	Transmit	BS Error[2]	N/A
Out	Ignore	Ignore	Receive	N/A	Drop Packet
Ping	Ignore	Ignore	Ignore	Ignore	Ignore
Invalid	Ignore	Ignore	Ignore	Ignore	Ignore

1 Zero Length Packet.
2 Force Bit Stuff Error.

16.7.4 Managing Queue Heads

Figure 16-63 shows the endpoint queue head diagram.

Figure 16-63. Endpoint Queue Head Diagram

The device queue head (dQH) points to the linked list of transfer tasks, each depicted by the device Transfer Descriptor (dTD). An area of memory pointed to by ENDPOINTLISTADDR contains a group of all dQHs in a sequential list as shown in Figure 16-63. The even elements in the list of dQH's are used for receive endpoints (OUT/SETUP) and the odd elements are used for transmit endpoints (IN/INTERRUPT). Device transfer descriptors are linked head to tail starting at the queue head and ending at a terminate bit. Once the dTD has been retired, it will no longer be part of the linked list from the queue head. Therefore, software is required to track all transfer descriptors since pointers will no longer exist within the queue head once the dTD is retired (see Section 16.7.5.1, "Software Link Pointers").

In addition to the current and next pointers and the dTD overlay, the dQH also contains the following parameters for the associated endpoint: Multipler, Maximum Packet Length, Interrupt On Setup. The complete initialization of the dQH including these fields is demonstrated in the next section.

16.7.4.1 Queue Head Initialization

One pair of device queue heads must be initialized for each active endpoint. To initialize a device queue head:

- Write the MaxPacketSize field as required by the USB Chapter 9 or application specific protocol.
- Write the multiplier field to 0 for control, bulk, and interrupt endpoints. For ISO endpoints, set the multiplier to 1, 2, or 3 as required bandwidth an in conjunction with the USB Chapter 9 protocol. Note that in FS mode, the multiplier field can only be 1 for ISO endpoints.
- Write the next dTD Terminate bit field to '1.'
- Write the Active bit in the status field to '0.'
- Write the Halt bit in the status field to '0.'

NOTE

The DCD must only modify dQH if the associated endpoint is not primed and there are no outstanding dTDs.

16.7.4.2 Operational Model for Setup Transfers

As discussed in Section 16.7.3.5, "Control Endpoint Operation Model," setup transfer requires special treatment by the DCD. A setup transfer does not use a dTD but instead stores the incoming data from a setup packet in an 8-byte buffer within the dQH.

Upon receiving notification of the setup packet, the DCD should handle the setup transfer as demonstrated here:

1. Copy setup buffer contents from dQH - RX to software buffer.
2. Acknowledge setup backup by writing a '1' to the corresponding bit in ENDPTSETUPSTAT.

NOTE

The acknowledge must occur before continuing to process the setup packet.

NOTE

After the acknowledge has occurred, the DCD must not attempt to access the setup buffer in the dQH - RX. Only the local software copy should be examined.

3. Check for pending data or status dTD's from previous control transfers and flush if any exist as discussed in Section 16.7.5.5, "Flushing/Depriming an Endpoint."

NOTE

It is possible for the device controller to receive setup packets before previous control transfers complete. Existing control packets in progress must be flushed and the new control packet completed.

4. Decode setup packet and prepare data phase [optional] and status phase transfer as required by the USB Chapter 9 or application specific protocol.

16.7.5 Managing Transfers with Transfer Descriptors

16.7.5.1 Software Link Pointers

It is necessary for the DCD software to maintain head and tail pointers for the linked list of dTDs for each respective queue head. This is necessary because the dQH only maintains pointers to the current working dTD and the next dTD to be executed. The operations described in next section for managing dTD will assume the DCD can use reference the head and tail of the dTD linked list.

NOTE

To conserve memory, the reserved fields at the end of the dQH can be used to store the Head and Tail pointers but it still remains the responsibility of the DCD to maintain the pointers.

Figure 16-64 shows the software link pointers.

Figure 16-64. Software Link Pointers

16.7.5.2 Building a Transfer Descriptor

Before a transfer can be executed from the linked list, a dTD must be built to describe the transfer. Use the following procedure for building dTDs.

Allocate 8-DWord dTD block of memory aligned to 8-DWord boundaries. Example: bit address 4–0 would be equal to ‘00000’.

Write the following fields:

1. Initialize first seven DWords to ‘0’.
2. Set the terminate bit to ‘1’.
3. Fill in total bytes with transfer size.
4. Set the interrupt on complete if desired.
5. Initialize the status field with the active bit set to ‘1’ and all remaining status bits set to ‘0’.
6. Fill in buffer pointer page 0 and the current offset to point to the start of the data buffer.
7. Initialize buffer pointer page 1 through page 4 to be one greater than each of the previous buffer pointer.

16.7.5.3 Executing a Transfer Descriptor

To safely add a dTD, the DCD must account for the event in which the device controller reaches the end of the dTD list at the same time a new dTD is being added to the end of the list.

First, determine whether the link list is empty by checking the DCD driver to see if the pipe is empty (internal representation of linked-list should indicate if any packets are outstanding). Then follow the sequence of actions in the following list as appropriate, depending on whether the link list is empty or not empty.

Case 1: Link list is empty

1. Write dQH next pointer AND dQH terminate bit to ‘0’ as a single DWord operation.
2. Clear active and halt bit in dQH (in case set from a previous error).
3. Prime endpoint by writing ‘1’ to correct bit position in ENDPTPRIME.

Case 2: Link list is not empty

1. Add dTD to end of linked list.
2. Read correct prime bit in ENDPTPRIME—if ‘1’ DONE.
3. Set ATDTW bit in USBCMD register to ‘1’.
4. Read correct status bit in ENDPTSTATUS. (store in tmp. variable for later).
5. Read ATDTW bit in USBCMD register.
   If ‘0’ goto 3.
   If ‘1’ continue to 6.
6. Write ATDTW bit in USBCMD register to ‘0’.
7. If status bit read in (4) is ‘1’ DONE.
8. If status bit read in (4) is ‘0’ then Goto Case 1: Step 1.

16.7.5.4 Transfer Completion

After a dTD has been initialized and the associated endpoint primed, the device controller will execute the transfer upon the host-initiated request. The DCD is notified with a USB interrupt if the Interrupt On Complete bit was set or alternately, the DCD can poll the endpoint complete register to find when the dTD had been executed. After a dTD has been executed, DCD can check the status bits to determine success or failure.

NOTE

Multiple dTD can be completed in a single endpoint complete notification. After clearing the notification, DCD must search the dTD linked list and retire all dTDs that have finished (Active bit cleared).

By reading the status fields of the completed dTDs, the DCD can determine if the transfers completed successfully. Success is determined with the following combination of status bits:

- Active = 0
- Halted = 0
- Transaction Error = 0
- Data Buffer Error = 0

Should any combination other than the one shown above exist, the DCD must take proper action. Transfer failure mechanisms are indicated in the Device Error Matrix.

In addition to checking the status bit the DCD must read the Transfer Bytes field to determine the actual bytes transferred. When a transfer is complete, the Total Bytes transferred is by decremented by the actual bytes transferred. For Transmit packets, a packet is only complete after the actual bytes reaches zero, but for receive packets, the host may send fewer bytes in the transfer according the USB variable length packet protocol.

16.7.5.5 Flushing/Depriming an Endpoint

It is necessary for the DCD to flush to deprime one or more endpoints on a USB device reset or during a broken control transfer. There may also be application specific requirements to stop transfers in progress. The following procedure can be used by the DCD to stop a transfer in progress:

1. Write a ‘1’ to the corresponding bit(s) in ENDPTFLUSH.
2. Wait until all bits in ENDPTFLUSH are ‘0’.
3. Software note: this operation may take a large amount of time depending on the USB bus activity. It is not desirable to have this wait loop within an interrupt service routine.
4. Read ENDPTSTATUS to ensure that for all endpoints commanded to be flushed, that the corresponding bits are now ‘0’’ If the corresponding bits are ‘1’ after step #2 has finished, then the flush failed as described in the following:

   Explanation: In very rare cases, a packet is in progress to the particular endpoint when commanded flush using ENDPTFLUSH. A safeguard is in place to refuse the flush to ensure that the packet in progress completes successfully. The DCD may need to repeatedly flush any endpoints that fail to flush be repeating steps 1–3 until each endpoint is successfully flushed.

16.7.5.6 Device Error Matrix

Table 16-89 summarizes packet errors that are not automatically handled by the USB controller.

Table 16-89. Device Error Matrix

Error	Direction	Packet Type	Data Buffer Error Bit	Transaction Error Bit
Overflow **	RX	Any	1	0
ISO Packet Error	RX	ISO	0	1
ISO Fulfillment Error	Both	ISO	0	1

Notice that the device controller handles all errors on Bulk/Control/Interrupt Endpoints except for a data buffer overflow. However, for ISO endpoints, errors packets are not retried and errors are tagged as indicated. Table 16-90 provides the error descriptions.

Table 16-90. Error Descriptions

Overflow	Number of bytes received exceeded max. packet size or total buffer length. **Note:** This error also sets the Halt bit in the dQH. If there are dTDs remaining in the linked list for the endpoint, they will not be executed.
ISO Packet Error	CRC Error on received ISO packet. Contents not guaranteed to be correct.
ISO Fulfillment Error	Host failed to complete the number of packets defined in the dQH mult field within the given (micro)frame. For scheduled data delivery the DCD may need to readjust the data queue because a fulfillment error will cause Device Controller to cease data transfers on the pipe for one (micro)frame. During the dead (micro)frame, the Device Controller reports error on the pipe and primes for the following frame.

16.7.6 Servicing Interrupts

The interrupt service routine must consider that there are high-frequency, low-frequency operations, and error operations and order accordingly.

16.7.6.1 High-Frequency Interrupts

High frequency interrupts in particular should be handed in the order shown in Table 16-91. The most important of these is listed first because the DCD must acknowledge a setup buffer in the timeliest manner possible.

Table 16-91. Interrupt Handling Order

Execution Order	Interrupt	Action
1a	USB Interrupt[1] ENDPTSETUPSTATUS	Copy contents of setup buffer and acknowledge setup packet (as indicated in Section 16.7.4, “Managing Queue Heads”). Process setup packet according to USB 2.0 Chapter 9 or application specific protocol.

Table 16-91. Interrupt Handling Order (continued)

Execution Order	Interrupt	Action
1b	USB Interrupt ENDPTCOMPLETE	Handle completion of dTD as indicated in Section 16.7.4, "Managing Queue Heads."
2	SOF Interrupt	Action as deemed necessary by application. This interrupt may not have a use in all applications.

[1] It is likely that multiple interrupts to stack up on any call to the Interrupt Service Routine AND during the Interrupt Service Routine.

16.7.6.2 Low-Frequency Interrupts

The low frequency events include the interrupts shown in Table 16-92. These interrupts can be handled in any order because they do not occur often in comparison to the high-frequency interrupts.

Table 16-92. Low Frequency Interrupt Events

Interrupt	Action
Port Change	Change software state information.
Sleep Enable (Suspend)	Change software state information. Low power handling as necessary.
Reset Received	Change software state information. Abort pending transfers.

16.7.6.3 Error Interrupts

Error interrupts are the least frequently occurring events. They should be placed last in the interrupt service routine. Table 16-93 shows the error interrupt events.

Table 16-93. Error Interrupt Events

Interrupt	Action
USB Error Interrupt	This error is redundant because it combines USB Interrupt and an error status in the dTD. The DCD will more aptly handle packet-level errors by checking dTD status field upon receipt of USB Interrupt (w/ ENDPTCOMPLETE).
System Error	Unrecoverable error. Immediate Reset of core; free transfers buffers in progress and restart the DCD.

16.8 Deviations from the EHCI Specifications

The host mode operation of the USB DR module is nearly EHCI-compatible with few minor differences. For the most part, the module conforms to the data structures and operations described in Section 3, "Data Structures," and Section 4, "Operational Model," in the EHCI specification. The particulars of the deviations occur in the following areas:

- Embedded transaction translator—Allows direct attachment of FS and LS devices in host mode without the need for a companion controller.

- Device operation—In host mode, the device operational registers are generally disabled and thus device mode is mostly transparent when in host mode. However, there are a couple exceptions documented in the following sections.
- Embedded design interface—The module does not have a PCI interface and therefore the PCI configuration registers described in the EHCI specification are not applicable.

16.8.1 Embedded Transaction Translator Function

The DR module supports directly connected full and low speed devices without requiring a companion controller by including the capabilities of a USB 2.0 high speed hub transaction translator. Although there is no separate transaction translator block in the system, the transaction translator function normally associated with a high speed hub has been implemented within the DMA and Protocol engine blocks. The embedded transaction translator function is an extension to EHCI interface, but makes use of the standard data structures and operational models that exist in the EHCI specification to support full and low speed devices.

16.8.1.1 Capability Registers

The following additions have been added to the capability registers to support the embedded transaction translator Function:

- N_TT added to HSCPARAMS—Host Controller Structural Parameters
- N_PTT added to HSCPARAMS—Host Controller Structural Parameters

See Section 16.2.1.3, “Host Controller Structural Parameters (HCSPARAMS),” for usage information.

16.8.1.2 Operational Registers

The following additions have been added to the operational registers to support the embedded TT:

- ASYNCTTSTS is a new register.
- Addition of two-bit Port Speed (PSPD) to the PORTSC register.

16.8.1.3 Discovery

In a standard EHCI controller design, the EHCI host controller driver detects a full speed (FS) or low speed (LS) device by noting if the port enable bit is set after the port reset operation. The port enable will only be set in a standard EHCI controller implementation after the port reset operation and when the host and device negotiate a High-Speed connection (that is, Chirp completes successfully).

The module always sets the port enable after the port reset operation regardless of the result of the host device chirp result. The resulting port speed is indicated by the PSPD field in PORTSC. Therefore, the standard EHCI host controller driver requires an alteration to handle directly connected full- and

low-speed devices or hubs. Table 16-94 summarizes the functional differences between EHCI and EHCI with embedded TT.

Table 16-94. Functional Differences Between EHCI and EHCI with Embedded TT

Standard EHCI	EHCI with Embedded Transaction Translator
After port enable bit is set following a connection and reset sequence, the device/hub is assumed to be HS.	After port enable bit is set following a connection and reset sequence, the device/hub speed is noted from PORTSC.
FS and LS devices are assumed to be downstream from a HS hub thus, all port-level control is performed through the Hub Class to the nearest Hub.	FS and LS device can be either downstream from a HS hub or directly attached. When the FS/LS device is downstream from a HS hub, then port-level control is done using the Hub Class through the nearest Hub. When a FS/LS device is directly attached, then port-level control is accomplished using PORTSC.
FS and LS devices are assumed to be downstream from a HS hub with HubAddr=X. [where HubAddr > 0 and HubAddr is the address of the Hub where the bus transitions from HS to FS/LS (that is, Split target hub)]	FS and LS device can be either downstream from a HS hub with HubAddr = X [HubAddr > 0] or directly attached [where HubAddr = 0 and HubAddr is the address of the Root Hub where the bus transitions from HS to FS/LS (that is, Split target hub is the root hub)]

16.8.1.4 Data Structures

The same data structures used for FS/LS transactions though a HS hub are also used for transactions through the root hub. The following list demonstrates how the hub address and endpoint speed fields should be set for directly attached FS/LS devices and hubs:

1. QH (for direct attach FS/LS)—Async. (Bulk/Control Endpoints) Periodic (Interrupt)

- Hub Address = 0
- Transactions to direct attached device/hub.
  - QH.EPS = Port Speed
- Transactions to a device downstream from direct attached FS hub.
  - QH.EPS = Downstream Device Speed

NOTE

When QH.EPS = 01 (LS) and PORTSC[PSPD] = 00 (FS), a LS-pre-pid is sent before the transmitting LS traffic.

Maximum Packet Size must be less than or equal 64 or undefined behavior may result.

2. siTD (for direct attach FS)—Periodic (ISO Endpoint)

- All FS ISO transactions:
  - Hub Address = 0
  - siTD.EPS = 00 (full speed)

  Maximum packet size must less than or equal to 1023 or undefined behavior may result.

16.8.1.5 Operational Model

The operational models are well defined for the behavior of the transaction translator (see *Universal Serial Bus Revision 2.0 Specification*) and for the EHCI controller moving packets between system memory and a USB-HS hub. Since the embedded transaction translator exists within the DR module there is no physical

bus between EHCI host controller driver and the USB FS/LS bus. These sections will briefly discuss the operational model for how the EHCI and transaction translator operational models are combined without the physical bus between. The following sections assume the reader is familiar with both the EHCI and USB 2.0 transaction translator operational models.

16.8.1.5.1 Microframe Pipeline

The EHCI operational model uses the concept of H-frames and B-frames to describe the pipeline between the host (H) and the bus (B). The embedded transaction translator shall use the same pipeline algorithms specified in the *Universal Serial Bus Revision 2.0 Specification* for a Hub-based transaction translator.

All periodic transfers always begin at B-frame 0 (after SOF) and continue until the stored periodic transfers are complete. As an example of the microframe pipeline implemented in the embedded transaction translator, all periodic transfers that are tagged in EHCI to execute in H-frame 0 will be ready to execute on the bus in B-frame 0.

It is important to note that when programming the S-mask and C-masks in the EHCI data structures to schedule periodic transfers for the embedded transaction translator, the EHCI host controller driver must follow the same rules specified in EHCI for programming the S-mask and C-mask for downstream Hub-based transaction translators.

Once periodic transfers are exhausted, any stored asynchronous transfer are moved. Asynchronous transfers are opportunistic in that they shall execute whenever possible and their operation is not tied to H-frame and B-frame boundaries with the exception that an asynchronous transfer can not babble through the SOF (start of B-frame 0).

16.8.1.5.2 Split State Machines

The start and complete split operational model differs from EHCI slightly because there is no bus medium between the EHCI controller and the embedded transaction translator. Where a start or complete-split operation would occur by requesting the split to the HS hub, the start/complete split operation is simple an internal operation to the embedded transaction translator. Table 16-95 summarizes the conditions where handshakes are emulated from internal state instead of actual handshakes to HS split bus traffic.

Table 16-95. Emulated Handshakes

Condition	Emulate TT Response
Start-Split: All asynchronous buffers full	NAK
Start-Split: All periodic buffers full	ERR
Start-Split: Success for start of Async. Transaction	ACK
Start-Split: Start Periodic Transaction	No Handshake (Ok)
Complete-Split: Failed to find transaction in queue	Bus Time Out
Complete-Split: Transaction in Queue is Busy	NYET
Complete-Split: Transaction in Queue is Complete	[Actual Handshake from FS/LS device]

16.8.1.5.3 Asynchronous Transaction Scheduling and Buffer Management

The following *Universal Serial Bus Revision 2.0 Specification* items are implemented in the embedded transaction translator:

- USB 2.0–11.17.3
  - Sequencing is provided and a packet length estimator ensures no full-speed/low-speed packet babbles into SOF time.
- USB 2.0–11.17.4
  - Transaction tracking for 2 data pipes.
- USB 2.0–11.17.5
  - Clear_TT_Buffer capability provided

16.8.1.5.4 Periodic Transaction Scheduling and Buffer Management

The following *Universal Serial Bus Revision 2.0 Specification* items are implemented in the embedded transaction translator:

- USB 2.0–11.18.6.[1-2]
  - Abort of pending start-splits
    - EOF (and not started in microframes 6)
    - Idle for more than 4 microframes
  - Abort of pending complete-splits
    - EOF
    - Idle for more than 4 microframes

NOTE

There is no data schedule mechanism for these transactions other than the microframe pipeline. The embedded TT assumes the number of packets scheduled in a frame does not exceed the frame duration (1 msec) or else undefined behavior may result.

16.8.1.5.5 Multiple Transaction Translators

The maximum number of embedded transaction translators that is currently supported is one as indicated by the N_TT field in the HCSPARAMS register. See Section 16.2.1.3, “Host Controller Structural Parameters (HCSPARAMS),” for more information.

16.8.2 Device Operation

The co-existence of a device operational controller within the DR module has little effect on EHCI compatibility for host operation except as noted in this section.

16.8.3 Non-Zero Fields the Register File

Some of the reserved fields and reserved addresses in the capability registers and operational registers have use in device mode, the following must be adhered to:

- Write operations to all EHCI reserved fields (some of which are device fields in the DR module) in the operation registers should always be written to zero. This is an EHCI requirement of the device controller driver that must be adhered to.
- Read operations by the module must properly mask EHCI reserved fields (some of which are device fields in the DR module registers).

16.8.4 SOF Interrupt

The SOF interrupt is a free running 125 µsec interrupt for host mode. EHCI does not specify this interrupt, but it has been added for convenience and as a potential software time base. Note that the free running interrupt is shared with the device-mode start-of-frame interrupt. See Section 16.2.2.2, "USB Status Register (USBSTS)," and Section 16.2.2.3, "USB Interrupt Enable Register (USBINTR)," for more information.

16.8.5 Embedded Design

This is an Embedded USB Host Controller as defined by the EHCI specification and thus does not implement the PCI configuration registers.

16.8.5.1 Frame Adjust Register

Given that the optional PCI configuration registers are not included in this implementation, there is no corresponding bit level timing adjustments like those provided by the Frame Adjust register in the PCI configuration registers. Starts of microframes are timed precisely to 125 µsec using the transceiver clock as a reference clock. That is, 60-MHz transceiver clock for 8-bit physical interfaces and full-speed serial interfaces or 30-MHz transceiver clock.

16.8.6 Miscellaneous Variations from EHCI

The modules support multiple physical interfaces which can operate in different modes when the module is configured with the software programmable Physical Interface Modes. The control bits for selecting the PHY operating mode have been added to the PORTSC register providing a capability that is not defined by the EHCI specification.

16.8.6.1 Discovery

This section discusses port reset and port speed detection.

16.8.6.1.1 Port Reset

The port connect methods specified by EHCI require setting the port reset bit in the register for a duration of 10 msec. Due to the complexity required to support the attachment of devices that are not high speed

there are counter already present in the design that can count the 10 msec reset pulse to alleviate the requirement of the software to measure this duration. Therefore, the basic connection is then summarized as the following:

- [Port Change Interrupt] Port connect change occurs to notify the host controller driver that a device has attached.
- Software shall write a ‘1’ to the reset the device.
- Software shall write a ‘0’ to the reset the device after 10 msec.
  - This step, which is necessary in a standard EHCI design, may be omitted with this implementation. Should the EHCI host controller driver attempt to write a ‘0’ to the reset bit while a reset is in progress the write will simple be ignored and the reset will continue until completion.
- [Port Change Interrupt] Port enable change occurs to notify the host controller that the device in now operational and at this point the port speed has been determined.

16.8.6.1.2 Port Speed Detection

After the port change interrupt indicates that a port is enabled, the EHCI stack should determine the port speed. Unlike the EHCI implementation which will re-assign the port owner for any device that does not connect at High-Speed, this host controller supports direct attach of non-HS devices. Therefore, the following differences are important regarding port speed detection:

- Port owner is read-only and always reads 0.
- A 2-bit port speed indicator has been added to PORTSC to provide the current operating speed of the port to the host controller driver.
  - A 1-bit high-speed indicator has been added to PORTSC to signify that the port is in HS vs. FS/LS

Chapter 17
Enhanced Secure Digital Host Controller

17.1 Overview

The enhanced secure digital host controller (eSDHC) provides an interface between the host system and these types of memory cards:

- MultiMediaCard (MMC)

  MMC is a universal low-cost data storage and communication medium designed to cover a wide area of applications including mobile video and gaming, which are available from either pre-loaded MMC cards or downloadable from cellular phones, WLAN, or other wireless networks. Old MMC cards are based on a seven-pin serial bus with a single data pin, while the new high-speed MMC communication is based on an advanced 11-pin serial bus designed to operate in a low voltage range.
- Secure digital (SD) card

  The secure digital (SD) card is an evolution of old MMC technology. It is specifically designed to meet the security, capacity, performance, and environment requirements inherent in the emerging audio and video consumer electronic devices. The physical form factor, pin assignments, and data transfer protocol are forward-compatible with the old MMC.

The eSDHC acts as a bridge, passing host bus transactions to SD/MMC cards by sending commands and performing data accesses to or from the cards. It handles the SD/MMC protocol at the transmission level. Figure 17-1 shows connection of the eSDHC.

Figure 17-1. System Connection of the eSDHC

Figure 17-2 is a block diagram of the eSDHC.

Figure 17-2. eSDHC Block Diagram

17.2 Features

The eSDHC includes the following features:

- Compatible with the following specifications:
  - *SD Host Controller Standard Specification, Version 2.0* (http://www.sdcard.org) with test event register support
  - *MultiMediaCard System Specification, Version 4.2* (http://www.mmca.org)
  - *SD Memory Card Specification, Version 2.0* (http://www.sdcard.org)
- Designed to work with SD Memory, SDHC memory, miniSD Memory, MMC, MMC*plus*, and RS-MMC cards

- Card bus clock frequency up to 52 MHz
- Supports 1-/4-bit SD mode, 1-/4-/8-bit MMC modes
  - Up to 200 Mbps data transfer for SD/MMC cards using four parallel data lines
  - Up to 416 Mbps data transfer for MMC using 8 parallel data lines
- Single- and multi-block read and write
- Write-protection switch for write operations
- Synchronous abort
- Pause during the data transfer at a block gap
- Auto CMD12 for multi-block transfer
- Host can initiate non-data transfer commands while the data transfer is in progress
- Fully configurable 128 × 32-bit FIFO for read/write data
- Internal DMA capabilities
- Supports booting from eSDHC. See Section 4.5.1, “eSDHC Boot,” for more detailed information

17.2.1 Data Transfer Modes

The eSDHC can select the following modes for data transfer:

- SD 1-bit
- SD 4-bit
- MMC 1-bit
- MMC 4-bit
- MMC 8-bit
- Identification mode (up to 400 kHz)
- MMC full-speed mode (up to 20 MHz)
- MMC high-speed mode (up to 52 MHz)
- SD full-speed mode (up to 25 MHz)
- SD high-speed mode (up to 50 MHz)

17.3 External Signal Description

The eSDHC has 12 chip I/O signals.

- SDHC_CLK is the internally generated clock signal that drives the MMC or SD card.
- SDHC_CMD I/O sends commands and receives responses from the card.
- SDHC_DAT7–SDHC_DAT0 perform data transfers between the eSDHC and the card. If the eSDHC is desired to support a 4-bit data transfer, SDHC_DAT7–SDHC_DAT4 can also be optional and tied high.
- $\overline{\text{SDHC_CD}}$ and SDHC_WP are card detection and write protection signals from the socket.

Table 17-1 shows the properties of the eSDHC I/O signals.

Table 17-1. Signal Properties

Name	Port	Function	Reset State	Pull up/Pull down Required
SDHC_CLK	O	Clock for MMC/SD card	0	N/A
SDHC_CMD	I/O	Command line to card	High impedance	Pull up
SDHC_DAT7	I/O	**8-bit mode:** DAT7 line not used in other modes	High impedance	Pull up
SDHC_DAT6	I/O	**8-bit mode:** DAT6 line not used in other modes	High impedance	Pull up
SDHC_DAT5	I/O	**8-bit mode:** DAT5 line not used in other modes	High impedance	Pull up
SDHC_DAT4	I/O	**8-bit mode:** DAT4 line not used in other modes	High impedance	Pull up
SDHC_DAT3	I/O	**4-/8-bit mode:** DAT3 line or configured as card detection pin	High impedance	10 k–100 kΩ to OV_{DD} is required during the normal operating conditions. Board should have a 100 KΩ pull-down resistor if DAT3 is used for an SD card detection. In this case, the pull-up resistor has to be disconnected during the identification phase. The pull-up resistor has to be connected and the pull-down resistor should be switched out after the identification phase.
SDHC_DAT2	I/O	**4-/8-bit mode:** DAT2 line	High impedance	Pull up
SDHC_DAT1	I/O	**4-/8-bit mode:** DAT1 line	High impedance	Pull up
SDHC_DAT0	I/O	**4-/8-bit mode:** Dat 0 line	High impedance	Pull up
$\overline{\text{SDHC_CD}}$	I	Card detection pin; if not used, tie high. Low Card present High No card present	N/A	N/A
SDHC_WP	I	Card write protect detect; if not used, tied low	N/A	N/A

17.4 Memory Map/Register Definition

Table 17-2 shows the memory mapped registers of the eSDHC module and their offsets. It lists the offset, name, and a cross-reference to the complete description of each register. Note that the full register address

is comprised of CCSRBAR together with the eSDHC block base address and offset listed in Table 17-2. Undefined 4-byte address spaces within offset 0x000–0xFFF are reserved.

NOTE

All eSDHC registers must be accessed as aligned 4-byte quantities.
Accesses to the eSDHC registers that are less than 4-bytes are not supported.

Table 17-2. eSDHC Memory Map

eSDHC Registers—Block Base Address 0x2_E000				
Offset	**Register**	**Access**	**Reset**	**Section/Page**
0x000	DMA system address (DSADDR)	R/W	All zeros	17.4.1/17-6
0x004	Block attributes (BLKATTR)	R/W	0x0001_0000	17.4.2/17-6
0x008	Command argument (CMDARG)	R/W	All zeros	17.4.3/17-7
0x00C	Command transfer type (XFERTYP)	R/W	All zeros	17.4.4/17-8
0x010	Command response0 (CMDRSP0)	R	All zeros	17.4.5/17-10
0x014	Command response1 (CMDRSP1)	R	All zeros	17.4.5/17-10
0x018	Command response2 (CMDRSP2)	R	All zeros	17.4.5/17-10
0x01C	Command response3 (CMDRSP3)	R	All zeros	17.4.5/17-10
0x020	Data buffer access port (DATPORT)	R/W	All zeros	17.4.6/17-12
0x024	Present state (PRSSTAT)	R	0xFF8*n*_00*n*0	17.4.7/17-12
0x028	Protocol control (PROCTL)	R/W	0x0000_0020	17.4.8/17-16
0x02C	System control (SYSCTL)	Mixed	0x0000_8008	17.4.9/17-19
0x030	Interrupt status (IRQSTAT)	Mixed	All zeros	17.4.10/17-22
0x034	Interrupt status enable (IRQSTATEN)	R/W	0x117F_013F	17.4.11/17-25
0x038	Interrupt signal enable (IRQSIGEN)	R/W	All zeros	17.4.12/17-27
0x03C	Auto CMD12 status (AUTOC12ERR)	R	All zeros	17.4.13/17-30
0x040	Host controller capabilities (HOSTCAPBLT)	R	0x05F3_0000	17.4.14/17-32
0x044[1]	Watermark level (WML)	R/W	0x1010_1010	17.4.15/17-33
0x050	Force event (FEVT)	W	All zeros	17.4.16/17-34
0x0FC	Host controller version (HOSTVER)	R	0x0000_1201	17.4.17/17-35
0x40C	DMA control register (DCR)	R/W	All zeros	17.4.18/17-36

[1] The addresses following 0x044, except 0x050, 0x0FC and 0x40C, are reserved and read as all 0s. Writes to these registers are ignored.

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

17.4.1 DMA System Address Register (DSADDR)

The DMA system address register, shown in Figure 17-3, contains the system memory address used for DMA transfers. Only access this register when no transactions are executing (after transactions have stopped). The host driver should wait until PRSSTAT[DLA] is cleared.

The host driver should initialize this register before starting every DMA transaction.

Figure 17-3. DMA System Address Register (DSADDR)

Table 17-3 provides the field description.

Table 17-3. DSADDR Field Description

Bits	Name	Description
0–31	DS_ADDR	DMA system address, lower 32 bits. When the eSDHC stops a DMA transfer, this register points to the system address of the next contiguous data position. The upper four bits of the DMA system address are stored in ECMCR[ESDHC_UPRADR], see Section 20.4.1.28, "ECM Control Register (ECMCR)". **Note:** The DS_ADDR must be aligned to a four-byte boundary; the two least-significant bits must be cleared.

17.4.2 Block Attributes Register (BLKATTR)

The block attributes register, shown in Figure 17-4, configures the number of data blocks and the number of bytes in each block. Only access this register when no transactions are executing (after transactions have stopped). The host driver should wait until PRSSTAT[DLA] is cleared.

Figure 17-4. Block Attributes Register (BLKATTR)

Table 17-4 provides the field descriptions.

Table 17-4. BLKATTR Field Descriptions

Bits	Name	Description
0–15	BLKCNT	Block count for current transfer. This field is enabled when XFERTYP[BCEN] is set and is valid only for multiple block transfers. The host driver should set this field to a value between 1 and the maximum block count. The eSDHC decrements the block count after each block transfer and stops when the count reaches zero. Clearing this field results in no data blocks being transferred. 0000 Stop count 0001 1 block 0002 2 blocks ... FFFF 65,535 blocks
16–18	—	Reserved
19–31	BLKSZE	Transfer block size. Specifies the block size for block data transfers. Values can range from one byte up to the maximum buffer size. The DMA always writes at least four bytes to memory. Thus, software should allocate a buffer space rounded up to a 4-byte alighted size in order to avoid data corruption. 0000 No data transfer 0001 1 byte 0002 2 bytes 0003 3 bytes 0004 4 bytes ... 01FF 511 bytes 0200 512 bytes ... 0800 2048 bytes 1000 4096 bytes

17.4.3 Command Argument Register (CMDARG)

The command argument register, shown in Figure 17-5, contains the SD/MMC command argument.

Offset: 0x008 (CMDARG) Access: Read/Write

	0 … 31
R W	CMDARG
Reset	All zeros

Figure 17-5. Command Argument Register (CMDARG)

Table 17-5 provides the field description.

Table 17-5. CMDARG Field Descriptions

Bits	Name	Description
0–31	CMDARG	Command argument. The SD/MMC command argument is specified as bits 39–8 of the command format in the SD or MMC Specification. If PRSSTAT[CIHB] is set, this register is write-protected.

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

17.4.4 Transfer Type Register (XFERTYP)

The transfer type register, shown in Figure 17-6, controls the operation of data transfers. The host driver should set this register before issuing a command followed by a data transfer. To prevent data loss, the eSDHC prevents a write to the bits that are involved in the data transfer of this register while the data transfer is active.

The host driver should check PRSSTAT[CDIHB] and PRSSTAT[CIHB] before writing to this register.

- If PRSSTAT[CDIHB] is set, any attempt to send a command with data by writing to this register is ignored.
- If PRSSTAT[CIHB] is set, any write to this register is ignored.

Offset: 0x00C (XFERTYP) Access: Read/Write

	0 1	2 7	8 9	10	11	12	13	14 15	16 25	26	27	28	29	30	31
R/W	—	CMDINX	CMDTYP	DPSEL	CICEN	CCCEN	—	RSPTYP	—	MSBSEL	DTDSEL	—	AC12EN	BCEN	DMAEN
Reset	All zeros														

Figure 17-6. Transfer Type Register (XFERTYP)

Table 17-6 provides the field descriptions.

Table 17-6. XFERTYP Field Descriptions

Bits	Name	Description
0–1	—	Reserved
2–7	CMDINX	Command index. These bits should be set to the command number (CMD0–63, ACMD0–63) that is specified in bits 45–40 of the command format in the *SD Memory Card Physical Layer Specification*.
8–9	CMDTYP	Command type. There is one type of special command—abort. Clear this bit field for all other commands. • Abort command. If this command is set when executing a read transfer, the eSDHC stops reads to the buffer. If this command is set when executing a write transfer, the eSDHC stops driving the SDHC_DAT line. After issuing the abort command, the host driver should issue a software reset. (Abort transaction) 00 Normal—other commands Reserved Reserved 11 Abort—CMD12, CMD52 for writing I/O abort in CCCR
10	DPSEL	Data present select. Set to indicate that data is present and should be transferred using the SDHC_DAT line. It is cleared for the following: • Commands using only the SDHC_CMD line (for example, CMD52) • Commands with no data transfer but using busy signal on the SDHC_DAT[0] line (R1b or R5b, for example, CMD38) 0 No data present 1 Data present
11	CICEN	Command index check enable. 0 Disable. The index field is not checked. 1 Enable. The eSDHC checks the index field in the response to see if it has the same value as the command index. If it is not, it is reported as a command index error.

Table 17-6. XFERTYP Field Descriptions (continued)

Bits	Name	Description
12	CCCEN	Command CRC check enable. The number of bits checked by the CRC field value changes according to the length of the response. (Refer to RSPTYP[1:0] and Table 17-8.) 0 Disable. The CRC field is not checked. 1 Enable. The eSDHC checks the CRC field in the response if it contains the CRC field. If an error is detected, it is reported as a command CRC error.
13	—	Reserved
14–15	RSPTYP	Response type select. 00 No response 01 Response length 136 10 Response length 48 11 Response length 48 check busy after response
16–25	—	Reserved
26	MSBSEL	Multi/single block select. Enables multiple block SDHC_DAT line data transfers. For any other commands, this bit should be cleared. If this bit is cleared, it is not necessary to set the block count register. (Refer to Table 17-7.) 0 Single block 1 Multiple blocks
27	DTDSEL	Data transfer direction select. Defines the direction of SDHC_DAT line data transfers. The bit is set by the host driver to transfer data from the SD card to the eSDHC and it is cleared for all other commands. 0 Write (host to card) 1 Read (card to host)
28	—	Reserved
29	AC12EN	Auto CMD12 enable. Multiple block transfers for memory require CMD12 to stop the transaction. If this bit is set, the eSDHC issues CMD12 automatically when the last block transfer is completed. The host driver should not set this bit to issue commands that do not require CMD12 to stop a multiple block data transfer. In particular, secure commands defined in the Part 3 File Security specification do not require CMD12. In a single block transfer, the eSDHC ignores this bit. 0 Disable 1 Enable
30	BCEN	Block count enable. Enables the block attributes register, which is only relevant for multiple block transfers. When this bit is cleared, the block attributes register is disabled, which is useful in executing an infinite transfer. 0 Disable 1 Enable
31	DMAEN	DMA enable. Enables DMA functionality as described in Section 17.5.2, “DMA CCB Interface.” If this bit is set, a DMA operation should begin when the host driver writes to the CMDINX field of the transfer type register. 0 Disable 1 Enable

Table 17-7 shows how register settings determine types of data transfers.

Table 17-7. Determination of Transfer Type

Multi/Single Block Select XFERTYP[MSBSEL]	Block Count Enable XFERTYP[BCEN]	Block Count BLKATTR[BLKCNT]	Function
0	X	X	Single Transfer
1	0	X	Infinite Transfer
1	1	Positive Number	Multiple Transfer
1	1	Zero	No Data Transfer

Table 17-8 shows how the response type can be determined by the command index check enable, command CRC check enable, and response type bits.

Table 17-8. Relation Between Parameters and Name of Response Type

Response Type XFERTYP[RSPTYP]	Index Check Enable XFERTYP[CICEN]	CRC Check Enable XFERTYP[CCCEN]	Response Type
00	0	0	No Response
01	0	1	R2
10	0	0	R3, R4
10	1	1	R1, R5, R6
11	1	1	R1b, R5b

NOTE

The CRC field for R3 and R4 is expected to be all 1s. The CRC check should be disabled for these response types.

17.4.5 Command Response 0–3 (CMDRSP0–3)

The command response registers, shown in Figure 17-7, store the four parts of the response bits from the card.

Offset: 0x010 (CMDRSP0)
0x014 (CMDRSP1)
0x018 (CMDRSP2)
0x01C (CMDRSP3)

Access: Read

	0 … 31
R	CMDRSP
W	
Reset	All zeros

Figure 17-7. Command Response 0–3 Register (CMDRSP*n*)

Table 17-9 describes the mapping of command responses from the SD bus to the command response registers for each response type. In the table, R[ ] refers to a bit range within the response data as transmitted on the SD bus.

Table 17-9. Response Bit Definition for Each Response Type

Response Type	Meaning of Response	Response Field	Response Register
R1,R1b (normal response)	Card status	R[39:8]	CMDRSP0
R1b (Auto CMD12 response)	Card status for Auto CMD12	R[39:8]	CMDRSP3
R2 (CID, CSD register)	CID/CSD register [127:8]	R[127:8]	{CMDRSP3[23:0], CMDRSP2, CMDRSP1, CMDRSP0}
R3 (OCR register)	OCR register for memory	R[39:8]	CMDRSP0
R4 (OCR register)	OCR register for I/O and so on	R[39:8]	CMDRSP0
R6 (publish RCA)	New published RCA[31:16] and card status[15:0]	R[39:8]	CMDRSP0

This table shows the following:

- Most responses with a length of 48 (R[47:0]) have 32 bits of the response data (R[39:8]) stored in the CMDRSP0 register.
- Responses of type R1b (Auto CMD12 responses) have response data bits R[39:8] stored in the CMDRSP3 register.
- Responses with length 136 (R[135:0]) have 120 bits of the response data (R[127:8]) stored in the CMDRSP0, 1, 2, and 3 registers.

To be able to read the response status efficiently, the eSDHC only stores part of the response data in the command response registers. This enables the host driver to efficiently read 32 bits of response data in one read cycle on a 32-bit bus system. Parts of the response, the index field, and the CRC are checked by the eSDHC (as specified by XFERTYP[CICEN, CCCEN]) and generate an error interrupt if any error is detected. The bit range for the CRC check depends on the response length. If the response length is 48, the eSDHC checks R[47:1], and if the response length is 136, the eSDHC checks R[119:1].

Since the eSDHC may have a multiple block data transfer executing concurrently with a CMD_wo_DAT (Command without data) command, the eSDHC stores the Auto CMD12 response in the CMDRSP3 register and the CMD_wo_DAT response is stored in CMDRSP0. This allows the eSDHC to avoid overwriting the Auto CMD12 response with the CMD_wo_DAT and vice versa. When the eSDHC modifies part of the command response registers it preserves the unmodified bits.

17.4.6 Buffer Data Port Register (DATPORT)

The buffer data port register, shown in Figure 17-8, is a 32-bit data port register used to access the internal buffer.

NOTE

When the internal DMA is not enabled and a write transaction is in operation, DATPORT must not be read. DATPORT also must not be used to read (or write) data by the CPU or external DMA if the data will be written (or read) by the eSDHC internal DMA.

Offset: 0x020 (DATPORT) Access: Read/Write

	0–31
R	DATCONT
W	
Reset	All zeros

Figure 17-8. Buffer Data Port Register (DATPORT)

Table 17-10 provides the field description.

Table 17-10. DATPORT Field Descriptions

Bits	Name	Description
0–31	DATCONT	Data content. The buffer data port register is for 32-bit data access by the CPU. When the internal DMA is enabled, any write to this register is ignored, and a read from this register always yields 0.

17.4.7 Present State Register (PRSSTAT)

The present state register, shown in Figure 17-9, indicates the status of the eSDHC to the host driver.

Offset: 0x024 (PRSSTAT) Access: Read only

	0–3	4–7	8	9–11	12	13	14	15
R	DLSL		CLSL	—	WPSPL	CDPL	—	CINS
W								
Reset	1 1 1 1	1 1 1 1	1	0 0 0	*n*	*n*	0	*n*

	16–19	20	21	22	23	24	25	26	27	28	29	30	31
R	—	BREN	BWEN	RTA	WTA	SD OFF	PER OFF	HCK OFF	IPG OFF	—	DLA	CDIHB	CIHB
W													
Reset	0 0 0 0	0	0	0	0	*n*	*n*	*n*	*n*	0	0	0	0

Figure 17-9. Present State Register (PRSSTAT)

Table 17-11. PRSSTAT Field Descriptions

Bits	Field	Description
0–7	DLSL	SDHC_DAT[7:0] line signal level. These bits are used to check the SDHC_DAT line level to recover from errors, and for debugging. This is especially useful in detecting the busy signal level from SDHC_DAT[0]. The reset value is affected by the external pull resistors. By default, read value of this bit field after reset is 0b11110111, when SDHC_DAT[3] is pull-down and other lines are pull-up. **PRSSTAT Bit** / **SDHC_DAT*n*** 0 / 7 1 / 6 2 / 5 3 / 4 4 / 3 5 / 2 6 / 1 7 / 0
8	CLSL	SDHC_CMD line signal level. This status is used to check the SDHC_CMD line level to recover from errors, and for debugging. The reset value is affected by the external pull resistor, by default, read value of this bit after reset is 1, when the command line is pull-up.
9–11	—	Reserved
12	WPSPL	Write protect switch pin level. The write protect switch is supported for memory cards. This bit reflects the inverse of the SDHC_WP pin of the card socket. A software reset does not affect this bit. The reset value is affected by the external write protect switch. If the SDHC_WP pin is not used (PMUXCR[SDHC_WP] = 0, Section 20.4.1.7, “Alternate Function Signal Multiplex Control Register (PMUXCR)”), so that the reset value of this bit is 1 and write is enabled. 0 Write protected (SDHC_WP = 1) 1 Write enabled (SDHC_WP = 0)
13	CDPL	Card detect pin level. This bit reflects the inverse value of the $\overline{\text{SDHC_CD}}$ pin for the card socket. Debouncing is not performed on this bit. This bit may be valid, but it is not guaranteed because of a propagation delay. Use of this bit is limited to testing since it must be debounced by software. A software reset does not affect this bit. Write to the force event register does not affect this bit. The reset value is affected by the external card detection pin. If this bit is not used, it should be tied to 0. 0 No card present ($\overline{\text{SDHC_CD}}$ = 1) 1 Card present ($\overline{\text{SDHC_CD}}$ = 0)
14	—	Reserved
15	CINS	Card inserted. Indicates if a card has been inserted. The eSDHC debounces this signal so that the host driver does not need to wait for it to stabilize. Changing from 0 to 1 generates a card-insertion interrupt in the interrupt status register and changing from 1 to 0 generates a card removal interrupt in the interrupt status register. A write to the force event register does not affect this bit. The software reset for all in the system control register does not affect this bit. A software reset does not affect this bit. 0 Power-on-reset or no card 1 Card inserted
16–19	—	Reserved

Table 17-11. PRSSTAT Field Descriptions (continued)

Bits	Field	Description
20	BREN	Buffer read enable. This status is used for non-DMA read transfers. The eSDHC may implement multiple buffers to transfer data efficiently. This read-only flag indicates that a burst-length of valid data exists in the host-side buffer. When the buffer is read, this bit is cleared. When a burst length of data is ready in the buffer, this bit is set and a buffer read ready interrupt is generated (if the interrupt is enabled). 0 Buffer read disable 1 Buffer read enable
21	BWEN	Buffer write enable. This status is used for non-DMA write transfers. The eSDHC can implement multiple buffers to transfer data efficiently. This read-only flag indicates if space is available for a burst length of write data. When the buffer is written, this bit is cleared. When a burst length of data is written to the buffer, this bit is set and a buffer write ready interrupt is generated (if the interrupt is enabled). 0 Buffer write disable 1 Buffer write enable
22	RTA	Read transfer active. This status is used for detecting completion of a read transfer. This bit is set for either of the following conditions: • After the end bit of the read command • When writing a 1 to PROCTL[CREQ] to restart a read transfer This bit is cleared for either of the following conditions: • When the last data block as specified by block length is transferred to the system • When all valid data blocks have been transferred to the system and no current block transfers are being sent as a result of PROCTL[SABGREQ] being set. A transfer complete interrupt is generated when this bit changes to 0. 0 No valid data 1 Transferring data
23	WTA	Write transfer active. This status indicates a write transfer is active. If this bit is 0, it means no valid write data exists in eSDHC. This bit is set in either of the following cases: • After the end bit of the write command. • When writing a 1 to PROCTL[CREQ] to restart a write transfer. This bit is cleared in either of the following cases: • After getting the CRC status of the last data block, as specified by the transfer count (single and multiple) • After getting the CRC status of any block where data transmission is about to be stopped by a stop-at-block-gap request. During a write transaction, a IRQSTAT[BGE] interrupt is generated when this bit is changed to 0, as result of PROCTL[SABGREQ] being set. This status is useful for the host driver in determining when to issue commands during write busy. 0 No valid data 1 Transferring data
24	SDOFF	SD clock gated off internally. Indicates the SD clock is internally gated off because of a buffer overrun, buffer underrun, or a read pause without read-wait assertion. This bit is for the host driver to debug data transaction on SD bus. This status bit resets to 0, but reflects the value of the automatic clock gating and may transition to 1 if the eSDHC is idle.
25	PEROFF	The internal bus clock gated off internally. This status bit indicates the internal bus clock is internally gated off. This bit is for the host driver to debug a transaction on SD bus. This status bit resets to 0, but reflects the value of the automatic clock gating and may transition to 1 if the eSDHC is idle.

Table 17-11. PRSSTAT Field Descriptions (continued)

Bits	Field	Description
26	HCKOFF	Master clock gated off internally. This status bit indicates master clock is internally gated off. This bit is for the host driver to debug a data transfer. This status bit resets to 0, but reflects the value of the automatic clock gating and may transition to 1 if the eSDHC is idle.
27	IPGOFF	Controller clock gated off internally. Indicates that the controller clock is internally gated off. This bit is for the host driver to debug. This status bit resets to 0, but reflects the value of the automatic clock gating and may transition to 1 if the eSDHC is idle.
28	—	Reserved
29	DLA	Data line active. Indicates whether one of the SDHC_DAT line on SD bus is in use. For read transactions, this bit indicates if a read transfer is executing on the SD bus. Clearing this bit from 1 to 0 between data blocks generates a block gap event interrupt. This bit is set in either of the following cases: • After the end bit of the read command • When writing a 1 to PROCTL[CREQ] to restart a read transfer This bit is cleared in either of the following cases: • When the end bit of the last data block is sent from the SD bus to the eSDHC • When beginning a read wait transfer initiated by a stop at block gap request The eSDHC waits at the next block gap by driving read wait at the start of the interrupt cycle. If the read-wait signal is already driven (data buffer cannot receive data), the eSDHC can wait for current block gap by continuing to drive the read-wait signal. It is necessary to support read wait in order to use the suspend/resume function. For write transactions, this bit indicates that a write transfer is executing on the SD bus. Clearing this bit from 1 to 0 generates a transfer complete interrupt. This bit is set in any of the following cases: • After the end bit of the write command • When writing a 1 to PROCTL[CREQ] to continue a write transfer This bit is cleared in any of the following cases: • When the SD card releases write-busy of the last data block, the eSDHC also detects if output is not busy. If the SD card does not drive the busy signal after CRC status is received, the eSDHC should consider the card drive not busy. • When the SD card releases write-busy prior to waiting for write transfer as a result of a stop at block gap request 0 SDHC_DAT line inactive 1 SDHC_DAT line active

Table 17-11. PRSSTAT Field Descriptions (continued)

Bits	Field	Description
30	CDIHB	Command inhibit (SDHC_DAT). This bit is set if the SDHC_DAT line is active, the read transfer active is set. If this bit is cleared, it indicates the eSDHC can issue the next SD/MMC command. Commands with busy signal belong to command inhibit (SDHC_DAT) (e.g. R1b and R5b type). Clearing from 1 to 0 generates a transfer complete interrupt. 0 Can issue command which uses the SDHC_DAT line 1 Cannot issue command which uses the SDHC_DAT line
31	CIHB	Command inhibit (SDHC_CMD). This bit is cleared, if the SDHC_CMD line is not in use and the eSDHC can issue a SD/MMC command using the SDHC_CMD line. This bit is set immediately after the XFERTYP register is written. This bit is cleared when the command response is received. Even if the CDIHB bit is set, commands using only the SDHC_CMD line can be issued if this bit is cleared. Clearing from 1 to 0 generates a command complete interrupt. If the eSDHC cannot issue the command because of a command conflict error (refer to command CRC error) or because of command not issued by Auto CMD12 error, this bit remains set and IRQSTAT[CC] is not set. Status issuing Auto CMD12 is not read from this bit. 0 Can issue command using only SDHC_CMD line 1 Cannot issue command

NOTE

The host driver can issue CMD0, CMD12, CMD13 (for memory) when the SDHC_DAT lines are busy during a data transfer. These commands can be issued when PRSSTAT[CIHB] is cleared. Other commands should be issued when PRSSTAT[CDIHB] is cleared. Possible changes to the SD physical specification may add other commands to this list in the future.

17.4.8 Protocol Control Register (PROCTL)

The protocol control register is shown in Figure 17-10.

Offset: 0x028 (PROCTL) Access: Read/Write

	0				4	5	6	7					12	13	14	15
R/W	—					WE CRM	WE CINS		—					RW CTL	CREQ	SABG REQ
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16							23	24	25	26	27	28	29	30	31
R/W	—								CDSS	CDTL	EMODE		D3CD	DTW		—
Reset	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0

Figure 17-10. Protocol Control Register (PROCTL)

Table 17-12 provides the field descriptions of PROCTL.

Table 17-12. PROCTL Field Descriptions

Bits	Name	Description
0–4	—	Reserved
5	WECRM	Wake-up event enable on SD card removal. This bit enables wakeup event via card removal assertion in the IRQSTAT register. FN_WUS (wake-up support) in CIS does not affect this bit. 0 Disable 1 Enable
6	WECINS	Wakeup event enable, via a Card Insertion, in the Interrupt Status register. FN_WUS (Wake Up Support) in CIS does not effect this bit. **Note:** When this bit is set, the card insertion status and the eSDHC interrupt can be asserted without SD_CLK toggling. When the wakeup feature is not enabled, the SD_CLK must be active in order to assert the card insertion status and the eSDHC interrupt. 0 Disable 1 Enable
7–12	—	Reserved
13	RWCTL	Read wait control. Not supported on this device. If the card supports read wait, set this bit to enable the read wait protocol to stop read data using the SDHC_DAT[2] line. Otherwise, the eSDHC has to stop the SD clock to hold read data, which restricts command generation. If the card does not support read wait, this bit should never be set otherwise an SDHC_DAT line conflict may occur. If this bit is cleared, a stop-at-block-gap-during-read operation is also supported, but the eSDHC stops the SD clock to pause the reading operation. 0 Disable read-wait control, and stop SD clock at block gap when the SABGREQ bit is set 1 Enable read-wait control, and assert read wait without stopping the SD clock at block gap when PROCTL[SABGREQ] is set
14	CREQ	Continue request. Restarts a transaction which was stopped using the stop-at-block-gap request. To cancel the request, clear SABGREQ and set this bit to restart the transfer. The eSDHC automatically clears this bit in either of the following cases: • For a read transaction, the PRSSTAT[DLA] bit changes from 0 to 1 as a read transaction restarts. • For a write transaction, the PRSSTAT[WTA] bit changes from 0 to 1 as the write transaction restarts. Therefore, it is not necessary for the host driver to clear. If SABGREQ and this bit are set, the continue request is ignored. 0 No effect 1 Restart
15	SABGREQ	Stop at block gap request. Stops executing a transaction at the next block gap for both DMA and non-DMA transfers. Until the TC bit is set, indicating a transfer completion, the host driver should leave this bit set. Clearing SABGREQ and CREQ does not cause the transaction to restart. The eSDHC stops the SD bus clock to pause the read operation during the block gap. For write transfers in which the host driver writes data to the data port register, the host driver should set this bit after all block data is written. If this bit is set, the host driver should not write data to the DATPORT register after a block is sent. When this bit is set, the host driver should not clear this bit before IRQSTAT[TC] is set. Otherwise, the eSDHC behavior is undefined. Confirm that IRQSTAT[TC] is enabled. This bit affects PRSSTAT[RTA, WTA, DLA, CIHB]. 0 Transfer 1 Stop
16–23	—	Reserved

Table 17-12. PROCTL Field Descriptions (continued)

Bits	Name	Description
24	CDSS	Card detect signal selection. Selects the source for card detection. 0 Card detection level is selected (for normal purpose) 1 Card detection test level is selected (for test purpose)
25	CDTL	Card detect test level. Determines card insertion status when CDSS is set. 0 No card in the slot 1 Card is inserted
26–27	EMODE	Endian mode. eSDHC supports three endian modes in data transfer. 00 Big endian mode 01 Half-word big endian mode 10 Little-endian mode 11 Reserved
28	D3CD	SDHC_DAT3 as card detection pin. If this bit is set, SDHC_DAT3 should be pulled down to act as a card detection pin. Be cautious when using this feature, because SDHC_DAT3 is chip-select for SPI mode, and a pull-down on this pin and CMD0 may set the card into SPI mode, which the eSDHC does not support. 0 SDHC_DAT3 does not monitor card insertion 1 SDHC_DAT3 is card detection pin
29–30	DTW	Data transfer width. Selects the data width of the SD bus. The host driver should set it to match the data width of the card. 00 1-bit mode 01 4-bit mode 10 8-bit mode 11 Reserved
31	—	Reserved

To restart the transfer after a stop at the block gap, the continue request should be used to restart the transfer.

Any time PROCTL[SABGREQ] stops the data transfer, the host driver should wait for IRQSTAT[TC] before attempting to restart the transfer. When restarting the data transfer by continue request, the host driver should clear PROCTL[SABGREQ] before or simultaneously.

17.4.9 System Control Register (SYSCTL)

The system control register is shown in Figure 17-11.

Offset: 0x02C (SYSCTL) Access: Mixed

	0–3	4	5	6	7	8–11	12–15
R	—	INITA				—	DTOCV
W			RSTD	RSTC	RSTA		
Reset	0 0 0 0	0	0	0	0	0 0 0 0	0 0 0 0

	16–23	24–27	28	29	30	31
R	SDCLKFS	DVS	SD CLKEN	PEREN	HCKEN	IPGEN
W						
Reset	1 0 0 0 0 0 0 0	0 0 0 0	1	0	0	0

Figure 17-11. System Control Register (SYSCTL)

Table 17-13 provides the field descriptions.

Table 17-13. SYSCTL Field Descriptions

Bits	Name	Description
0–3	—	Reserved
4	INITA	Initialization active. When this bit is written ‘1’, 80 SD clocks are sent to the card. After the 80 clocks are sent, this bit is self-cleared. This bit is very useful during the card power-up period when 74 SD clocks are needed and clock auto-gating feature is enabled. Writing one to this bit when it is already set has no effect. Clearing this bit at any time does not affect it. When PRSSTAT[CIHB] or PRSSTAT[CDIHB] is set, writing a one to this bit is ignored. That is, when the command line or data line is active, writing to this bit is not allowed.
5	RSTD	Software reset for SDHC_DAT line. The DMA and part of the data circuit are reset. The following registers and bits are cleared by this bit: • DATPORT register • Buffer is cleared and initialized; PRSSTAT register • PRSSTAT[BREN, BWEN, RTA, WTA, DLA, CDIHB] • PROCTL[CREQ, SABGREQ] • IRQSTAT[BRR, BWR, DINT, BGE, TC] 0 Work 1 Reset
6	RSTC	Software reset for SDHC_CMD line. Only part of the command circuit is reset. The following bits are cleared by this bit: • PRSSTAT[CIHB] • IRQSTAT[CC] 0 Work 1 Reset

Table 17-13. SYSCTL Field Descriptions (continued)

Bits	Name	Description
7	RSTA	Software reset for all. This reset affects the entire host controller except for the card-detection circuit. Register bits of type ROC, RW, RW1C, and RWAC are cleared. During its initialization, the host driver should set this bit to reset the eSDHC. The eSDHC should clear this bit when capabilities registers are valid and the host driver can read them. Additional use of the this bit does not affect the value of the capabilities registers. After this bit is set, it is recommended the host driver reset the external card and re-initialize it. 0 Work 1 Reset
8–11	—	Reserved
12–15	DTOCV	Data timeout counter value. Determines the interval by which SDHC_DAT line timeouts are detected. Refer to the data timeout error Section 17.4.10, “Interrupt Status Register (IRQSTAT)”, for information on factors that dictate timeout generation. Timeout clock frequency is generated by dividing the base clock SDHC_CLK value by this value. When setting this register, prevent inadvertent timeout events by clearing IRQSTATEN[DTOESEN]. 0000 SDHC_CLK x 2^{13} 0001 SDHC_CLK x 2^{14} ... 1110 SDHC_CLK x 2^{27} 1111 Reserved
16–23	SDCLKFS	SDHC_CLK frequency select. This field, together with DVS, selects the frequency of SDHC_CLK pin. This bit holds the prescaler of the base clock frequency. Only the following settings are allowed: 0x01 Base clock divided by 2 0x02 Base clock divided by 4 0x04 Base clock divided by 8 0x08 Base clock divided by 16 0x10 Base clock divided by 32 0x20 Base clock divided by 64 0x40 Base clock divided by 128 0x80 Base clock divided by 256 Multiple bits must not be set or the behavior of this prescaler is undefined. According to the SD Physical Specification version 2.0, the maximum SD clock frequency is 50 MHz, and should never exceed this limit. The frequency of SDHC_CLK is set by the following formula: $\text{clock frequency} = (\text{base clock}) \div [(\text{SDCLKFS} \times 2) \times (\text{DVS} + 1)]$ *Eqn. 17-1* For example, if the base clock frequency is 96 MHz, and the target frequency is 25 MHz, then choosing the prescaler value of 0x1 and divisor value of 0x1 yields 24 MHz, which is the nearest frequency less than or equal to the target. Similarly, to approach a clock value of 400 kHz, the prescaler value of 0x04 and divisor value of 0xE yields the exact clock value of 400 kHz. The reset value of this bit field is 0x80. So, if the input base clock is about 96 MHz, the default SD clock after reset is 375 kHz. **Note:** The base clock frequency equals the platform clock/2.
24–27	DVS	Divisor. Provides a more exact divisor to generate the desired SD clock frequency. The settings are as follows: 0x0 Divide by 1 0x1 Divide by 2 ... 0xE Divide by 15 0xF Divide by 16

Table 17-13. SYSCTL Field Descriptions (continued)

Bits	Name	Description
28	SDCLKEN	SD clock enable. To change the SDCLK frequency, this bit must be cleared. The host controller should stop SDCLK when clearing this bit, but should maintain the same clock frequency until SDCLK is stopped (stop at SDCLK = 0). If PRSSTAT[CINS] is cleared, the host driver should also clear SDCLKEN to save power. 0 SD clock is disabled 1 SD clock is enabled
29	PEREN	Peripheral clock enable. If set, the peripheral clock is always active and no automatic gating is applied, thus SDHC_CLK is active only except auto gating-off during buffer danger. If cleared, the peripheral clock is automatically off when no transaction is on the SD bus. Clearing this bit does not stop SDHC_CLK immediately. The peripheral clock will be internally gated off, if none of the following factors are met: • Command part is reset • Data part is reset • Soft reset • Command is about to send • Clock divisor is just updated • Continue request is just set • This bit is set • Card insertion is detected • Card removal is detected • Card external interrupt is detected • 80 clocks for initialization phase is ongoing 0 The peripheral clock is internally gated off 1 The peripheral clock is not automatically gated off
30	HCKEN	Master clock enable. If set, master clock is always active and no automatic gating is applied. If cleared, master clock is automatically off when no data transfer is on SD bus. **Note:** Master clock is the clock to the DMA engine and to the system bus interface logic. 0) Master clock is internally gated off 1) Master clock is not automatically gated off
31	IPGEN	Controller clock enable. If this bit is set, the controller clock is always active and no automatic gating is applied. The controller clock is internally gated off, if neither the following factors is met: • Command part is reset • Data part is reset • Soft reset • Command is about to send • Clock divisor is just updated • Continue request is just set • This bit is set • Card insertion is detected • Card removal is detected • Card external interrupt is detected • The internal bus clock is not gated off **Note:** The controller clock is not auto-gated off if the peripheral clock is not gated off. So, clearing this bit only does not take effect if SYSCTL[PEREN] is not cleared. 0 The controller clock is internally gated off 1 The controller clock is not automatically gated off

17.4.10 Interrupt Status Register (IRQSTAT)

An interrupt is generated when one of the status bits and its corresponding interrupt enable bit are set. For all bits (except BGE), writing one to a bit clears it, while writing zero keeps the bit unchanged. More than one status can be cleared with a single register write.

Figure 17-12 shows the interrupt status register.

Offset: 0x030 (IRQSTAT) Access: Mixed

	0–2	3	4–6	7	8	9	10	11	12	13	14	15
R	—	DMAE	—	AC12E	—	DEBE	DCE	DTOE	CIE	CEBE	CCE	CTOE
W		w1c		w1c		w1c	w1c	w1c	w1c	w1c	w1c	w1c
Reset	All zeros											

	16–23	24	25	26	27	28	29	30	31
R	—	CRM	CINS	BRR	BWR	DINT	BGE	TC	CC
W		w1c	w1c	w1c	w1c	w1c		w1c	w1c
Reset	All zeros								

Figure 17-12. Interrupt Status Register (IRQSTAT)

Table 17-14 provides the field descriptions.

Table 17-14. IRQSTAT Field Descriptions

Bits	Name	Description
0–2	—	Reserved
3	DMAE	DMA error. Occurs when internal DMA transfer failed. This bit is set when some error occurs in the data transfer. The value in the DMA system address register is the next fetch address where the error occurs. Since any error corrupts the entire data block, the host driver should restart the transfer from the corrupted block boundary. The address of the block boundary can be calculated from the current DS_ADDR value or the remaining number of blocks and the block size. 0 No Error 1 Error
4–6	—	Reserved
7	AC12E	Auto CMD12 error. Occurs when one of the bits in AUTOC12ERR is set. This bit is also set when Auto CMD12 is not executed due to a previous command error. 0 No Error 1 Error
8	—	Reserved
9	DEBE	Data end bit error. Occurs when detecting 0 at the end bit position of read data on the SDHC_DAT line or at the end bit position of the CRC. 0 No Error 1 Error

Table 17-14. IRQSTAT Field Descriptions (continued)

Bits	Name	Description
10	DCE	Data CRC error. Occurs when detecting CRC error when transferring read data on the SDHC_DAT line or when detecting the write CRC status having a value other than 0b010. 0 No Error 1 Error
11	DTOE	Data timeout error. Occurs during one of following timeout conditions: • Busy timeout for R1b and R5b types • Busy timeout after write CRC status • Read data timeout 0 No error 1 Timeout
12	CIE	Command index error. Occurs if a command index error occurs in the command response. 0 No error 1 Error
13	CEBE	Command end bit error. Occurs when the end bit of a command response is 0. 0 No error 1 End bit error generated
14	CCE	Command CRC error. A command CRC error is generated in two cases: • If a response is returned and IRQSTAT[CTOE] is cleared (indicating no timeout), this bit is set when detecting a CRC error in the command response. • The eSDHC detects a SDHC_CMD line conflict by monitoring the SDHC_CMD line when a command is issued. If the eSDHC drives the SDHC_CMD line to 1, but detects 0 on the SDHC_CMD line at the next SDHC_CLK edge, then the eSDHC aborts the command (stop driving SDHC_CMD line) and sets this bit. The CTOE bit is also set to distinguish the SDHC_CMD line conflict. 0 No error 1 CRC error generated
15	CTOE	Command timeout error. Occurs if no response is returned within 64 SDHC_CLK cycles from the end bit of the command. Also, if eSDHC detects a SDHC_CMD line conflict, this bit is set along with IRQSTAT[CCE] as shown in Table 17-27. 0 No error 1 Time out
16–23	—	Reserved
24	CRM	Card removal. This bit is set if PRSSTAT[CINS] changes from 1 to 0. When the host driver writes 1 to this bit to clear it, the status of PRSSTAT[CINS] should be confirmed. Because the card-detect state may be changed when the host driver clears this bit, an interrupt event may not be generated. When this bit is cleared, it is set again if no card is inserted. To leave it cleared, clear IRQSTATEN[CRMSEN]. 0 Card state unstable or inserted 1 Card removed
25	CINS	Card insertion. This bit is set if PRSSTAT[CINS] changes from 0 to 1. When the host driver writes 1 to this bit to clear it, the status of PRSSTAT[CINS] should be confirmed. Because the card-detect state may be changed when the host driver clears this bit, an interrupt event may not be generated. When this bit is cleared, it is set again if a card has been inserted. To leave it cleared, clear IRQSTATEN[CINSEN]. 0 Card state unstable or removed 1 Card inserted

Table 17-14. IRQSTAT Field Descriptions (continued)

Bits	Name	Description
26	BRR	Buffer read ready. This bit is set if PRSSTAT[BREN] changes from 0 to 1. 0 Not ready to read buffer 1 Ready to read buffer
27	BWR	Buffer write ready. This bit is set if PRSSTAT[BWEN] changes from 0 to 1. 0 Not ready to write buffer 1 Ready to write buffer
28	DINT	DMA interrupt. Occurs when the internal DMA finishes the data transfer successfully. If errors occur during data transfer, this bit is not set. Instead, the DMAE bit is set. 0 No DMA interrupt 1 DMA interrupt is generated
29	BGE	Block gap event. If PROCTL[SABGREQ] is set, this bit is set when a read or write transaction is stopped at a block gap. If PROCTL[SABGREQ] is cleared, this bit is not set. During a read transaction, this bit is set at the falling edge of the SDHC_DAT line active status (when the transaction is stopped at SD bus timing). Read wait must be supported to use this function. During a write transaction, this bit is set at the falling edge of PRSSTAT[WTA] (after reading the CRC status at SD bus timing). 0 No block gap event 1 Transaction stopped at block gap
30	TC	Transfer complete. This bit is set when a read or write transfer is completed. For a read transaction, this bit is set at the falling edge of PRSSTAT[RTA]. There are two cases in which this interrupt is generated: • When a data transfer is completed, as specified by data length (after the last data has been read to the host system). • When data has stopped at the block gap and completed the data transfer by setting PROCTL[SABGREQ] (after valid data has been read to the host system). For a write transaction, this bit is set at the falling edge of PRSSTAT[DLA]. There are two cases in which this interrupt is generated: • When the last data is written to the SD card, as specified by data length and the busy signal is released. • When data transfers are stopped at the block gap by setting PROCTL[SABGREQ] and data transfers have completed (after valid data is written to the SD card and the busy signal is released).
31	CC	Command complete. This bit is set when the end bit of the command response is received (except Auto CMD12). Refer to PRSSTAT[CIHB]. 0 No command complete 1 Command complete

Table 17-15 shows that command timeout error has higher priority than command complete. If both bits are set, it can be assumed that the response was not received correctly.

Table 17-15. Relation Between Command Timeout Error and Command Complete Status

Command Complete	Command Timeout Error	Meaning of the Status
0	0	—
X	1	Response not received within 64 SDHC_CLK cycles
1	0	Response received

Table 17-16 shows that transfer complete has higher priority than data timeout error. If both bits are set, the data transfer can be considered complete.

Table 17-16. Relation Between Data Timeout Error and Transfer Complete Status

Transfer Complete	Data Timeout Error	Meaning of the Status
0	0	—
0	1	Timeout occur during transfer
1	X	Data transfer complete

The relation between command CRC error and command timeout error is shown in Table 17-17 below.

Table 17-17. Relation Between Command CRC Error and Command Timeout Error

Command CRC Error	Command Timeout Error	Meaning of the Status
0	0	No error
0	1	Response Timeout Error
1	0	Response CRC Error
1	1	SDHC_CMD line conflict

17.4.11 Interrupt Status Enable Register (IRQSTATEN)

Setting the bits of IRQSTATEN enables the corresponding interrupt status bit to be set by the specified event. If any bit is cleared, the corresponding IRQSTAT bit is also cleared and is never set.

Figure 17-13 shows the interrupt status enable register.

Offset: 0x034 (IRQSTATEN) Access: Read/Write

	0	2	3	4	6	7	8	9	10	11	12	13	14	15
R/W	—		DMAE SEN	—		AC12E SEN	—	DEBE SEN	DCE SEN	DTOE SEN	CIE SEN	CEBE SEN	CCE SEN	CTOE SEN
Reset	0 0 0		1	0 0 0		1	0	1	1	1	1	1	1	1

	16	23	24	25	26	27	28	29	30	31
R/W	—		CRM SEN	CINS SEN	BRR SEN	BWR SEN	DINT SEN	BGE SEN	TC SEN	CC SEN
Reset	0 0 0 0	0 0 0 1	0	0	1	1	1	1	1	1

Figure 17-13. Interrupt Status Enable Register (IRQSTATEN)

Table 17-18 provides the field descriptions.

Table 17-18. IRQSTATEN Field Descriptions

Bits	Name	Description
0–2	—	Reserved
3	DMAESEN	DMA error status enable 0 Masked 1 Enabled
4–6	—	Reserved
7	AC12ESEN	Auto CMD12 error status enable 0 Masked 1 Enabled
8	—	Reserved
9	DEBESEN	Data end bit error status enable 0 Masked 1 Enabled
10	DCESEN	Data CRC error status enable 0 Masked 1 Enabled
11	DTOESEN	Data timeout error status enable 0 Masked 1 Enabled
12	CIESEN	Command index error status enable 0 Masked 1 Enabled
13	CEBESEN	Command end bit error status enable 0 Masked 1 Enabled
14	CCESEN	Command CRC error status enable 0 Masked 1 Enabled
15	CTOESEN	Command timeout error status enable 0 Masked 1 Enabled
16–23	—	Reserved
24	CRMSEN	Card removal status enable 0 Masked 1 Enabled
25	CINSEN	Card insertion status enable 0 Masked 1 Enabled
26	BRRSEN	Buffer read ready status enable 0 Masked 1 Enabled

Table 17-18. IRQSTATEN Field Descriptions (continued)

Bits	Name	Description
27	BWRSEN	Buffer write ready status enable 0 Masked 1 Enabled
28	DINTSEN	DMA interrupt status enable 0 Masked 1 Enabled
29	BGESEN	Block gap event status enable 0 Masked 1 Enabled
30	TCSEN	Transfer complete status enable 0 Masked 1 Enabled
31	CCSEN	Command complete status enable 0 Masked 1 Enabled

NOTE

The eSDHC may sample the card interrupt signal during the interrupt period and hold its value in the flip-flop. As a result of synchronization, there is a delay in the card interrupt (which is asserted from the card) to the time the host system is informed.

To detect a SDHC_CMD line conflict, the host driver must set both CTOESEN and CCESEN bits.

17.4.12 Interrupt Signal Enable Register (IRQSIGEN)

IRQSIGEN selects which interrupt status is indicated to the host system as the interrupt. These status bits all share the same interrupt line. Setting any of these bits enables an interrupt generation. The corresponding status register bit generates an interrupt when the corresponding interrupt signal enable bit is set.

Figure 17-14 shows the interrupt signal enable register.

Offset: 0x038 (IRQSIGEN) Access: Read/Write

	0–2	3	4–6	7	8	9	10	11	12	13	14	15
R/W	—	DMAE IEN	—	AC12E IEN	—	DEBE IEN	DCE IEN	DTOE IEN	CIE IEN	CEBE IEN	CCE IEN	CTOE IEN
Reset	All zeros											

	16–23	24	25	26	27	28	29	30	31
R/W	—	CRM IEN	CINS IEN	BRR IEN	BWR IEN	DINT IEN	BGE IEN	TC IEN	CC IEN
Reset	All zeros								

Figure 17-14. Interrupt Signal Enable Register (IRQSIGEN)

Table 17-19 provides the field descriptions.

Table 17-19. IRQSIGEN Field Descriptions

Bits	Name	Description
0–2	—	Reserved
3	DMAEIEN	DMA error interrupt enable 0 Masked 1 Enabled
4–6	—	Reserved
7	AC12EIEN	Auto CMD12 error interrupt enable 0 Masked 1 Enabled
8	—	Reserved
9	DEBEIEN	Data end bit error interrupt enable 0 Masked 1 Enabled
10	DCEIEN	Data CRC error interrupt enable 0 Masked 1 Enabled
11	DTOEIEN	Data timeout error interrupt enable 0 Masked 1 Enabled
12	CIEIEN	Command index error interrupt enable 0 Masked 1 Enabled
13	CEBEIEN	Command end bit error interrupt enable 0 Masked 1 Enabled

Table 17-19. IRQSIGEN Field Descriptions (continued)

Bits	Name	Description
14	CCEIEN	Command CRC error interrupt enable 0 Masked 1 Enabled
15	CTOEIEN	Command timeout error interrupt enable 0 Masked 1 Enabled
16–23	—	Reserved
24	CRMIEN	Card removal interrupt enable 0 Masked 1 Enabled
25	CINSIEN	Card insertion interrupt enable 0 Masked 1 Enabled
26	BRRIEN	Buffer read ready interrupt enable 0 Masked 1 Enabled
27	BWRIEN	Buffer write ready interrupt enable 0 Masked 1 Enabled
28	DINTIEN	DMA interrupt enable 0 Masked 1 Enabled
29	BGEIEN	Block gap event interrupt enable 0 Masked 1 Enabled
30	TCIEN	Transfer complete interrupt enable 0 Masked 1 Enabled
31	CCIEN	Command complete interrupt enable 0 Masked 1 Enabled

17.4.13 Auto CMD12 Error Status Register (AUTOC12ERR)

When IRQSTAT[AC12E] is set, the host driver checks this register to identify what kind of error Auto CMD12 indicated. This register is valid only when IRQSTAT[AC12E] is set.

Figure 17-15 shows the Auto CMD12 error status register.

Offset: 0x03C (AUTOC12ERR) Access: Read

	0–23	24	25–26	27	28	29	30	31
R	—	CNIB AC12E	—	AC12 IE	AC12 CE	AC12 EBE	AC12 TOE	AC12 NE
W								
Reset	All zeros							

Figure 17-15. Auto CMD12 Error Status Register (AUTOC12ERR)

Table 17-20 provides the field descriptions.

Table 17-20. AUTOC12ERR Field Descriptions

Bits	Name	Description
0–23	—	Reserved
24	CNIBAC12E	Command not issued by Auto CMD12 error. This bit is set when CMD_wo_DAT is not executed due to an Auto CMD12 error (D04–D01). 0 No error 1 Not Issued
25–26	—	Reserved
27	AC12IE	Auto CMD12 index error. Occurs if the command index error occurs in response to a command. 0 No error 1 Error, the CMD index in response is not CMD12
28	AC12CE	Auto CMD12 CRC error. Occurs when detecting a CRC error in the command response. 0 No CRC error 1 CRC error met in Auto CMD12 response
29	AC12EBE	Auto CMD12 end bit error. Occurs when detecting that the end bit of command response is 0 when it should be 1. 0 No error 1 End bit error generated
30	AC12TOE	Auto CMD12 timeout error. Occurs if no response is returned within 64 SDHC_CLK cycles from the end bit of the command. If this bit is set, the other error status bits (2–4) are meaningless. 0 No error 1 Time out
31	AC12NE	Auto CMD12 not executed. If a memory multiple block data transfer is not started due to command error, this bit is not set because it is not necessary to issue Auto CMD12. Setting this bit means eSDHC cannot issue Auto CMD12 to stop the memory multiple block data transfer due to some error. If this bit is set, the other error status bits (1–4) are meaningless. 0 Executed 1 Not executed

Table 17-21. Relationship Between Command CRC Error and Command Timeout Error for Auto CMD12

Auto CMD12 CRC Error	Auto CMD12 Timeout Error	Types of Error
0	0	No error
0	1	Response timeout error
1	0	Response CRC error
1	1	SDHC_CMD line conflict

There are three scenarios when AUTOC12ERR can be changed:

1. When eSDHC is going to issue Auto CMD12
   - Set AC12NE if Auto CMD12 cannot be issued due to an error in the previous command.
   - Clear AC12NE if Auto CMD12 is issued.
2. At the end bit of an Auto CMD12 response
   - Check received responses by checking the error bits 1–4.
   - Set if error is detected.
   - Clear if error is not detected.
3. Before reading AUTOC12ERR[CNIBAC12E]
   - Set CNIBAC12E if there is a command that cannot be issued
   - Clear CNIBAC12E if there is no command to issue

The timing of generating the Auto CMD12 error and writing to the command register is asynchronous. The command may be blocked by any Auto CMD12 error causing CNIBAC12E to be set. Therefore, it is suggested to read this register only when IRQSTAT[AC12E] is set. An Auto CMD12 error interrupt is generated when one of the error bits 0–4 is set. The CNIBAC12E error bit does not generate an interrupt.

17.4.14 Host Controller Capabilities (HOSTCAPBLT)

The host controller capabilities provides the host driver with information specific to the eSDHC implementation. The value in this register does not change in a software reset, and any write to this register is ignored.

Figure 17-16 shows the host capabilities register.

Offset: 0x040 (HOSTCAPBLT) Access: Read only

	0–4	5	6	7	8	9	10	11	12–15
R	—	VS18	VS30	VS33	—	DMAS	HSS	—	MBL
W									
Reset	0 0 0 0	0	1	0	1	1	1	1	0 0 1 1

	16–31
R	—
W	
Reset	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

Figure 17-16. Host Capabilities Register (HOSTCAPBLT)

Table 17-22 provides the field descriptions.

Table 17-22. HOSTCAPBLT Field Descriptions

Bits	Name	Description
0–4	—	Reserved
5	VS18	Voltage support 1.8 V. This bit depends on the host system ability. 0 1.8 V not supported 1 1.8 V supported
6	VS30	Voltage support 3.0 V. This bit depends on the host system ability. 0 3.0 V not supported 1 3.0 V supported
7	VS33	Voltage support 3.3 V. This bit depends on the host system ability. 0 3.3 V not supported 1 3.3 V supported
8	—	Reserved.
9	DMAS	DMA support. Indicates if eSDHC is capable of using internal DMA to transfer data between system memory and the data buffer directly. 0 DMA not supported 1 DMA supported
10	HSS	High speed support. Indicates if the eSDHC supports high speed mode and the host system can supply the SD clock frequency from 25 to 50 MHz. 0 High speed supported 1 High speed supported

Table 17-22. HOSTCAPBLT Field Descriptions (continued)

Bits	Name	Description
11–12	—	Reserved
13–15	MBL	Max block length. Indicates the maximum block size that the host driver can read and write to the buffer in the eSDHC. The buffer should transfer block size without wait cycles. 000 512 bytes 001 1024 bytes 010 2048 bytes 011 4096 bytes
16–31	—	Reserved

17.4.15 Watermark Level Register (WML)

Both write and read watermark levels are configurable. The value can be any number from 1–128 words.

Figure 17-17 shows the watermark level register.

Offset: 0x044 (WML) Access: Read/Write

	0				7	8				15	16				23	24				31
R W	—					WR_WML					—					RD_WML				
Reset	0	0	0	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	0	0	0	0

Figure 17-17. Watermark Level Register (WML)

Table 17-23 provides the field descriptions.

Table 17-23. WML Field Descriptions

Bits	Name	Description
0–7	—	Reserved
8–15	WR_WML	Write watermark level. Number of 32-bit words of watermark level in DMA write operation. Also, the number of words of write burst length. **Note:** The minimum value is 0x02, which represents 2 words (8 bytes).
16–23	—	Reserved
24–31	RD_WML	Read watermark level. Number of 32-bit words of watermark level in DMA read operation. Also, the number of words of read burst length. **Note:** The minimum value for RD_WML is 0x02, which means 2 words (8 bytes), and the maximum value for RD_WML is 0x10, which means 16 words (64 bytes). Setting RD_WML to values outside this range results in non-predicted behavior. **Note:** The maximum value for RD_WML is 0x10, which means 16 words (64 bytes).

17.4.16 Force Event Register (FEVT)

The force event register, shown in Figure 17-18, is not a physically implemented register. Rather, it is an address to which the IRQSTAT register can be written if the corresponding bit of IRQSTATEN is set. Therefore, this register is a write-only register and writing zero has no effect. Writing 1 to this register sets the corresponding bit of IRQSTAT. Reading from this register always returns zeros.

Forcing a card interrupt generates a short pulse on the SDHC_DAT[1] line, and the driver may treat this interrupt as normal. The interrupt service routine may skip polling the card-interrupt source as the interrupt is self-cleared.

Offset: 0x050 (FEVT) Access: Write

	0 1 2	3	4 6	7	8	9	10	11	12	13	14	15
R	—	0	—	0	—	0	0	0	0	0	0	0
W		FEVT DMAE		FEVT AC12E		FEVT DEBE	FEVT DCE	FEVT DTOE	FEVT CIE	FEVT CEBE	FEVT CCE	FEVT CTOE
Reset	All zeros											

	16 23	24	25 26	27	28	29	30	31
R	—	0	—	0	0	0	0	0
W		FEVTCNI BAC12E		FEVTA C12IE	FEVTA C12EBE	FEVTA C12CE	FEVTA C12TOE	FEVTA C12NE
Reset	All zeros							

Figure 17-18. Force Event Register (FEVT)

Table 17-24 provides the field descriptions.

Table 17-24. FEVT Field Descriptions

Bits	Name	Description
0–2	—	Reserved
3	FEVTDMAE	Force event DMA error. Forces IRQSTAT[DMAE] to set.
4–6	—	Reserved
7	FEVTAC12E	Force event Auto CMD12 error. Forces IRQSTAT[AC12E] to set.
8	—	Reserved
9	FEVTDEBE	Force event data end bit error. Forces IRQSTAT[DEBE] to set.
10	FEVTDCE	Force event data CRC error. Forces IRQSTAT[DCE] to set.
11	FEVTDTOE	Force event data time out error. Forces IRQSTAT[DTOE] to set.
12	FEVTCIE	Force event command index error. Forces IRQSTAT[CCE] to set.
13	FEVTCEBE	Force event command end bit error. Forces IRQSTAT[CEBE] to set.
14	FEVTCCE	Force event command CRC error. Forces IRQSTAT[CCE] to set.
15	FEVTCTOE	Force event command time out error. Forces IRQSTAT[CTOE] to set.

Table 17-24. FEVT Field Descriptions (continued)

Bits	Name	Description
16–23	—	Reserved
24	FEVTCNIBAC12E	Force event command not executed by Auto CMD12 error. Forces AUTOC12ERR[CNIBAC12E] to set.
25–26	—	Reserved
27	FEVTAC12IE	Force event Auto CMD12 index error. Forces AUTOC12ERR[AC12IE] to set.
28	FEVTAC12EBE	Force event Auto CMD12 end bit error. Forces AUTOC12ERR[AC12EBE] to set.
29	FEVTAC12CE	Force event Auto CMD12 CRC error. Forces AUTOC12ERR[AC12CE] to set.
30	FEVTAC12TOE	Force event Auto CMD12 time out error. Forces AUTOC12ERR[AC12TOE] to set.
31	FEVTAC12NE	Force event Auto CMD12 not executed. Forces AUTOC12ERR[AC12NE] to set.

17.4.17 Host Controller Version Register (HOSTVER)

The host controller version register, shown in Figure 17-19, contains the version for the vendor and the host controller. All the bits are read-only.

Offset: 0x0FC (HOSTVER) Access: Read

	0															15	16							23	24							31
R	—																VVN								SVN							
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	1	0	0	0	0	0	0	0	0	1

Figure 17-19. Host Controller Version Register (HOSTVER)

Table 17-25 provides the field descriptions.

Table 17-25. HOSTVER Field Descriptions

Bits	Name	Description
0–15	—	Reserved
16–23	VVN	Vendor version number. The host driver should not use this status. The upper and the lower 4-bits indicate the version. 0x00 Freescale eSDHC version 1.0 0x10 Freescale eSDHC version 2.0 0x11 Freescale eSDHC version 2.1 0x12 Freescale eSDHC version 2.2 others Reserved
24–31	SVN	Specification version number. Indicates for the host controller specification version. The upper and the lower 4-bits indicate the version. 0x00 SD Host Specification Version 1.0 0x01 SD Host Specification Version 2.0, supports the test event register. others Reserved

17.4.18 DMA Control Register (DCR)

The DMA control register controls, shown in Figure 17-20, various settings that affect the system response to DMA operations.

Offset: 0x40C (DCR) Access: Read/Write

	0–15
R W	—
Reset	All zeros

	16–17	18–24	25	26–28	29	30	31
R W	PRI	—	SNOOP	—	RD_SAFE	RD_PFE	RD_PF_SIZE
Reset	All zeros						

Figure 17-20. DMA Control Register (DCR)

Table 17-26 provides the field descriptions.

Table 17-26. DCR Field Descriptions

Bits	Name	Description
0–15	—	Reserved.
16–17	PRI	Priority. This field is used to present priority level for AHB arbitration for eSDHC DMA requests. 00 Level 0 (lowest priority) 01 Level 1 10 Level 2 11 Level 3 (highest priority)
18–24	—	Reserved.
25	SNOOP	Snoop attribute. 0 DMA transactions are not snooped by the CPU data cache 1 DMA transactions are snooped by the CPU data cache
26–28	—	Reserved.
29	RD_SAFE	Read safe. This bit should be set only if the target of a read-DMA operation is a well-behaved memory that is not affected by the read operation and returns the same data if read again from the same location. This means that unaligned reading operation can be rounded up to enable more efficient read operations. 0 It is not safe to read more bytes that were intended 1 It is safe to read more bytes that were intended
30	RD_PFE	Read prefetch enable. This bit should be set if the target of read-DMA operation is a well-behaved memory that is not affected by the read operation and returns the same data if read again from the same location. This means that prefetch of data can be done by the internal bus units and it results in faster read completion. 0 It is not allowed to prefetch data on DMA read operation 1 It is allowed to prefetch data on DMA read operation
31	RD_PF_SIZE	Read prefetch size. Determines the prefetch byte count to be used if RD_PFE is set. 0 64 bytes prefetch 1 32 bytes prefetch

17.5 Functional Description

The following sections provide a brief functional description of the major system blocks, including the data buffer, DMA CCB interface, register bank, register bus interface, dual-port memory wrapper, data/command controller, clock and reset manager, and clock generator.

17.5.1 Data Buffer

The eSDHC uses one configurable data buffer so that data can be transferred between the internal system bus (register bus or CCB bus) and the SD card in an optimized manner to maximize throughput between the two clock domains (the IP peripheral clock and the master clock). See Figure 17-21 for an illustration of the buffer scheme.

The buffer is used as temporary storage for data being transferred between the host system and the card. The burst lengths for read and write are both configurable and can be any value between 1 and 128 words.

Figure 17-21. eSDHC Buffer Scheme

For a host read operation, when the amount of data exceeds the RD_WML value, the eSDHC sets PRSSTAT[BREN] and either:

- Issues an interrupt to inform the system to read the data
- When granted CCB access permission, the internal DMA burst-reads RD_WML number of words

Conversely, for a host write operation, when the amount of buffer spaces exceeds the WR_WML value, the eSDHC sets PRSSTAT[BWEN] and either:

- Issues an interrupt to inform the system to write data to the buffer
- When granted CCB access permission, the internal DMA burst-writes WR_WML number of words into the buffer

17.5.1.1 Write Operation Sequence

There are two ways to write data into the buffer when the user transfers data to the card:

- Processor core polling IRQSTAT[BWR] (interrupt or polling)
- Internal DMA

When the internal DMA is used, the eSDHC does not inform the system before all the required number of bytes are transferred and no error is encountered. When an error occurs during the data transfer, the eSDHC aborts the data transfer and abandons the current block. The host driver should read the content of the DMA system address register to obtain the start address of abandoned data block. If the current data transfer is in multi-block mode, the eSDHC does not automatically send CMD12 even though XFERTYP[AC12EN] is set. Therefore, in this scenario, the host driver should send CMD12 and restart the write operation from that address. It is recommended that a software reset for data is applied before the transfer is restarted after error recovery.

The eSDHC does not start data transmission until the WML[WR_WML] number of words of data can be held in the buffer. If the buffer is empty and the host system does not write data in time, the eSDHC stops the SDHC_CLK to avoid a data buffer underrun situation.

17.5.1.2 Read Operation Sequence

There are two ways to read data from the buffer when transferring data from the card:

- Processor core polling IRQSTAT[BRR] (interrupt or polling)
- Internal DMA

When the internal DMA is used, the eSDHC does not inform the system before all the required number of bytes are transferred and no error is encountered. When an error occurs during the data transfer, the eSDHC aborts the data transfer and abandons the current block. The host driver should read the content of the DMA system address register to obtain the start address of abandoned data block. If the current data transfer is in multiblock mode, the eSDHC does not automatically send CMD12 even though XFERTYP[AC12EN] is set. Therefore, in this scenario, the host driver should send CMD12 and restart the read operation from that address. It is recommended that a software reset for data is applied before the transfer is restarted after error recovery.

The eSDHC does not start data transmission until the WML[RD_WML] number of words of data are in the buffer. If the buffer is full and the host system does not read the data in time, the eSDHC stops the SDHC_CLK to avoid a data buffer overrun situation.

17.5.1.3 Data Buffer Size

To use the buffer in the most optimized way, the buffer size must be known. In the eSDHC the data buffer can hold up to 128 32-bit words, and the read and write watermark levels are each configurable from 1–128 words. The host driver may configure the values according to the system situation and requirements.

During multiblock data transfer, the maximum block length is 4096 bytes, which can satisfy all the requirements from MMC and SD cards. Any block length less than this value is also allowed. The only restriction is from the external card since it may not support such a large block or a partial block access that is not an integer multiple of 512 bytes.

For block sizes that are not a multiple of four (that is, not word aligned), the eSDHC requires stuff bytes at the end of each block because the eSDHC treats each block individually. For example, if the block size is seven bytes and there are twelve blocks to write, the system must write twice for each block. In addition, for each block, the ending byte would be abandoned by the eSDHC since it only sends seven bytes to the card and picks data from the following system write. In total, there would be 24 beats of write access.

17.5.2 DMA CCB Interface

The internal DMA implements a DMA engine and CCB master. When the internal DMA is enabled (XFERTYP[DMAEN] is set), the buffer interrupt status bits are still set if they are enabled. To avoid setting them, clear IRQSTATEN[BWRSEN, BRRSEN]. See Figure 17-22 for illustration of the DMA CCB interface block. The internal DMA must not be used to read (or write) data if the data will be written (or read) by the CPU or an external DMA through the DATPORT register.

Figure 17-22. DMA CCB Interface Block

17.5.2.1 Internal DMA Request

If the watermark level is met in the data transfer and the internal DMA is enabled, the data buffer block sends a DMA request to this block. Meanwhile, the external DMA request is disabled. The delay of response from the internal DMA engine depends on the system bus loading and the priority assigned to eSDHC. The DMA engine does not respond to the request during its burst transfer, and is available as soon as the burst is over. The data buffer deasserts the request once an access on the buffer is made. Upon access to the buffer by the internal DMA, the data buffer updates its internal buffer pointer and when the watermark level is satisfied, another DMA request is sent.

The data transfer is in the block unit and the last watermark level is always set to the remaining number of words. For instance, for a multi-block data read with each block size of 31 bytes, the burst length is set at six words. After the first burst transfer, if there are more than seven bytes in the buffer, which might be partly some data of the next block, another DMA read request is sent because the remaining number of words to send for the current block is $(31 - 6 \times 4) \div 4 = 2$, and eSDHC reads two words out of the buffer, with seven valid bytes and one stuff byte automatically added by eSDHC.

17.5.2.2 DMA Burst Length

Just like the CPU polling access, the DMA burst length for the internal DMA engine does not have a restriction other than the maximum size. The burst length for read or write can be 1–128 words. The actual burst length for the DMA depends on which is smaller: configured watermark level or the remaining words of current block.

Take the example in Section 17.5.2.1, “Internal DMA Request,” again. After six words are read, the burst length is two words to complete the 31-byte block. The burst length then changes back to six words to prepare for the next 31-byte block. The host driver writer may take this variable burst length into account.

It is also acceptable to configure the burst length as the divisor of block size so that each time the burst length is the same.

17.5.2.3 CCB Master Interface

It is possible that the internal DMA engine fails during the data transfer. When an error occurs, the DMA engine stops the transfer and goes to the idle state, while the internal data buffer stops working, too. IRQSTAT[DMAE] is set to inform the driver.

Once the IRQSTAT[DMAE] interrupt is received, software should send CMD12 to abort the current transfer and read DSADDR[DS_ADDR] to obtain the start address of the corrupted block. After the DMA error is fixed, the software should apply a data reset and restart the transfer from this address to recover the corrupted block.

17.5.3 SD Protocol Unit

The SD protocol unit deals with all SD protocol affairs and performs the following:

- Acts as the bridge between internal buffer and the SD bus
- Sends the command data and its argument serially
- Stores the serial response bit stream into corresponding registers
- Detects bus state on SDHC_DAT[0] line
- Gates off SD clock when the buffer announces danger status
- Detects write-protect state

It also performs miscellaneous other functions.

It consists of four submodules: SD transceiver, SD clock and monitor, command agent, and data agent.

17.5.3.1 SD Transceiver

In the SD protocol unit, the transceiver is the main control module. It consists of an FSM and the control module, from which the control signals for all other three modules are generated.

17.5.3.2 SD Clock and Monitor

This module monitors the signal level on all eight data lines and the command lines, directly route the level values into the register bank for the driver to debug with.

The transceiver reports the card insertion state according to the $\overline{\text{SDHC_CD}}$ state, or signal level on SDHC_DAT[3] line when PROCTL[D3CD] is set.

The module detects the SDHC_WP (write protect) line. With the information of SDHC_WP state, the register bank ignores the command accompanied by write operation, when the SD_WP switch is on. If the internal data buffer is in danger and the SD clock must be gated off to avoid buffer over/underrun, this module asserts the gate of output SD clock to shut the clock off. When the buffer danger is eliminated when system access of the buffer catches up, the clock gate of this module is open and the SD clock is active again.

17.5.3.3 Command Agent

The command agent deals with the transactions on SDHC_CMD line. See Figure 17-23 for illustration of the structure for the command CRC shift register.

Figure 17-23. Command CRC Shift Register

The CRC polynomials for the SDHC_CMD are as follows:

Generator polynomial: $G(x) = x^7 + x^3 + 1$

$M(x) = (\text{first bit}) \times x^n + (\text{second bit}) \times x^{n-1} + ... + (\text{last bit}) \times x^0$

$CRC[6:0] = \text{Remainder } [(M(x) \times x^7) \div G(x)]$

17.5.3.4 Data Agent

The data agent handles the transactions on the eight data lines. The CRC polynomials for the SDHC_DAT are as follows:

Generator polynomial: $G(x) = x^{16} + x^{12} + x^5 + 1$

$M(x) = (\text{first bit}) \times x^n + (\text{second bit}) \times x^{n-1} + ... + (\text{last bit}) \times x^0$

$CRC[15:0] = \text{Remainder } [(M(x) \times x^{16}) \div G(x)]$

17.5.4 Clock & Reset Manager

This module controls all the reset signals within the eSDHC. There are four types of reset signals within eSDHC: hardware reset, software reset for all, software reset for data, and software reset for command. All these signals are fed into this module and stable signals are generated inside the module to reset all other modules.

This module also gates off all the inside signals. The module monitors the activities of all other modules, supplies the clocks for them, and when enabled, automatically gates off the corresponding clocks.

17.5.5 Clock Generator

The clock generator generates the SDHC_CLK by dividing the internal bus clock into two stages. Refer to Figure 17-24 for the structure of the divider, in which the term base represents the frequency of the

internal bus clock (ccb_clk/2). Refer to SYSCTL[SDCLKFS] and SYSCTL[DVS] (see Section 17.4.9, "System Control Register (SYSCTL)") to select the divisor values.

Figure 17-24. Two Stages of Clock Divider

The first stage is a prescaler. The frequency of clock output from this stage, DIV, can be base, base/2, base/4, ..., or base/256.

The second stage outputs the actual clock, SDHC_CLK, as the driving clock for all sub-modules of SD protocol unit, and the sync FIFOs in Figure 17-21 to synchronize with the data rate from the internal data buffer. It can be div, div/2, div/3,..., or div/16. Thus, the highest frequency of SDHC_CLK generated by the internal bus clock (ccb_clk/2) is base while the lowest frequency is base/4096.

17.5.6 Card Insertion and Removal Detection

The eSDHC uses the SDHC_DAT[3] pin or the $\overline{\text{SDHC_CD}}$ pin to detect card insertion or removal. When SDHC_DAT[3] pin is used for card detection, user needs to pull-down this pad as a default state. When there is no card on the MMC/SD bus, the SDHC_DAT[3] is pulled to a low voltage level by default. When any card is inserted to or removed from the socket, the eSDHC detects the logic value changes on the SDHC_DAT[3] pin and generates an interrupt.

When SDHC_DAT[3] pin is not used for card detection, $\overline{\text{SDHC_CD}}$ must be connected for card detection. It may be implemented by a GPIO. Whether SDHC_DAT[3] is configured for card detection or not, $\overline{\text{SDHC_CD}}$ is always a reference for card detection, either SDHC_DAT[3] or $\overline{\text{SDHC_CD}}$ reports card inserted, the eSDHC informs the host system that a card is inserted, and the interrupt is sent if it is enabled.

17.5.7 Power Management and Wake-Up Events

In some circumstances, when the clocks to eSDHC are disabled, or when system is in low power mode, there are some events when users need to enable the clock and handle the event. These events are called wake-up interrupts. The eSDHC can generate these interrupts even there are no clocks enabled. The two interrupts that can be used as wake-up events are:

- Card removal interrupt
- Card insertion interrupt

These two wake-up events (or wake-up interrupts) can be also used to wake the system up from low-power modes.

NOTE

To make the interrupt as wake-up event when all the clocks to eSDHC are disabled or when whole system is in low power mode, the corresponding wake-up enable bit need to be set. Refer to Section 17.4.8, "Protocol Control Register (PROCTL)," for more information on the eSDHC PROCTL register.

17.5.7.1 Setting Wake-Up Events

For the eSDHC to respond to a wake-up event, the software must set the respective wake-up enable bit before the CPU enters sleep mode. Refer to Section 17.4.8, “Protocol Control Register (PROCTL),” for more information on the wake-up enable bits.

Before the software disables the host clock, it should ensure that all of the following conditions have been met:

- No read or write transfer is active
- Data and command lines are not active
- No interrupts are pending
- Internal data buffer is empty

17.6 Initialization/Application Information

All communication between system and cards are controlled by the host. The host sends commands of two types: broadcast and addressed (point-to-point) commands.

Broadcast commands, such as GO_IDLE_STATE, SEND_OP_COND or ALL_SEND_CID, are intended for all cards. In broadcast mode, all cards are in the open-drain mode to avoid bus contention. Refer to Section 17.6.5, “Commands for MMC/SD,” for the commands of bc and bcr categories.

After the broadcast command CMD3 is issued, the cards enter standby mode. Addressed type commands are used from this point. In this mode, the SDHC_CMD/SDHC_DAT I/O pads turn to push-pull mode, to have the driving capability for maximum frequency operation. Refer to Section 17.6.5, “Commands for MMC/SD,” for the commands of ac and adtc categories.

17.6.1 Command Send and Response Receive Basic Operation

Assuming data type WORD is an unsigned 32-bit integer, the following flow is a guideline for sending a command to the card(s):

```
send_command(cmd_index, cmd_arg, other requirements)
{
WORD wCmd; // 32-bit integer to make up the data to write into the XFERTYP register, it is
          // recommended to implement in a bit-field manner
wCmd = (<cmd_index> & 0x3f) << 24; // set the first 8 bits as ‘00’+<cmd_index>
set CMDTYP, DPSEL, CICEN, CCCEN, RSTTYP, and DTDSEL according to the command index;
         // XFERTYP register bits
if (internal DMA is used) wCmd |= 0x1;
if (multi-block transfer) {
         set XFERTYP[MSBSEL] bit;
         if (finite block number) {
                  set XFERTYP[BCEN] bit;
                  if (auto12 command is to use) set XFERTYP[AC12EN] bit;
         }
}
write_reg(CMDARG, <cmd_arg>); // configure the command argument
write_reg(XFERTYP, wCmd); // set XFERTYP register as wCmd value to issue the command
}
wait_for_response(cmd_index)
```


Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

```
{
while (IRQSTAT[CC] is not set); // wait until command complete bit is set
read IRQSTAT register and check if any error bits about command are set;
if (any error bits are set) report error;
write 1 to clear IRQSTAT[CC] and all command error bits;
}
```

For the sake of simplicity, the function wait_for_response is implemented here by means of polling. For an effective and formal way, the response is usually checked after the command complete interrupt is received. By doing this, ensure the corresponding interrupt status bits are enabled.

For some scenarios, the response timeout is expected. For instance, after all cards respond to CMD3 and go to the standby state, no response to the host when CMD2 is sent. The host driver should manage false errors similar to this with caution.

17.6.2 Card Identification Mode

When a card is inserted to the socket or the card was reset by the host, the host needs to validate the operation voltage range, identify the cards, and request the cards to publish the relative card address (RCA) or to set the RCA for the MMCs.

17.6.2.1 Card Detect

See Figure 17-25 for a flow diagram showing the detection of MMC and SD cards using the eSDHC.

Figure 17-25. Flow Diagram for Card Detection

1. Set SYSCTL[RSTA] and wait for it to be cleared.
2. Set SYSCTL[PEREN] to enable the clocks and wait for PRSSTAT[PEROFF] to be cleared or enable wakeup event (set PROCTL[WECINS]).
3. Set IRQSIGEN[CINSIEN] and IRQSTATEN[CINSEN] to enable card detection interrupt.
4. When an IRQSTAT[CINS] interrupt from eSDHC is received, wait for two SD_CLK cycle and then check PRSSTAT[CINS] to see if the interrupt is caused by card insertion.
5. Clear the IRQSIGEN[CINSIEN] and IRQSTATEN[CINSEN] to disable card detection interrupt and ignore all card insertion interrupt afterwards.

17.6.2.2 Reset

The host consists of three types of reset:

- Hardware reset (card and host) which is driven by POR (power on reset).

- Software reset (host only) is proceeded by the write operation on the SYSCTL[RSTD], SYSCTL[RSTC], or SYSCTL[RSTA] bits to reset the data part, command part, or all parts of the host controller, respectively.
- Card reset (card only). The command CMD0, GO_IDLE_STATE, is the software reset command for all types of MMCs and SD memory cards. This command sets each card into idle state regardless of the current card state. The cards are initialized with a default relative card address (RCA = 0x0000) and with a default driver stage register setting (lowest speed, highest driving current capability).

After the card is reset, the host needs to validate the voltage range of the card. See Figure 17-26 for the software flow chart.

Figure 17-26. Flow Chart for Reset of eSDHC and SD I/O Card

The following pseudocode shows how to initialize the eSDHC host controller and the memory card.

```
software_reset()
{
        Configure the I/O muxes to select SD signals;
        set_bit(SYSCTL, RSTA);              // software reset the host
        set SYSCTL[DTOCV and SDCLKFS];      // get the SDHC_CLK of frequency around 400 kHz
        poll PRSSTAT[CIHB and CDIHB];       // wait until both bits are cleared
        set_bit(SYSCTRL, INTIA);            // send 80 clock ticks for card to power-up
        If the card is SD/MMC
              send_command(CMD_GO_IDLE_STATE, <other parameters>);// reset the card with CMD0
        If the card is SDIO
              send_command(CMD_IO_RW_DIRECT, <other parameters>);//reset the card with CMD52
}
```

17.6.2.3 Voltage Validation

All cards should be able to establish communication with the host using any operation voltage in the maximum allowed voltage range specified in this standard. However, the supported minimum and maximum values for V_{DD} are defined in the operation conditions register (OCR) and may not cover the whole range. Cards that store the CID (card identification) and CSD data in the preloaded memory are only able to communicate these information under data transfer V_{DD} conditions. This means that if the host and card have different V_{DD} ranges, the card is not able to complete the identification cycle, nor is it able to send CSD data.

Therefore, a special command is available:

- SEND_OP_CONT (CMD1 for MMC),

- SD_SEND_OP_CONT (ACMD41 for SD Memory)

The voltage validation procedure is designed to provide a mechanism to identify and reject cards which do not match the V_{DD} range(s) desired by the host. This is accomplished by the host sending the desired V_{DD} voltage window as the operand of this command. Cards that cannot perform data transfer in the specified range must discontinue any further bus operations and enter the inactive state. By omitting the voltage range in the command, the host can query each card and determine the common voltage range before sending out-of-range cards into the inactive state. This query should be used if the host is able to select a common voltage range or if a notification should be sent to the system when a non-usable cards in the stack is detected.

17.6.2.4 Card Registry

Card registry on MMC and SD cards are different.

For the SD card, the identification process starts at a clock rate lower than 400 kHz and the power voltage higher than 2.7 V, as defined by the card specification. At this time, the SDHC_CMD line output drives are push-pull drivers instead of open-drain. After the bus is activated, the host requests the card to send their valid operation conditions. The response to ACMD41 is the operation condition register of the card. The same command should be sent to all of the new cards in the system. Incompatible cards are placed into the inactive state. The host then issues the command, ALL_SEND_CID (CMD2), to each card to get its CID. Cards that are currently unidentified (that is, in ready state), send their CID number as the response. After the CID is sent by the card, the card goes into the identification state.

The host then issues Send_Relative_Addr (CMD3), requesting the card to publish a new relative card address (RCA) that is shorter than CID. This RCA is used to address the card for future data transfer operations. Once the RCA is received, the card changes its state to the standby state. At this point, if the host wants the card to have an alternative RCA number, it may ask the card to publish a new number by sending another Send_Relative_Addr command to the card. The last published RCA is the actual RCA of the card.

The host repeats the identification process with CMD2 and CMD3 for each card in the system until the last CMD2 gets no response from any of the cards in system.

For MMC operation, the host starts the card identification process in open-drain mode with the identification clock rate lower than 400 kHz, the power voltage higher than 2.7 V. The open-drain driver stages on the SDHC_CMD line allow parallel card operation during card identification. After the bus is activated the host requests the cards to send their valid operation conditions (CMD1). The response to CMD1 is the wired-OR operation on the condition restrictions of all cards in the system. Incompatible cards are sent into inactive state. The host then issues the broadcast command All_Send_CID (CMD2), asking all cards for their unique CID number. All unidentified cards (the cards in ready state) simultaneously start sending their CID numbers serially, while bit-wise monitoring their outgoing bit stream. Those cards, whose outgoing CID bits do not match the corresponding bits on the command line in any one of the bit periods, stop sending their CID immediately and must wait for the next identification cycle. Since the CID is unique for each card, only one card can successfully send its full CID to the host. This card then goes into identification state. Thereafter, the host issues Set_Relative_Addr (CMD3) to assign to this card a relative card address (RCA). Once the RCA is received, the card state changes to the stand-by state, and the card does not react in further identification cycles, and its output driver switches

from open-drain to push-pull. The host repeats the process, namely CMD2 and CMD3, until the host receives a time-out condition to recognize completion of the identification process.

17.6.3 Card Access

These sections describe the supported access modes with external cards.

17.6.3.1 Block Write

This section describes the process of writing data to external cards in block mode.

17.6.3.1.1 Normal Write

During block write (CMD24–27), one or more blocks of data are transferred from the host to the card with a CRC appended to the end of each block by the host. If the CRC fails, the card should indicate the failure on the SDHC_DAT line (see below). The transferred data is discarded and not written, and all further transmitted blocks (in multi-block write mode) are ignored.

If the host uses partial blocks whose accumulated length is not block-aligned and block misalignment is not allowed (CSD parameter WRITE_BLK_MISALIGN is not set), the card detects the block misalignment error and aborts programming before the beginning of the first misaligned block. The card sets the ADDRESS_ERROR error bit in the status register, defined in the MMC/SD Specification, and then waits in the receive-data state for a stop command while ignoring all further data transfers. The write operation is also aborted if the host attempts to write over a write-protected area.

For MMC and SD cards, programming the CID and CSD registers does not require a previous block length setting. The transferred data is also CRC protected. If a part of the CSD or CID register is stored in the ROM, this unchangeable section must match the corresponding section of the receive buffer. If this match fails, then the card reports an error and does not change any register contents.

Some cards may require a long and unpredictable period of time to write a block of data. After receiving a block of data and completing the CRC check, the card begins writing. If its write buffer is full and unable to accept new data from a new WRITE_BLOCK command, the card holds the SDHC_DAT line low. The host may poll the status of the card with a SEND_STATUS command (CMD13) cards, at any time and the card responds with its status. The card status indicates whether the card can accept new data or if the write process is still in progress. The host may deselect the card by issuing CMD7 (to select a different card) to change the card into the standby state and release the SDHC_DAT line without interrupting the write operation. When re-selecting the card, it reactivates the busy indication by pulling SDHC_DAT low if programming is still in progress and the write buffer is unavailable.

For simplicity, the software flow described below incorporates the internal DMA, and the write operation is a multi-block write with Auto CMD12 enabled. For the other method (CPU polling status) and different transfer nature, the internal DMA part of the procedure should be removed and alternative steps inserted.

1. Check the card status and wait until the card is ready for data.
2. Set the card block length.
   — For MMC/SD cards, use SET_BLOCKLEN (CMD16)
3. Set eSDHC BLKATTR[BLKSIZE] to the same as the block length set in the card in step 2.

4. Set eSDHC BLKATTR[BLKCNT] with the number of blocks to send.
5. Disable the buffer write ready interrupt, configure the DMA setting, and enable the eSDHC DMA when sending the command with data transfer. Set XFERTYP[AC12EN].
6. Wait for the transfer complete interrupt.
7. Check the status bit to see if a read CRC error or any other errors occurred between sending Auto CMD12 and receiving the response.

17.6.3.1.2 Write with Pause

The write operation can be paused during the transfer. Instead of stopping the SDHC_CLK at any time to pause all the operations which is also inaccessible to the host driver, the driver can set PROCTL[SABGREQ] to pause the transfer between the data blocks. Since there is no timeout condition in a write operation during the data blocks, a write operation to the cards can be paused in this way and if line SDHC_DAT0 is not required to de-assert to release busy state.

Similar to the flow described in Section 17.6.3.1.1, “Normal Write,” the write with pause is shown with the same type of write operations:

1. Check the card status and wait until card is ready for data.
2. Set the card block length.
   — For MMC/SD cards, use SET_BLOCKLEN (CMD16)
3. Set the eSDHC BLKATTR[BLKSIZE] to the same as the block length set in the card in step 2.
4. Set eSDHC BLKATTR[BLKCNT] with the number of blocks to send.
5. Disable the buffer write ready interrupt, configure the DMA setting, and enable the eSDHC DMA when sending the command with data transfer. Set XFERTYP[AC12EN].
6. Set PROCTL[SABGREQ].
7. Wait for the transfer complete interrupt.
8. Clear PROCTL[SABGREQ].
9. Check the status bit to see if a read CRC error occurred.
10. Set PROCTL[CREQ] to continue the read operation.
11. Wait for the transfer complete interrupt.
12. Check the status bit to see if a read CRC error or any other errors occurred between sending Auto CMD12 and receiving the response.

The number of blocks left during the data transfer is accessible by reading the content of BLKATTR[BLKCNT]. Due to the data transfers and setting PROCTL[SABGREQ] are concurrent, along with the delay of register read and the register setting, the actual number of blocks left may not be the same as the value read earlier. The driver should read the value of BLKATTR[BLKCNT] after the transfer is paused and the transfer complete interrupt is received.

It is also possible that the transfer of the last block begins when the stop-at-block-gap request is sent to the buffer. In this case, the next block gap is the actual end of the transfer, and therefore, the request is ignored. The driver should treat this as a non-pause transfer and a common write operation.

When the write operation is paused, the data transfer inside the host system does not stop and the transfer remains active until the data buffer is full.

17.6.3.2 Block Read

This section discusses normal read and read with pause.

17.6.3.2.1 Normal Read

For block reads, the basic unit of a data transfer is a block whose maximum size is stored in areas defined in corresponding card specifications. A CRC is appended to the end of each block, ensuring data transfer integrity. CMD17, CMD18, CMD53, and so on, can initiate a block read. After completing the transfer, the card returns to the transfer state.

For multiblock reads, data blocks are continuously transferred until a stop command is issued. If the host uses partial blocks whose accumulated length is not block aligned and block misalignment is not allowed, the card that does not support partial block length, should detect the block misalignment at the beginning of the first misaligned block and report the error, depending on its card type.

For simplicity, the software flow described below incorporates the internal DMA, and the read operation is a multiblock read with Auto CMD12 enabled. For the other method (CPU polling status) and different transfer nature, the internal DMA part should be removed and the alternative steps are straightforward.

1. Check the card status and wait until the card is ready for data.
2. Set the card block length.
   — For MMC/SD cards, use SET_BLOCKLEN (CMD16)
3. Set eSDHC BLKATTR[BLKSIZE] to the same as the block length set in the card in step 2.
4. Set eSDHC BLKATTR[BLKCNT] with the number of blocks to send.
5. Disable the buffer read ready interrupt, configure the DMA setting, and enable the eSDHC DMA when sending the command with data transfer. Set XFERTYP[AC12EN].
6. Wait for the transfer complete interrupt.
7. Check the status bit to see if a read CRC error or any other errors occurred between sending Auto CMD12 and receiving the response.

17.6.3.2.2 Read with Pause

In general, the read operation is not able to pause.

Similarly to the flow described in Section 17.6.3.2.1, “Normal Read,” the read with pause is shown with the following read operations:

1. Set PROCTL[RWCTL].
2. Check the card status and wait until the card is ready for data.
3. Set the card block length.
   — Fore MMC/SD cards, use SET_BLOCKLEN (CMD16)
4. Set eSDHC BLKATTR[BLKSIZE] to the same as the block length set in the card in Step 2.
5. Set eSDHC BLKATTR[BLKCNT] with the number of blocks to send.

6. Disable the buffer read ready interrupt, configure the DMA setting, and enable the eSDHC DMA when sending the command with data transfer. Set XFERTYP[AC12EN].
7. Set PROCTL[SABGREQ].
8. Wait for the transfer complete interrupt.
9. Clear PROCTL[SABGREQ].
10. Check the status bit to see if a read CRC error occurred.
11. Set PROCTL[CREQ] to continue the read operation.
12. Wait for the transfer complete interrupt.
13. Check the status bit to see if a read CRC error or any other errors occurred between sending Auto CMD12 and receiving the response.

Similar to the write operation, it is possible to meet the ending block of the transfer when paused. In this case, the eSDHC ignores the stop-at-block-gap request and treats it as a command read operation.

Unlike the write operation, there is no remaining data inside the buffer when the transfer is paused. All data received before the pause is transferred to the host system; the internal data buffer is not flushed.

17.6.3.3 Transfer Error

This section discusses CRC errors, internal DMA errors, and Auto CMD12 errors.

17.6.3.3.1 CRC Error

At the end of a block transfer, a write CRC status error or read CRC error may occur. For this type of error, the last block received should be discarded because the integrity of the data block is not guaranteed. It is recommended that the following data blocks be discarded and the block be retransferred from the corrupted one. For a multiblock transfer, the host driver should issue CMD12 to abort the current process and start the transfer by a new data command. In this scenario, even when the XFERTYP[AC12EN, BCEN] are set, the eSDHC does not automatically send CMD12 because the last block is not transferred. On the other hand, if it is within the last block that CRC error occurs, Auto CMD12 is sent by the eSDHC. In this case, the driver should resend or re-obtain the last block with a single block transfer.

17.6.3.3.2 Internal DMA Error

During the data transfer with the internal DMA, if the DMA engine encounters an error on the platform bus, the DMA operation is aborted and a DMA error interrupt is sent to the host system. When acknowledged by such an interrupt, the driver should calculate the start address of the data block where the error occurred. The start address can be calculated by either of the following methods:

- Read the DSADDR[DSADDR] field. The error occurs during the previous burst. Therefore, by taking the block size, the previous burst length, and the start address of the next burst transfer into account, one can obtain the start address of the corrupted block.
- Read the BLKATTR[BLKCNT] field. The start address of the corrupted block can be calculated by the number of blocks left, the total number to transfer, the start address of transfer, and the size of each block. However, if BCEN is not set, the contents of the block attribute register does not change and this method does not work.

When a DMA error occurs, it is recommended to abort the current transfer by means of CMD12 (for multi-block transfer), apply a reset for data, and restart the transfer from the corrupted block to recover the error.

17.6.3.3.3 Auto CMD12 Error

After the last block of a multi-block transfer is sent or received and XFERTYP[AC12EN] is set when the data transfer is initiated by the data command, the eSDHC automatically sends CMD12 to the card to stop the transfer. When an error occurs at this point, it is recommended that the host driver responds as follows:

- Auto CMD12 response timeout. It is not certain whether the command has been accepted by the card or not. The driver should clear the Auto CMD12 error status bits and resend CMD12 until it is accepted by the card.
- Auto CMD12 response CRC error. Since CMD12 has been received by the card, the card aborts the transfer. The driver may ignore the error and clear the error status bit.
- Auto CMD12 conflict error or not sent. The command was not sent. Therefore, the driver should send CMD12 manually.

17.6.3.4 Card Interrupt

The external cards can inform the host controller through the use of special signals.

17.6.4 Switch Function

MMCs transferring data with a bus width other than one-bit wide is a new feature added to the MMC specification. The high-speed timing mode for all card devices is also newly-defined in recent various card specifications. To enable these new features, a type of switch command should be issued by the host driver.

For SD cards, the high-speed mode is queried and enabled by CMD6 (with the mnemonic symbol as SWITCH_FUNC); for MMCs, the high-speed mode is queried by CMD8 and enabled by CMD6 (with the mnemonic symbol as SWITCH).

The 4-bit and 8-bit bus width of MMC is also enabled by the SWITCH command, but with a different argument.

These new functions can also be disabled by software reset, but such manner of restoring to normal mode is not recommended because a complete identification process is needed before the card is ready for data transfer.

17.6.4.1 Query, Enable and Disable SD High Speed Mode

```
enable_sd_high_speed_mode(void)
{
        set BLKATTR[BLKCNT] to 1 (block), set BLKATTR[BLKSIZE] to 64 (bytes);
        send CMD6, with argument 0xFFFFF1 and read 64 bytes of data accompanying the R1
                response;
        wait data transfer done bit is set;
        check if the bit 401 of received 512 bit is set;
        if (bit 401 is ‘0’) report the SD card does not support high speed mode and return;
```

```
        send CMD6, with argument 0x80FFFFF1 and read 64 bytes of data accompanying the R1
                response;
        check if the bit field 379~376 is 0xF;
        if (the bit field is 0xF) report the function switch failed and return;
        change clock divisor value or configure the system clock feeding into eSDHC to generate
                the card_clk of around 50MHz;
        (data transactions like normal peers)
}
disable_sd_high_speed_mode(void)
{
        set BLKCNT field to 1 (block), set BLKSIZE field to 64 (bytes);
        send CMD6, with argument 0x80FFFFF0 and read 64 bytes of data accompanying the R1
                response;
        check if the bit field 379~376 is 0xF;
        if (the bit field is 0xF) report the function switch failed and return;
        change clock divisor value or configure the system clock feeding into eSDHC to generate
                the card_clk of the desired value below 25MHz;
        (data transactions like normal peers)
}
```

17.6.4.2 Query, Enable and Disable MMC High Speed Mode

```
enable_mmc_high_speed_mode(void)
{
        send CMD9 to get CSD value of MMC;
        check if the value of SPEC_VER field is 4 or above;
        if (SPEC_VER value is less than 4) report the MMC does not support high speed mode and
                return;
        set BLKCNT field to 1 (block), set BLKSIZE field to 512 (bytes);
        send CMD8 to get EXT_CSD value of MMC;
        extract the value of CARD_TYPE field to check the ‘high speed mode’ in this MMC is
                26MHz or 52MHz;
        send CMD6 with argument 0x1B90100;
        send CMD13 to wait card ready (busy line released);
        send CMD8 to get EXT_CSD value of MMC;
        check if HS_TIMING byte (byte number 185) is 1;
        if (HS_TIMING is not 1) report MMC switching to high speed mode failed and return;
        change clock divisor value or configure the system clock feeding into eSDHC to generate
                the card_clk of around 26MHz or 52MHz according to the CARD_TYPE;
        (data transactions like normal peers)
}

disable_mmc_high_speed_mode(void)
{
        send CMD6 with argument 0x2B90100;
        set BLKCNT field to 1 (block), set BLKSIZE field to 512 (bytes);
        send CMD8 to get EXT_CSD value of MMC;
        check if HS_TIMING byte (byte number 185) is 0;
        if (HS_TIMING is not 0) report the function switch failed and return;
        change clock divisor value or configure the system clock feeding into eSDHC to generate
                the card_clk of the desired value below 20MHz;
        (data transactions like normal peers)
}
```

17.6.4.3 Set MMC Bus Width

```
change_mmc_bus_width(void)
```

```
{
        send CMD9 to get CSD value of MMC;
        check if the value of SPEC_VER field is 4 or above;
        if (SPEC_VER value is less than 4) report the MMC does not support multiple bit width
                and return;
        send CMD6 with argument 0x3B70x00; (8-bit, x=2; 4-bit, x=1; 1-bit, x=0)
        send CMD13 to wait card ready (busy line released);
        (data transactions like normal peers)
}
```

17.6.5 Commands for MMC/SD

See Table 17-27 for the list of commands for the MMC/SD cards. Refer to the corresponding specifications for details about the command information.

Four kinds of commands control the MMC, as follows:

1. Broadcast commands (bc)—no response
2. Broadcast commands with response (bcr)—response from all cards simultaneously
3. Addressed (point-to-point) commands (ac)—no data transfer on SDHC_DAT
4. Addressed (point-to-point) data transfer commands (adtc)

Table 17-27. Commands for MMC/SD

CMD INDEX	Type	Argument	Resp	Abbreviation	Description[1]
CMD0	bc	[31:0] stuff bits	—	GO_IDLE_STATE	Resets all MMC and SD memory cards to idle state.
CMD1	bcr	[31:0] OCR without busy	R3	SEND_OP_COND	Asks all MMCs and SD memory cards in idle state to send their operation conditions register contents in the response on the SDHC_CMD line.
CMD2	bcr	[31:0] stuff bits	R2	ALL_SEND_CID	Asks all cards to send their CID numbers on the SDHC_CMD line.
CMD3(1)	ac	[31:6] RCA [15:0] stuff bits	R1	SET/SEND_RELATIVE_ADDR	Assigns relative address to the card.
CMD4	bc	[31:0] DSR [15:0] stuff bits	—	SET_DSR	Programs the DSR of all cards.
CMD6(2)	adtc	[31] Mode 0: Check function 1: Switch function [30:8] Reserved for function groups 6 ~ 3 (All 0 or 0xFFFF) [7:4] Function group1 for command system [3:0] Function group2 for access mode	R1	SWITCH_FUNC	Checks switch ability (mode 0) and switch card function (mode 1). Refer to SD Physical Specification version 2.0 for details.

Table 17-27. Commands for MMC/SD (continued)

CMD INDEX	Type	Argument	Resp	Abbreviation	Description[1]
CMD6[(3)]	ac	[31:26] Set to 0 [25:24] Access [23:16] Index [15:8] Value [7:3] Set to 0 [2:0] Cmd Set	R1b	SWITCH	Switches the mode of operation of the selected card or modifies the EXT_CSD registers. Refer to the MultiMediaCard System Specification version 4.0 final draft 2 for details.
CMD7	ac	[31:6] RCA [15:0] stuff bits	R1b	SELECT/DESELECT_CARD	Command toggles a card between the stand-by and transfer states or between the programming and disconnect states. In both cases, the card is selected by its own relative address and gets deselected by any other address; address 0 deselects all.
CMD8	adtc	[31:0] stuff bits	R1	SEND_EXT_CSD	The card sends its EXT_CSD register as a block of data, with block size of 512 bytes.
CMD9	ac	[31:6] RCA [15:0] stuff bits	R2	SEND_CSD	Addressed card sends its card-specific data (CSD) on the SDHC_CMD line.
CMD10	ac	[31:6] RCA [15:0] stuff bits	R2	SEND_CID	Addressed card sends its card-identification (CID) on the SDHC_CMD line.
CMD11	adtc	[31:0] data address	R1	READ_DAT_UNTIL_STOP	Reads data stream from the card starting at the given address until STOP_TRANSMISSION is received.
CMD12	ac	[31:0] stuff bits	R1b	STOP_TRANSMISSION	Forces the card to stop transmission.
CMD13	ac	[31:6] RCA [15:0] stuff bits	R1	SEND_STATUS	Addressed card sends its status register.
CMD14	Reserved				
CMD15	ac	[31:6] RCA [15:0] stuff bits	—	GO_INACTIVE_STATE	Sets the card to inactive state in order to protect the card stack against communication breakdowns.
CMD16	ac	[31:0] block length	R1	SET_BLOCKLEN	Sets the block length (in bytes) for all following block commands (read and write). Default block length is specified in the CSD.
CMD17	adtc	[31:0] data address	R1	READ_SINGLE_BLOCK	Reads a block of the size selected by the SET_BLOCKLEN command.
CMD18	adtc	[31:0] data address	R1	READ_MULTIPLE_BLOCK	Continuously transfers data blocks from card to host until interrupted by a stop command.
CMD19	Reserved				

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Table 17-27. Commands for MMC/SD (continued)

CMD INDEX	Type	Argument	Resp	Abbreviation	Description[1]
CMD20	adtc	[31:0] data address	R1	WRITE_DAT_UNTIL_STOP	Writes data stream from the host starting at the given address until the STOP_TRANSMISION command is received.
CMD21–23	Reserved				
CMD24	adtc	[31:0] data address	R1	WRITE_BLOCK	Writes a block of the size selected by the SET_BLOCKLEN command.
CMD25	adtc	[31:0] data address	R1	WRITE_MULTIPLE_BLOCK	Continuously writes blocks of data until the STOP_TRANSMISSION command is received.
CMD26	adtc	[31:0] stuff bits	R1	PROGRAM_CID	Programming of the card identification register. This command should be issued only once per card. The card contains hardware to prevent this operation after the first programming. Normally this command is reserved for the manufacturer.
CMD27	adtc	[31:0] stuff bits	R1	PROGRAM_CSD	Programming of the programmable bits of the CSD.
CMD28	ac	[31:0] data address	R1b	SET_WRITE_PROT	If the card has write-protection features, this command sets the write protection bit of the addressed group. The properties of write protection are coded in the card-specific data (WP_GRP_SIZE).
CMD29	ac	[31:0] data address	R1b	CLR_WRITE_PROT	If the card provides write-protection features, this command clears the write protection bit of the addressed group.
CMD30	adtc	[31:0] write protect data address	R1	SEND_WRITE_PROT	If the card provides write-protection features, this command asks the card to send the status of the write-protection bits.
CMD31	Reserved				
CMD32	ac	[31:0] data address	R1	TAG_SECTOR_START	Sets the address of the first sector of the erase group.
CMD33	ac	[31:0] data address	R1	TAG_SECTOR_END	Sets the address of the last write block of the continuous range to be erased.
CMD34	ac	[31:0] data address	R1	UNTAG_SECTOR	Removes one previously selected sector from the erase selection.
CMD35	ac	[31:0] data address	R1	TAG_ERASE_GROUP_START	Sets the address of the first erase group within a range to be selected for erase.

Table 17-27. Commands for MMC/SD (continued)

CMD INDEX	Type	Argument	Resp	Abbreviation	Description[1]
CMD36	ac	[31:0] data address	R1	TAG_ERASE_GROUP_END	Sets the address of the last erase group within a continuous range to be selected for erase.
CMD37	ac	[31:0] data address	R1	UNTAG_ERASE_GROUP	Removes one previously selected erase group from the erase selection.
CMD38	ac	[31:0] stuff bits	R1b	ERASE	Erase all previously selected sectors.
CMD39	ac	[31:0] RCA [15] register write flag [14:8] register address [7:0] register data	R4	FAST_IO	Used to write and read 8-bit (register) data fields. The command address a card and a register and provides the data for writing if the write flag is set. The R4 response contains data read from the address register. This command accesses application dependent registers which are not defined in the MMC standard.
CMD40	bcr	[31:0] stuff bits	R5	GO_IRQ_STATE	Sets the system into interrupt mode.
CMD41	Reserved				
CDM42	adtc	[31:0] stuff bits	R1b	LOCK_UNLOCK	Used to set/reset the password or lock/unlock the card. The size of the data block is set by the SET_BLOCK_LEN command.
CMD43–51	Reserved				
CMD52	ac	[31:0] stuff bits	R5	IO_RW_DIRECT	Access a single register within the total 128 Kbytes of register space in any I/O function.
CMD53	ac	[31:0] stuff bits	R5	IO_RW_EXTENDED	Access a multiple I/O register with a single command, it allows the reading or writing of a large number of I/O registers.
CMD54	Reserved				
CMD55	ac	[31:16] RCA [15:0] stuff bits	R1	APP_CMD	Indicates to the card that the next command is an application specific command rather that a standard command.
CMD56	adtc	[31:1] stuff bits [0]: RD/WR	R1b	GEN_CMD	Used either to transfer a data block to the card or to get a data block from the card for general-purpose or application-specific commands. The size of the data block is set by the SET_BLOCK_LEN command.
CMD57–63	Reserved				
ACMDs should be preceded with the APP_CMD command (Commands listed below are for SD cards only. Other SD commands not listed below are not supported by this module)					

Table 17-27. Commands for MMC/SD (continued)

CMD INDEX	Type	Argument	Resp	Abbreviation	Description[1]
ACMD6	ac	[31:2] stuff bits [1:0] bus width	R1	SET_BUS_WIDTH	Defines the data bus width (00 = 1 bit or 10 = 4 bit bus) to be used for data transfer. The allowed data bus widths are given in DCR register.
ACMD13	adtc	[31:0] stuff bits	R1	SD_STATUS	Send the SD memory card status.
ACMD18	adtc	[31:0] stuff bits	R1	SECURE_READ_MULTI_BLOCK	Protected Area Access Command: Reads continuously transfer data blocks from Protected Area of SD Memory Card. Refer to Security Specification Version 2.00 for more details.
ACMD22	adtc	[31:0] stuff bits	R1	SEND_NUM_WR_SECTORS	Send the number of the written (without errors) sectors. Responds with 32 bit + CRC data block.
ACMD23	ac	[31:23] stuff bits [22:0] number of blocks	R1	SET_WR_BLK_ERASE_COUNT	—
ACMD25	adtc	[31:0] stuff bits	R1	SECURE_WRITE_MULTI_BLOCK	Protected Area Access Command: Writes continuously transfer data blocks to Protected Area of SD memory card. Refer to Security Specification Version 2.00 for more details.
ACMD26	adtc	[31:0] stuff bits	R1	SECURE_WRITE_MKB	System Area Access Command: Overwrite the existing Media Key Block (MKB) on System Area of SD Memory Card with new MKB. This command is used in dynamic update MKB scheme. Refer to Security Specification Version 2.00 for more details.
ACMD38	ac	[31:0] stuff bits	R1b	SECURE_ERASE	Protected Area Access Command: Erase a specified region of the Protected Area of SD Memory Card. Refer to Security Specification Version 2.00 for more details.
ACMD41	bcr	[31:0] OCR	R3	SD_APP_OP_COND	Asks the accessed card to send its operating condition register (OCR) content in the response on the SDHC_CMD line.
ACMD42	ac	—	R1	SET_CLR_CARD_DETECT	—

Table 17-27. Commands for MMC/SD (continued)

CMD INDEX	Type	Argument	Resp	Abbreviation	Description[1]
ACMD43	adtc	[31:24]Unit_Count: [23:16] MKB_ID: [15:0]Unit_Offset:	R1	GET_MKB	Reads Media Key Block from System Area of SD Memory Card. • Unit_Count specifies the Number of units to read. (Here, a unit = 512 bytes (fixed).) • MKB_ID specifies the application unique number. • Unit_Offset specifies the start address(offset) to read. Refer to Security Specification Version 2.00 for more details.
ACMD44	adtc	[31:0] stuff bits	R1	GET_MID	Reads Media ID from the System Area of SD Memory Card. Refer to Security Specification Version 2.00 for more details.
ACMD45	adtc	[31:0] stuff bits	R1	SET_CER_RN1	AKE Command: Writes random number RN1 as challenge1 in AKE process. Refer to Security Specification Version 2.00 for more details.
ACMD46	adtc	[31:0] stuff bits	R1	GET_CER_RN2	AKE Command: Reads random number RN2 as challenge2 in AKE process. Refer to Security Specification Version 2.00 for more details.
ACMD47	adtc	[31:0] stuff bits	R1	SET_CER_RES2	AKE Command: Writes RES2 as response2 to RN2 in AKE process. Refer to Security Specification Version 2.00 for more details.
ACMD48	adtc	[31:0] stuff bits	R1	GET_CER_RES1	AKE Command: Reads RES1 as response1 to RN1 in AKE process. Refer to Security Specification Version 2.00 for more details.
ACMD49	ac	[31:0] stuff bits	R1b	CHANGE_SECURE_AREA	Protected Area Access Command: Change size of Protected Area. Refer to Security Specification Version 2.00 for more details.
ACMD51	adtc	[31:0] stuff bits	R1	SEND_SCR	Reads the SD Configuration Register (SCR)

[1] Registers mentioned in this table are SD card registers.

NOTE

- CMD3 differs for MMC and SD cards
  For MMC cards, CMD3 is referred to as SET_RELATIVE_ADDR and

has a response type R1.
For SD cards, CMD3 is referred to as SEND_RELATIVE_ADDR and has a response type R6, with RCA inside.

- CMD6 differs completely between high-speed MMC cards and high-speed SD cards. Command SWITCH_FUNC is used for high speed SD cards.
- Command SWITCH is for high-speed MMC cards. The index field can contain any value from 0–255, but only values 0–191 are valid. If the index value is in the 192–255 range, the card does not perform any modification and the status bit EXT_CSD[SWITCH_ERROR] is set. The access bits are shown in Table 17-28:

Table 17-28. EXT_CSD Access Modes

Bits	Access Name	Operation
00	Command set	The command set is changed according to the command set field of the argument
01	Set bits	The bits in the pointed byte are set, according to the set bits in the value field.
10	Clear bits	The bits in the pointed byte are cleared, according to the set bits in the value field.
11	Write byte	The value field is written into the pointed byte.

17.6.6 Software Restrictions

When polling read or write, once the software begins a buffer read or write, it must access exactly the number of times as set in the watermark level register, as if a DMA burst occurred.

When the internal DMA is not enabled and a write transaction is in operation, DATPORT (described in Section 17.4.6, “Buffer Data Port Register (DATPORT)”) must not be read.

Chapter 18
Enhanced Serial Peripheral Interface

The enhanced serial peripheral interface (eSPI) allows the device to exchange data with peripheral devices such as EEPROMs, real-time clocks, A/D converters, and ISDN devices. The eSPI is a full-duplex, synchronous, character-oriented channel that supports a simple interface (receive, transmit, clock and chip selects). The eSPI consists of transmitter and receiver sections, an independent baud-rate generator, and a control unit. The transmitter and receiver sections use the same clock, which is derived from the eSPI baud rate generator in master mode. During an eSPI transfer, data is sent and received simultaneously.

The eSPI receiver and transmitter each have a FIFO of 32 bytes, as shown in Figure 18-1. When the eSPI is disabled in the eSPI mode register (SPMODE[EN] = 0), it consumes little power.

18.1 Introduction

Figure 18-1. eSPI Block Diagram

18.1.1 Features

The major features of the eSPI are listed as follows:

- Interface contains SPI_MOSI, SPI_MISO, SPI_CLK, and 4 chip selects

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

- Supports eSPI master
- Supports RapidS™ full clock cycle operation
- Full-duplex or half-duplex master operation
- Supports Winbond dual output read
- Command in transaction level—easier for accessing eSPI devices
- Works with a range from 4-bit to 16-bit data characters
- Supports back-to-back character transmission and reception
- supports reverse data mode for 8/16 bits data characters
- Supports single-master environment
- Maximum clock rate possible is (platform clock rate/2)
- Independent programmable baud rate generator
- Programmable clock phase and polarity.
- Supports four different configurations per chip select
- Local loopback capability for testing
- Open-drain outputs
- 32 bytes FIFO-support for SPI receiver and transmitter

18.1.2 eSPI Transmission and Reception process

As the eSPI is a character-oriented communication unit, the core is responsible for packing and unpacking the receive and transmit frames. A frame consists of all of the characters transmitted or received during a completed eSPI transmission session, from the first character written to the eSPI transmit FIFO access register (SPITF) to the last character transmitted with the total number as indicated in the command written to the SPCOM register. See Section 18.3.1.4, “eSPI Command Register (SPCOM),” for more information.

The core receives data by reading the eSPI Receive FIFO Access Register (SPIRF) when the RNE (“not empty”) bit in the eSPI event register (SPIE) is set.

The core transmits data by writing it into the SPITF register. After the core writes the final character to SPITF register it waits for DON bit in the SPIE register to be set indicating frame was fully transmitted. It might then write a new command to SPCOM register.

The eSPI sets the TNF (“not full”) bit in SPIE register whenever its transmit FIFO is not full.

The eSPI core handshake protocol can be implemented by using a polling or interrupt mechanism. When using a polling mechanism, the core reads the SPIE register in a predefined frequency and acts according to the value of the SPIE register bits. The polling frequency depends on the eSPI serial channel frequency. When using the interrupt mechanism, setting either the TNF (not full) or RNE (not empty) bits of the SPIE register causes an interrupt to the core. The core then reads the SPIE register and acts appropriately.

18.1.3 Modes of Operation

The eSPI can be programmed to work in a single master environment. This section describes eSPI master operation in a single-master configuration.

In master mode, the eSPI sends a message to the slave peripheral, which sends back a simultaneous reply. A single master with multiple slaves uses up to four chip select signals to selectively enable slaves.

Figure 18-2. Single-Master/Multi-Slave Configuration

To start exchanging data, the core writes the data to be sent into the SPITF register. The eSPI then generates programmable clock pulses on SPI_CLK for each character. It shifts Tx data out on the “eSPI master-out slave-in” (SPI_MOSI) and Rx data in on the eSPI “master-in slave-out” (SPI_MISO) simultaneously. During the transmission process the core is responsible for supplying the data whenever the eSPI requests it to ensure smooth operation.

The maximum sustained data rate that the eSPI supports depends on the software latency. However, the eSPI can transfer a single character at very high rates— a maximum (up to system clock / 2) specified by the device hardware specifications (where system clock is defined as platform clock divided by 2). Gaps might be inserted between multiple frames.

18.2 External Signal Descriptions

The eSPI interface consists of transmit, receive, clock and chip selects.

18.2.1 Overview

Table 18-1. Signal Properties

Name	Function
SPI_MISO	Master input slave output
SPI_MOSI	Master output slave input or second master input slave output for Winbond dual output read. Pull up required when open drain.
SPI_CLK	Output serial clock connected to the other SPI_CLK. Pull up required when open drain.
$\overline{\text{SPI_CS}}$[0:3]	eSPI slave select outputs

18.2.2 Detailed Signal Descriptions

Table 18-2. Detailed Signal Descriptions

Signal	I/O	Description	
SPI_MISO	I	Master input slave output	
		State Meaning	Asserted—The data that has been received from the eSPI is high Negated—The data that has been received from the eSPI is low
		Timing	Assertion—According to the SPI_CLK assertion/negation/in the middle of phase (depends on the SPMODEx configuration register) Negation—According to the SPI_CLK assertion/negation/in the middle of phase (depends on the SPMODEx configuration register)
SPI_MOSI	O	Master output slave input or second master input slave output for Winbond dual output read	
		State Meaning	Asserted—The data that has been transmitted from/to the eSPI is high Negated—The data that has ben transmitted from/to the eSPI is low
		Timing	Assertion—According to the SPI_CLK assertion/negation/in the middle of phase (depends on the SPMODEx configuration register). Negation—According to the SPI_CLK assertion/negation/in the middle of phase (depends on the SPMODEx configuration register).
SPI_CLK	O	Serial clock out	
		State Meaning	Assertion/Negation—According to SPMODEx[PM,DIV16] register rate configuration
		Timing	Assertion/Negation—During frame reception/transmission
$\overline{\text{SPI_CS}}$[0:3]	O	eSPI slave select outputs	
		State Meaning	Asserted— Slave 0, 1, 2, 3 is selected and master controls transmission/reception Negated—idle state
		Timing	Assertion—A predefined time before frame starts, during frame transmission/reception, a predefined time after frame ends Negation—When master is idle or controls another slave

The eSPI can be configured as a master in single master environment. The master eSPI generates the transfer clock SPI_CLK using the eSPI baud rate generator (BRG). The eSPI BRG takes as its input the platform clock divided by two.

SPI_CLK is a gated clock, active only during data transfers. Four combinations of SPI_CLK phase and polarity can be configured with the clock invert SPMODEx[CIx] and clock phase SPMODEx[CPx] register bits. eSPI signals can also be configured as open-drain.

The eSPI master-in slave-out SPI_MISO signal acts as an input for master devices and as an output for slave devices. Conversely, the master-out slave-in SPI_MOSI signal is an output for master devices and an input for slave devices. However, it also acts as a second input for master devices and as a second output for slave devices when using Winbond dual output read.

SPI_CLK is the clock output signal that shifts received data in from SPI_MISO and transmitted data out to SPI_MOSI. eSPI masters must output a slave select signal to enable eSPI slave devices.

18.3 Memory Map/Register Definition

The table below shows the memory mapped registers of the eSPI and their offsets. It lists the offset, name, and a cross-reference to the complete description of each register. Note that the full register address comprises CCSRBAR together with the SPI block base address and offset listed below. Undefined 4-byte address spaces within offset 0x000–0xFFF are reserved.

Table 18-3. eSPI Registers

Enhanced Serial Peripheral Interface (eSPI)—Block Base Address 0x0_7000				
Offset	**Register**	**Access**	**Reset Value**	**Section/Page**
0x000	SPMODE—eSPI mode register	R/W	0x0000_100F	18.3.1.1/18-6
0x004	SPIE—eSPI event register	Mixed	0x0020_0000	18.3.1.2/18-6
0x008	SPIM—eSPI mask register	R/W	All zeros	18.3.1.3/18-7
0x00C	SPCOM—eSPI command register	W	All zeros	18.3.1.4/18-9
0x010	SPITF—eSPI transmit FIFO access register	W	All zeros	18.3.1.5/18-10
0x014	SPIRF—eSPI receive FIFO access register	R	All zeros	18.3.1.6/18-11
0x018–0x01C	Reserved	—	—	—
0x020	SPMODE0—eSPI CS0 mode register	R/W	0x0010_0000	18.3.1.7/18-12
0x024	SPMODE1—eSPI CS1 mode register	R/W	0x0010_0000	18.3.1.8/18-13
0x028	SPMODE2—eSPI CS2 mode register	R/W	0x0010_0000	18.3.1.9/18-15
0x02C	SPMODE3—eSPI CS3 mode register	R/W	0x0010_0000	18.3.1.10/18-16

18.3.1 Register Descriptions

This section provides detailed register descriptions.

18.3.1.1 eSPI Mode Register (SPMODE)

The eSPI mode register (SPMODE) controls eSPI general operation mode.

Offset 0x000 Access: Read/Write

	0	1	2			12	13 15	16 17	18	23	24 26	27	31
R/W	EN	LOOP	—				HO_ADJ	—	TXTHR		—	RXTHR	
Reset	0	0	0 0	0 0 0 0	0 0 0 0	0	0 0 0	0 0	0 1	0 0 0 0	0 0 0	0	1 1 1 1

Figure 18-3. eSPI Mode Register (SPMODE)

Table 18-4. SPMODE Field Descriptions

Bits	Name	Description
0	EN	Enable eSPI. Any bits in SPMODE must not change when EN is set. 0 The eSPI is disabled. The eSPI is in a idle state and consumes minimal power. The eSPI BRG is not functioning and the input clock is disabled. 1 The eSPI is enabled.
1	LOOP	Loop mode. Enables local loopback operation. 0 Normal operation. 1 Loopback mode. Used to test the eSPI controller internal functionality, the transmitter output is internally connected to the receiver input. The receiver and transmitter operate normally, except that received data is ignored.
2–12	—	Reserved
13–15	HO_ADJ	Data output hold adjustment. This field can be used for RapidS. 000 Output data is not delayed *nnn* Output data is delayed by an extra *nnn* platform clock cycles
16–17	—	Reserved
18–23	TXTHR	Tx FIFO threshold—if Tx FIFO has less than TXTHR bytes, an interrupt can be issued to the core. Valid values:1–32
24–26	—	Reserved
27–31	RXTHR	Rx FIFO threshold—if Rx FIFO has more than RXTHR bytes, an interrupt can be issued to the core. Valid values:0–31

18.3.1.2 eSPI Event Register (SPIE)

The eSPI event register (SPIE) generates interrupts and reports events recognized by the eSPI. When an event is recognized, the eSPI sets the corresponding SPIE bit. Clear SPIE bits by writing a 1—writing 0 has no effect. Setting a bit in the eSPI mask register (SPIM) enables interrupt and clearing a bit masks the corresponding interrupt. Unmasked SPIE bits must be cleared before the core clears internal interrupt

requests. Bits RNE and TNF are status bits. Fields RXCNT and TXCNT hold Rx and Tx FIFOS' statuses. They are not cleared as a result of writing to SPIE.

Offset 0x004 Access: Mixed

	0	1	2					7	8	9	10					15
R	—		RXCNT						—		TXCNT					
W																
Reset	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0

	16	17	18	19	20	21	22	23	24							31
R	TXE	DON	RXT	RXF	TXT	—	RNE	TNF	—							
W																
Reset	All zeros															

Figure 18-4. eSPI Event Register (SPIE)

Table 18-5. SPIE Field Descriptions

Bits	Name	Description
0–1	—	Reserved, should be cleared.
2–7	RXCNT	The current number of full Rx FIFO bytes **Note:** For character lengths of 9 to 16 bits—each character occupies 2 bytes in Rx/Tx FIFO
8–9	—	Reserved, should be cleared.
10–15	TXCNT	The current number of free Tx FIFO bytes **Note:** For character lengths of 9 to 16 bits—each character occupies 2 bytes in Rx/Tx FIFO
16	TXE	Tx FIFO is empty
17	DON	Last character was transmitted. The last character was transmitted and a new command can be written for the next frame
18	RXT	Rx FIFO has more than RXTHR bytes, that is, at least RXTHR + 1 bytes
19	RXF	Rx FIFO is full
20	TXT	Tx FIFO has less than TXTHR bytes, that is, at most TXTHR – 1 bytes
21	—	Reserved, should be cleared.
22	RNE	Not empty. Indicates that the Rx FIFO register contains a received character. 0 The Rx FIFO is empty 1 The Rx FIFO has a received character. The core can read the content of Rx FIFO through SPIRF.
23	TNF	Tx FIFO not full. 0 The transmitter FIFO is full. 1 The transmitter FIFO is not full.
24–31	—	Reserved, should be cleared.

18.3.1.3 eSPI Mask Register (SPIM)

The eSPI mask register (SPIM) enables/masks interrupts for events recognized by the eSPI. When an event is recognized, the eSPI sets the corresponding SPIE bit. Setting a bit in the eSPI mask register (SPIM)

enables interrupt and clearing a bit masks the corresponding interrupt. Unmasked SPIE bits must be cleared before the core clears internal interrupt requests.

Bits RNE and TNF in SPIM are status bits. They are not cleared as a result of writing to SPIM.

Offset 0x008 Access: Read/Write

	0–15	16	17	18	19	20	21	22	23	24–31
R	—	TXE	DON	RXT	RXF	TXT	—	RNE	TNF	—
W										
Reset	All zeros									

Figure 18-5. eSPI Mask Register (SPIM)

Table 18-6. SPIM Field Descriptions

Bits	Name	Description
0–15	—	Reserved, should be cleared.
16	TXE	Tx FIFO empty interrupt mask 0 TXE event will not cause eSPI Interrupt 1 TXE event will cause eSPI Interrupt
17	DON	Last character transmitted mask 0 DON event will not cause eSPI Interrupt 1 DON event will cause eSPI Interrupt
18	RXT	Rx threshold interrupt mask 0 RXT event will not cause eSPI Interrupt 1 RXT event will cause eSPI Interrupt
19	RXF	Rx FIFO full interrupt mask 0 RXF event will not cause eSPI Interrupt 1 RXF event will cause eSPI Interrupt
20	TXT	Tx threshold interrupt mask 0 TXT event will not cause eSPI Interrupt 1 TXT event will cause eSPI Interrupt
21	—	Reserved, should be cleared.
22	RNE	Rx not empty interrupt mask 0 Not Empty event will not cause eSPI Interrupt 1 Not Empty event will cause eSPI Interrupt
23	TNF	Tx not full interrupt mask 0 Not full event will not cause eSPI Interrupt 1 Not full event will cause eSPI Interrupt
24–31	—	Reserved, should be cleared.

18.3.1.4 eSPI Command Register (SPCOM)

The eSPI command register (SPCOM) is used by the host to supply information on the new frame.

After SPCOM has been written to initiate the first transaction after startup, commands can be executed only after SPIE[DON] is set. Otherwise they are ignored.

Offset 0x00C — Access: Write only

	0 1	2	3	4	5	6 7	8 15	16 31
R						—		
W	CS	RxDelay	DO	TO	HLD		RxSKIP	TRANLEN
Reset	All zeros							

Figure 18-6. eSPI Command Register (SPCOM)

Table 18-7. SPCOM Field Descriptions

Bits	Name	Description
0–1	CS	Chip select—chip select for which transaction is destined 00 SPI_CS0 01 SPI_CS1 10 SPI_CS2 11 SPI_CS3
2	RxDelay	0 Normal eSPI operation 1 Rx data should be sampled a bit later than regular eSPI (used for full cycle operation such as with Atmel RapidS devices)
3	DO	0 Normal eSPI operation 1 Winbond dual output read—when eSPI master reads data 2 data bits are available (on MISO and MOSI) This mode is useful only for character lengths of 4,6,8. DO and RapidS should not be set simultaneously.
4	TO	Transmit only 1 No reception is done for the frame (useful for write transactions) 0 Normal operation
5	HLD	0 Normal operation 1 Mask first generated SPI_CLK. Should be used only for RapidS mode0
6–7	—	Reserved, should be cleared.
8–15	RxSKIP	If (RXSKIP ≠ 0)—Number of characters skipped for reception from frame start. Non-zero values of RxSKIP force the eSPI to half-duplex mode, and therefore this causes TRANLEN–RxSKIP characters to be skipped for transmission. RXSKIP is useful for reads of SPI Flash memories where the first valid read data is received several characters after the transmission begins (after the eSPI has transmitted an instruction opcode and address). **Note:** If TO = 1 RxSKIP is ignored. If RXSKIP = 0 and TO = 0, the eSPI changes to full duplex mode.
16–31	TRANLEN	Transaction length – (number of characters in the frame – 1)

A transaction can be full duplex (regular eSPI) or half duplex. Half duplex can be used for example for write accesses to a flash (only transmit) or for a read access from a flash (first part is transmit without receive, while the second part is receive without transmit).

18.3.1.5 eSPI Transmit FIFO Access Register (SPITF)

The 32-bit write-only eSPI transmit FIFO access register (SPITF) holds the characters to be written to the transmit FIFO. The number of bits in each character is specified by SPMODEx[LENx]. Each time SPIE[TNF] is set, the core can write more data to the SPITF register, if there is no error indication in the SPIE.

For character lengths of 4 to 8 bits, SPITF contains up to 4 characters (unless end of frame). The lsbs are in bits 7, 15, 23, and 31 of SPITF.

For character lengths of 9 to 16 bits, SPITF contains up to 2 characters (unless end of frame). For 16 bits with SPMODEx[REVx] = 1, the lsb is in bits 15 and 31 of SPITF. For other options, lsbs are in bits 7 and 23 while msbs are in bits (23–LENx) and (39–LENx) of SPITF.

For example: REV = 0, LEN = 10 (0xA), SPITF[0–15] = 0xFB05—bitstream is: (lsb first) 11011111101 (msb last).

NOTE

The user must write N bytes of SPITF ($1 \le N \le 4$) that do not exceed the number of free bytes in the transmit FIFO. It is valid for the user to write only 1 or 2 bytes of SPITF (at offset 0x010) if the user wishes to write fewer characters than the maximum supported by SPITF for the particular character length in use.

Offset 0x010 Access: Write only

	0 … 31
R	
W	DATA
Reset	All zeros

Figure 18-7. eSPI Transmit Data Register (SPITF)

The following figures show examples of the contents of SPITF with various parameters set.

0 1 2 3	4	5 6	7	8 9 10 11	12	13 14	15	16 17 18 19	20	21 22	23	24 25 26 27	28	29 30	31
—	MSB0	Data 0	LSB0	—	MSB1	Data 1	LSB1	—	MSB2	Data 2	LSB2	—	MSB3	Data 3	LSB3

Figure 18-8. SPITF Example—SPMODEx[REVx]=0, SPMODEx[LENx]=3, LSB Sent First

0	1 2 3	4 5 6	7	8	9 10 11	12 13 14	15	16	17 18 19	20 21 22	23	24	25 26 27	28 29 30	31
MSB0	Data 0		LSB0	MSB1	Data 1		LSB1	MSB2	Data 2		LSB2	MSB3	Data 3		LSB3

Figure 18-9. SPITF Example—SPMODEx[REVx]=x, SPMODEx[LENx]=7

0 1 2 3	4 5 6	7	8 11	12	13	14 15	16 22	23	24 28	29	30 31
Data 0 LS Byte		LSB0	—		MSB0	Data 0 MS Byte	Data 1 LS Byte	LSB1	—	MSB1	Data 1 MS Byte

Figure 18-10. SPITF Example—SPMODEx[REVx]=0, SPMODEx[LENx]=10, LSB Sent First

0 1 2 3	4 5 6	7	8	9 10 11	12 13 14 15	16 17 18 19	20 21 22	23	24	25 26 27	28 29 30 31
Data 0 LS Byte		LSB0	MSB0	Data 0 MS Byte		Data 1 LS Byte		LSB1	MSB1	Data 1 MS Byte	

Figure 18-11. SPITF Example—SPMODEx[REVx]=0, SPMODEx[LENx]=15, LSB Sent First

0	1 2 3	4 5 6 7	8 9 10 11	12 13 14	15	16	17 18 19	20 21 22 23	24 25 26 27	28 29 30	31
MSB0	Data 0 MS Byte		Data 0 LS Byte		LSB0	MSB1	Data 1 MS Byte		Data 1 LS Byte		LSB1

Figure 18-12. SPITF Example—SPMODEx[REVx]=1, SPMODEx[LENx]=15, MSB Sent First

18.3.1.6 eSPI Receive FIFO Access Register (SPIRF)

The 32-bit read-only eSPI receive data register (SPIRF) is used to hold characters read from the receive FIFO. Each time SPIE[RNE] is set, the core can read the SPIRF register.

For character lengths of 4–8 bits, SPIRF contains up to 4 characters. The msbs are in bits 0, 8, 16, and 24. For character lengths of 9–16 bits, SPIRF contains up to 2 characters. The msbs are in bits 0 and 16. SPMODEx[REVx] does not affect the msb or lsb bit positions when reading the SPIRF register.

The user must read N bytes of SPIRF ($1 \le N \le 4$) that do not exceed the amount of data in the receive FIFO. The user can read less bytes than the amount of data in the receive FIFO. For example, a 1-byte read of SPIRF when configured for 8-bit characters with 4 characters of data in the receive FIFO results in the 3 unread characters shuffling down to the lower 24 bits of SPIRF in preparation for the following SPIRF read.

Offset 0x014 Access: Read only

	0							31
R	DATA							
W								
Reset	All zeros							

Figure 18-13. eSPI Receive Data Register (SPIRF)

0	1 2	3	4 7	8	9 10	11	12 15	16	17 18	19	20 23	24	25 26	27	28 31
MSB0	Data 0	LSB0	—	MSB1	Data 1	LSB1	—	MSB2	Data 2	LSB2	—	MSB3	Data 3	LSB3	—

Figure 18-14. SPIRF Example—SPMODEx[LENx]=3

0	1 7	8 9	10	11 15	16	17 23	24 25	26	27 31
MSB0	Data 0 MS Byte	Data 0 LS Byte	LSB0	—	MSB1	Data 1 MS Byte	Data 1 LS Byte	LSB1	—

Figure 18-15. SPIRF Example—SPMODEx[LENx]=10

0	1 … 7	8 … 14	15	16	17 … 23	24 … 30	31
MSB0	Data 0 MS Byte	Data 0 LS Byte	LSB0	MSB1	Data 1 MS Byte	Data 1 LS Byte	LSB1

Figure 18-16. SPIRF Example—SPMODEx[LENx]=15

18.3.1.7 eSPI CS0 Mode Register (SPMODE0)

The eSPI CS0 mode register (SPMODE0) controls eSPI master operation with chip select 0.

Offset 0x020 Access: Read/Write

	0	1	2	3	4 … 7	8	9 … 10	11	12 … 15
R/W	CI0	CP0	REV0	DIV160	PM0	ODD0	—	POL0	LEN0
Reset	0	0	0	0	0 0 0 0	0	0 0	1	0 0 0 0

	16 … 19	20 … 23	24 … 28	29 … 31
R/W	CS0BEF	CS0AFT	CS0CG	—
Reset	All zeros			

Figure 18-17. eSPI CS0 Mode Register (SPMODE0)

Table 18-8. SPMODE0 Field Descriptions

Bits	Name	Description
0	CI0	Clock invert. Inverts eSPI clock polarity. See Figure 18-21 and Figure 18-22 for more information 0 The inactive state of SPI_CLK is low. 1 The inactive state of SPI_CLK is high.
1	CP0	Clock phase. Selects the transfer format. See Figure 18-21 and Figure 18-22 for more information. 0 SPI_CLK starts toggling at the middle of the data transfer. 1 SPI_CLK starts toggling at the beginning of the data transfer.
2	REV0	Reverse data mode. Determines the receive and transmit character bit order. 0 lsb of the character sent and received first 1 msb of the character sent and received first—for 8/16 bits data character only
3	DIV160	Divide by 16. Selects the clock source for the eSPI baud rate generator (eSPI BRG) when configured as an eSPI master. 0 System clock is the input to the eSPI BRG. 1 System clock/16 is the input to the eSPI BRG. **Note:** System clock as used here is defined to be platform clock divided by 2.
4–7	PM0	Prescale modulus select. Specifies the divide ratio of the prescale divider in the eSPI clock generator. The eSPI baud rate generator clock source (either system clock or system clock divided by 16, depending on DIV16 bit) is divided by 2 × ([PM] + 1), a range from 2 to 32.For example, if the prescale modulus is set to PM=0x0011 and DIV16 is set, the SPI_CLK/system clock rate will be 16 × (2 × (0x0011 + 1)) = 128 **Note:** System clock as used here is defined to be platform clock divided by 2
8	ODD0	0 Even division—2 × (PM + 1) × (15 × DIV16 + 1) – 50% duty cycle 1 Odd division—(2 × PM + 1) × (15 × DIV16 + 1) (except for PM = 0 where it divides by 2 × (7 × DIV16 + 1)); duty cycle is (PM + 1) ÷ (2 × PM + 1) for DIV16 = 0; duty cycle is 50% for DIV16 = 1. **Note:** Odd bit can be set only if resulting high/low clock phases do not violate high/low timing specification of SPI Flash.
9–10	—	Reserved

Table 18-8. SPMODE0 Field Descriptions (continued)

Bits	Name	Description
11	POL0	CS0 Polarity. 1 Asserted Low, Negated High 0 Asserted High, Negated Low.
12–15	LEN0	Character length in bits per character. Must be between 00011 (4 bits) and 01111 (16 bits). A value less than 4 causes erratic behavior.
16–19	CS0BEF	CS assertion time in bits before frame start (that is, before clock toggles) Example: CS0BEF = 0010 inserts 2 bits time gap between CS0 assertion to clock toggle
20–23	CS0AFT	CS assertion time in bits after frame end (that is, after clock finishes toggling) Example: CS0AFT = 0010 inserts 2 bits time gap between clock stop to CS0 negation
24–28	CS0CG	Clock gap insert gaps between transmitted frames according to this size (during this time, chip select is negated). Chip select is negated minimum time of 1 bit time. Example: CS0CG = 00101 inserts 5 + 1 = 6 bits time gap between every two consecutive frames
29–31	—	Reserved

18.3.1.8 eSPI CS1 Mode Register (SPMODE1)

The eSPI CS1 mode register (SPMODE1) controls eSPI master operation with chip select 1.

Offset 0x024 Access: Read/Write

	0	1	2	3	4			7	8	9	10	11	12			15
R/W	CI1	CP1	REV1	DIV161	PM1				ODD1	—		POL1	LEN1			
Reset	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0

	16			19	20			23	24			28	29		31
R/W	CS1BEF				CS1AFT				CS1CG				—		
Reset	All zeros														

Figure 18-18. eSPI CS1 Mode Register (SPMODE1)

Table 18-9. SPMODE1 Field Descriptions

Bits	Name	Description
0	CI1	Clock invert. Inverts eSPI clock polarity. See Figure 18-21 and Figure 18-22 for more information 0 The inactive state of SPI_CLK is low. 1 The inactive state of SPI_CLK is high.
1	CP1	Clock phase. Selects the transfer format. See Figure 18-21 and Figure 18-22 for more information. 0 SPI_CLK starts toggling at the middle of the data transfer. 1 SPI_CLK starts toggling at the beginning of the data transfer.
2	REV1	Reverse data mode. Determines the receive and transmit character bit order. 0 lsb of the character sent and received first 1 msb of the character sent and received first—for 8/16 bits data character only

Table 18-9. SPMODE1 Field Descriptions (continued)

Bits	Name	Description
3	DIV161	Divide by 16. Selects the clock source for the eSPI baud rate generator (eSPI BRG) when configured as an eSPI master. 0 System clock is the input to the eSPI BRG. 1 System clock/16 is the input to the eSPI BRG. **Note:** System clock as used here is defined to be platform clock divided by 2.
4–7	PM1	Prescale modulus select. Specifies the divide ratio of the prescale divider in the eSPI clock generator. The eSPI baud rate generator clock source (either system clock or system clock divided by 16, depending on DIV16 bit) is divided by 2 × ([PM] + 1), a range from 2 to 32. For example, if the prescale modulus is set to PM = 0x0011 and DIV16 is set, the SPI_CLK/system clock rate will be 16 × (2 × (0x0011 + 1)) = 128 **Note:** System clock as used here is defined to be platform clock divided by 2.
8	ODD1	0 Even division—2 × (PM + 1) × (15 × DIV16 + 1) – 50% duty cycle 1 Odd division—(2 × PM + 1) × (15 × DIV16 + 1) (except for PM = 0 where it divides by 2 × (7 × DIV16 + 1)); duty cycle is (PM + 1) ÷ (2 × PM + 1) for DIV16 = 0; duty cycle is 50% for DIV16 = 1. Odd bit can be set only if resulting high/low clock phases do not violate high/low timing specification of SPI Flash.
9–10	—	Reserved
11	POL1	CS1 Polarity. 1 Asserted Low, Negated High 0 Asserted High, Negated Low.
12–15	LEN1	Character length in bits per character. Must be between 00011 (4 bits) and 01111 (16 bits). A value less than 4 causes erratic behavior.
16–19	CS1BEF	CS assertion time in bits before frame start (that is, before clock toggles) Example: CS1BEF = 0010 inserts 2 bits time gap between CS1 assertion to clock toggle.
20–23	CS1AFT	CS assertion time in bits after frame end (that is, after clock finishes toggling) Example: CS1AFT = 0010 inserts 2 bits time gap between clock stop to CS1 negation.
24–28	CS1CG	Clock Gap insert gaps between transmitted frames according to this size (during this time, chip select is negated). Chip select is negated minimum time of 1 bit time. Example: CS1CG = 00101 inserts 5 + 1 = 6 bits time gap between every two consecutive frames.
29–31	—	Reserved

18.3.1.9 eSPI CS2 Mode Register (SPMODE2)

The eSPI CS2 mode register (SPMODE2) controls the eSPI master operation with chip select 2.

Offset 0x028 Access: Read/Write

	0	1	2	3	4			7	8	9	10	11	12			15
R/W	CI2	CP2	REV2	DIV162	PM2				ODD2	—		POL2	LEN2			
Reset	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0

	16			19	20			23	24			28	29			31
R/W	CS2BEF				CS2AFT				CS2CG				—			
Reset	All zeros															

Figure 18-19. eSPI CS2 Mode Register (SPMODE2)

Table 18-10. SPMODE2 Field Descriptions

Bits	Name	Description
0	CI2	Clock invert. Inverts eSPI clock polarity. See Figure 18-21 and Figure 18-22 for more information 0 The inactive state of SPI_CLK is low. 1 The inactive state of SPI_CLK is high.
1	CP2	Clock phase. Selects the transfer format. See Figure 18-21 and Figure 18-22 for more information. 0 SPI_CLK starts toggling at the middle of the data transfer. 1 SPI_CLK starts toggling at the beginning of the data transfer.
2	REV2	Reverse data mode. Determines the receive and transmit character bit order. 0 lsb of the character sent and received first 1 msb of the character sent and received first—for 8/16 bits data character only
3	DIV162	Divide by 16. Selects the clock source for the eSPI baud rate generator (eSPI BRG) when configured as an eSPI master. 0 System clock is the input to the eSPI BRG. 1 System clock/16 is the input to the eSPI BRG. **Note:** System clock as used here is defined to be platform clock divided by 2.
4–7	PM2	Prescale modulus select. Specifies the divide ratio of the prescale divider in the eSPI clock generator. The eSPI baud rate generator clock source (either system clock or system clock divided by 16, depending on DIV16 bit) is divided by 2 × ([PM] + 1), a range from 2 to 32. For example, if the prescale modulus is set to PM = 0x0011 and DIV16 is set, the system clock/SPI_CLK ratio will be 16 × (2 × (0x0011 + 1)) = 128 **Note:** System clock as used here is defined to be platform clock divided by 2.
8	ODD2	0 Even division—2 × (PM + 1) × (15 × DIV16 + 1) – 50% duty cycle 1 Odd division—(2 × PM + 1) × (15 × DIV16 + 1) (except for PM = 0 where it divides by 2 × (7 × DIV16 + 1)); duty cycle is (PM + 1) ÷ (2 × PM + 1) for DIV16 = 0; duty cycle is 50% for DIV16 = 1 Odd bit can be set only if resulting high/low clock phases do not violate high/low timing specification of SPI Flash.
9–10	—	Reserved
11	POL2	CS2 Polarity. 1 Asserted Low, Negated High 0 Asserted High, Negated Low.

Table 18-10. SPMODE2 Field Descriptions (continued)

Bits	Name	Description
12–15	LEN2	Character length in bits per character. Must be between 00011 (4 bits) and 01111 (16 bits). A value less than 4 causes erratic behavior.
16–19	CS2BEF	CS assertion time in bits before frame start (that is, before clock toggles) Example: CS2BEF = 0010 inserts 2 bits time gap between CS2 assertion to clock toggle
20–23	CS2AFT	CS assertion time in bits after frame end (that is, after clock finishes toggling) Example: CS2AFT = 0010 inserts 2 bits time gap between clock stop to CS2 negation
24–28	CS2CG	Clock Gap insert gaps between transmitted frames according to this size (during this time, chip select is negated). Chip select is negated minimum time of 1 bit time. Example: CS1CG = 00101 inserts 5 + 1 = 6 bits time gap between every two consecutive frames
29–31	—	Reserved

18.3.1.10 eSPI CS3 Mode Register (SPMODE3)

The eSPI CS3 mode register (SPMODE3) controls the eSPI master operation with chip select 3.

Offset 0x02C — Access: Read/Write

	0	1	2	3	4			7	8	9	10	11	12			15
R/W	CI3	CP3	REV3	DIV163	PM3				ODD3	—		POL3	LEN3			
Reset	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0

	16			19	20			23	24			28	29		31
R/W	CS3BEF				CS3AFT				CS3CG				—		
Reset	All zeros														

Figure 18-20. eSPI CS3 Mode Register (SPMODE3)

Table 18-11. SPMODE3 Field Descriptions

Bits	Name	Description
0	CI3	Clock invert. Inverts eSPI clock polarity. See Figure 18-21 and Figure 18-22 for more information 0 The inactive state of SPI_CLK is low. 1 The inactive state of SPI_CLK is high.
1	CP3	Clock phase. Selects the transfer format. See Figure 18-21 and Figure 18-22 for more information. 0 SPI_CLK starts toggling at the middle of the data transfer. 1 SPI_CLK starts toggling at the beginning of the data transfer.
2	REV3	Reverse data mode. Determines the receive and transmit character bit order. 0 lsb of the character sent and received first 1 msb of the character sent and received first - for 8/16 bits data character only

Table 18-11. SPMODE3 Field Descriptions (continued)

Bits	Name	Description
3	DIV163	Divide by 16. Selects the clock source for the eSPI baud rate generator (eSPI BRG) when configured as an eSPI master. 0 System clock is the input to the eSPI BRG. 1 System clock/16 is the input to the eSPI BRG. **Note:** System clock as used here is defined to be platform clock divided by 2
4–7	PM3	Prescale modulus select. Specifies the divide ratio of the prescale divider in the eSPI clock generator. The eSPI baud rate generator clock source (either system clock or system clock divided by 16, depending on DIV16 bit) is divided by 2 × ([PM] + 1), a range from 2 to 32. For example, if the prescale modulus is set to PM = 0x0011 and DIV16 is set, the SPI_CLK/system clock rate will be 16 × (2 × (0x0011 + 1)) = 128 **Note:** System clock as used here is defined to be platform clock divided by 2
8	ODD3	0 Even division—2 × (PM + 1) × (15 × DIV16 + 1) – 50% duty cycle 1 Odd division—(2 × PM + 1) × (15 × DIV16 + 1) (except for PM = 0 where it divides by 2 × (7 × DIV16 + 1)); duty cycle is (PM + 1) ÷ (2 × PM + 1) for DIV16 = 0; duty cycle is 50% for DIV16 = 1 Odd bit can be set only if resulting high/low clock phases do not violate high/low timing specification of SPI Flash.
9–10	—	Reserved
11	POL3	CS Polarity. 1 Asserted Low, Negated High 0 Asserted High, Negated Low.
12–15	LEN3	Character length in bits per character. Must be between 00011 (4 bits) and 01111 (16 bits). A value less than 4 causes erratic behavior.
16–19	CS3BEF	CS assertion time in bits before frame start (that is, before clock toggles) Example: CS3BEF = 0010 inserts 2 bits time gap between CS3 assertion to clock toggle
20–23	CS3AFT	CS assertion time in bits after frame end (that is, after clock finishes toggling) Example: CS3AFT = 0010 inserts 2 bits time gap between clock stop to CS3 negation
24–28	CS3CG	Clock Gap insert gaps between transmitted frames according to this size (during this time, chip select is negated). Chip select is negated minimum time of 1 bit time. Example: CS1CG = 00101 inserts 5 + 1 = 6 bits time gap between every two consecutive frames
29–31	—	Reserved

18.3.1.11 eSPI Transfer Formats

The figure below shows the eSPI transfer format in which SPI_CLK starts toggling in the middle of the transfer (SPMODEx[CPx] = 0).

NOTE: Q = Undefined Signal.

Figure 18-21. eSPI Transfer Format with SPMODEx[CPx] = 0

The figure below shows the eSPI transfer format in which SPI_CLK starts toggling at the beginning of the transfer (SPMODEx[CPx] = 1).

NOTE: Q = Undefined Signal.

Figure 18-22. eSPI Transfer Format with SPMODEx[CPx] = 1

18.3.1.12 CI and CP Values for Various eSPI Devices

1. Regular devices—eSPI mode0—CI = CP = 0
2. Regular devices—eSPI mode3—CI = CP = 1

For Winbond devices DO should also be set for dual output read command.

3. RapidS mode0—CI = 0, CP = 1, HLD = 1s
4. RapidS mode3—CI = 1, CP = 0

18.4 eSPI Programming Examples

This section provides eSPI programming examples for 24-bit address memory and 16-bit address memory.

18.4.1 24-bit Address Example

The following sequence initializes the eSPI to read 36 bytes from 24-bit address memory, start address = 0x00_0040:

1. Configure a parallel I/O signal to operate as the eSPI CS1 output signal.
2. Write 0xFFFF_FFFF to SPIE to clear any previous events. Configure SPIM to enable all desired eSPI interrupts.
3. Configure SPMODE = 0x8000_100F to enable normal operation, eSPI enabled.
4. Configure SPMODE1 = 0x2417_1108—REV1 = 1, PM1 = 4 (divide eSPI input clock by 10), LEN1 = 7, POL1 = 1, CS1BEF = CS1AFT = CS1CG = 1.
5. Configure SPCOM = 0x0004_0027 so 4 bytes are skipped (1 for opcode and 3 for 24-bit address), TRANLEN = 36 + 4 – 1.
6. Configure SPITF = 0x0300_0040—0x03 is read opcode while 0x00_0040 is the 24-bit start address.

18.4.2 16-bit Address Example

The following sequence initializes the eSPI to read 36 bytes from 16-bit address memory, start address = 0x0040:

1. Configure a parallel I/O signal to operate as the eSPI CS1 output signal.
2. Write 0xFFFF_FFFF to SPIE to clear any previous events. Configure SPIM to enable all desired eSPI interrupts.
3. Configure SPMODE = 0x8000_100F to enable normal operation, eSPI enabled.
4. Configure SPMODE1 = 0x2417_1108—REV1 = 1, PM1 = 4 (divide eSPI input clock by 10), LEN1 = 7, POL1 = 1, CS1BEF = CS1AFT = CS1CG = 1.
5. Configure SPCOM = 0x0003_0026 so 3 bytes are skipped (1 for opcode and 2 for 16-bit address), TRANLEN = 36 + 3 – 1.
6. Configure SPITF = 0x0300_40xx (xx is don’t care)—0x03 is read opcode while 0x0040 is the 16-bit start address.

Chapter 19
Security Engine (SEC) 3.3.2

This chapter describes the functionality of Freescale's integrated security engine (SEC 3.3.2). It addresses the following topics:

- Section 19.1, "SEC Architecture Overview"
- Section 19.2, "Configuration of Internal Memory Space"
- Section 19.3, "Descriptors"
- Section 19.4, "Polychannel"
- Section 19.5, "Controller"
- Section 19.5.1, "Bus Transfers"
- Section 19.6, "Power Saving Mode"
- Section 19.7, "Execution Units"

The SEC 3.3.2 is designed to off-load computationally intensive security functions, such as key generation and exchange, authentication, and bulk encryption from the processor core of the SoC. It is optimized to process all cryptographic algorithms associated with IPsec, IKE, SSL/TLS, iSCSI, SRTP, 802.11i, and WiMAX. The SEC 3.3.2 is derived from integrated security cores found in other members of the PowerQUICC and QorIQ families.

The security engine includes six different execution units (EUs). Where data flows in and out of an EU, each has buffer FIFOs of at least 256 bytes. EU types and features include the following:

- AESU—Advanced Encryption Standard unit
  - Implements the Rijndael symmetric key cipher per U.S. National Institute of Standards and Technology (NIST) Federal Information Processing Standard (FIPS) 197.
  - Modes providing data confidentiality: ECB, CBC, CCM, Counter, GCM, XTS, CBC-RBP, OFB-128, and CFB-128.
  - Modes providing data authentication: CCM, GCM, CMAC (OMAC1), and XCBC-MAC.
  - 128-, 192-, or 256-bit key lengths (only 128-bit keys in XCBC-MAC)
  - ICV (integrity check vector) checking in CCM, GCM, CMAC (OMAC1), and XCBC-MAC mode
  - XOR operations on 2–6 sources for RAID
- CRCU—Cyclical redundancy check unit
  - Implements CRC32C as required for iSCSI header and payload checksums, CRC32 as required for IEEE 802 packets, as well as for programmable CRC polynomials
  - ICV checking
- DEU—Data Encryption Standard execution unit

  - DES, 3DES
  - Two key (K1, K2, K1) or Three Key (K1, K2, K3)
  - ECB, CBC, CFB-64 and OFB-64 modes for both DES and 3DES
- MDEU—Message digest execution unit
  - Implements SHA with 160-, 224-, 256-, 384-, or 512-bit message digest (as specified by the FIPS 180-2 standard)
  - Implements MD5 with 128-bit message digest (as specified by RFC 1321)
  - Implements HMAC computation with either message digest algorithm (as specified in RFC 2104 and FIPS-198)
  - Implements SSL MAC computation
  - ICV checking
- PKEU—Public key execution unit that supports the following:
  - RSA and Diffie-Hellman
    - Programmable field size up to 4096 bits
  - Elliptic curve cryptography
    - F_2m and F_p modes
    - Programmable field size up to 1023 bits
  - Run time equalization to protect against timing and power attacks
- RNGU—Random number generator unit
  - Combines a True Random Number Generator (TRNG) and a deterministic Pseudo-RNG, based on SHA, as described in FIPS 186-2, Appendix 3.1.

In addition to the execution units, SEC also includes:

- A context switching polychannel, permitting operation of up to four virtual channels, where each channel:
  - Can be configured for either host processor
  - Supports a queue of commands (descriptor pointers) to be executed
  - Provides dynamic arbitration for needed crypto-execution units
  - Manages up to two execution units (one ciphering and one hashing) and configures for any required data transfers from one to another
  - Performs flow-control management of buffer FIFOs on the inputs and outputs of execution units
  - Supports scatter/gather of input and output data (where the term data is used loosely and includes keys, context, ICV values, and so on), enabling concatenation of multiple segments of memory when reading or writing data
  - Masters data bursts on 32-byte boundaries to optimize bus throughput
- Master and slave interfaces, with DMA capability
  - 32- or 36-bit address/64-bit data
  - Master interface allows pipelined requests

— DMA data blocks can start and end on any byte boundary

19.1 SEC Architecture Overview

The SEC can act as a master on the internal system bus, allowing it to off load the data movement bottleneck normally associated with slave-only cores. A host processor accesses the SEC through its device drivers using system memory for data storage. The SEC resides in the peripheral memory map of the processor. When an application requires cryptographic functions, it creates descriptors for the SEC which define the functions to be performed and the locations of the data (descriptors are introduced in Section 19.1.1, “Descriptor Overview,” and discussed in detail in Section 19.3, “Descriptors”). With a single 64-bit write, the host processor can enqueue a descriptor pointer in the SEC. The SEC’s bus-mastering capability then enables it to execute the entire cryptographic task, performing reads and writes on system memory as needed.

A block diagram of the SEC internal architecture is shown in Figure 19-1.

Figure 19-1. SEC Functional Modules

The SEC interfaces with the system buses through the controller (the controller is introduced in Section 19.1.3, “Controller Overview,” and discussed in detail in Section 19.5, “Controller”). The slave interface permits an external device to perform 32- or 64-bit writes on any register or FIFO inside the SEC Some locations permit byte writes. Reads may be of any length. Using the master interface, the controller can transfer blocks of 64-bit words between system memory and SEC FIFOs or registers.

A typical SEC operation begins when a host processor writes a descriptor pointer to the fetch FIFO in one of the four SEC virtual channels. This write operation uses the slave interface (where the host is master and SEC is the slave). Following the write, the channel directs the sequence of operations using the master interface (where SEC is master). The channel uses the descriptor pointer to read the descriptor, then decodes the first word of the descriptor to determine the operation to be performed and the crypto-execution unit(s) needed to perform it (the execution units are introduced in Section 19.1.4, “Execution Units (EUs) Overview,” and discussed in detail in Section 19.7, “Execution Units”). If necessary, the channel waits for the needed crypto-execution unit(s) to be free. Next, the channel requests

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

the controller to transfer keys, context, and data from memory locations specified in the descriptor be sent to the appropriate execution units. The controller satisfies the requests through its master interface. Data is fed into the execution units through their registers and input FIFOs. The execution units read from their input FIFOs and write processed data to their output FIFOs and registers. The channel requests the controller to write data from the output FIFOs and registers back to system memory.

The channel can signal to the host that it is done with a descriptor by interrupt or by a writeback of the descriptor header into host memory. For more about this signaling, see Section 19.1.2, "Polychannel Overview."

Upon completion of a descriptor, the channel checks the next entry in its fetch FIFO, and (if non-empty) requests a read of the next descriptor.

For most packets, the entire payload is too long to fit in an execution unit's input or output FIFO, so the channel uses a flow control scheme for reading and writing data. The channel directs the controller to read bursts of input as necessary to keep refilling the input FIFO until the entire payload has been fetched. Similarly, the channel directs the controller to write bursts of output whenever enough accumulates in the execution unit's output FIFO.

The polychannel can process up to four descriptors concurrently by implementing the four virtual channels (the polychannel is introduced in Section 19.1.2, "Polychannel Overview," and discussed in detail in Section 19.4, "Polychannel"). Channels arbitrate for use of execution units and wait if the needed execution unit is currently reserved by another channel. Each channel has its own FIFO of descriptor pointers to fetch and execute, and its own internal storage. The four channels, however, time-share a single control and datapath unit; hence they are referred to as virtual channels. A programmable priority scheme allows for round-robin or weighted priorities among these channels.

19.1.1 Descriptor Overview

All of the SEC's cryptographic functions are accessible through descriptors. This design facilitates easy use and integration with existing systems and software.

A descriptor specifies cryptographic functions to be performed, and contains reference address pointers to all necessary input data and to the locations where output data is to be written. Some descriptor types perform multiple functions to facilitate particular protocols. A sample descriptor is diagrammed in Table 19-1. Each descriptor contains eight dwords (64 bits each), consisting of the following:

- One dword of header—The header describes the required services and encodes information that indicates which EUs to use and which modes to set. It also indicates whether notification should be sent to the host when the descriptor operation is complete.
- Seven dwords containing pointers and lengths used to locate input or output data. Each pointer can either point directly to the data, or can point to a link table that lists a set of data segments to be concatenated.

Table 19-1. Example Descriptor

Field Name	Value	Description
Header	0x2053_1E08_0000_0000	Example header for IPsec ESP outbound using DES and MD-5
Length0 Extent0 Pointer0	16 0 (32 or 36-bit pointer)	Number of bytes in authenticate key Unused Pointer to authentication key
Length1 Extent1 Pointer1	16 0 (32 or 36-bit pointer)	Number of bytes in authentication-only data Unused Pointer to authentication-only data
Length2 Extent2 Pointer2	8 0 (32 or 36-bit pointer)	Length of input context (IV) Unused Pointer to input context
Length3 Extent3 Pointer3	8 0 (32 or 36-bit pointer)	Number of bytes in cipher key Unused Pointer to cipher key
Length4 Extent4 Pointer4	1500 0 (32 or 36-bit pointer)	Number of bytes of data to be ciphered Unused Pointer to input data to perform ciphering upon
Length5 Extent5 Pointer5	1500 12 (32 or 36-bit pointer)	Number of bytes of data after ciphering Number of bytes in authentication result (ICV) Pointer to location where cipher output is to be written, followed by ICV
Length6 Extent6 Pointer6	8 0 (32 or 36-bit pointer)	Length of output context (IV) Unused Pointer to location where altered context is to be written

For more information about descriptors, refer to Section 19.3, “Descriptors.”

19.1.2 Polychannel Overview

The polychannel block implements four channels for processing descriptors. Each channel contains the following addressable structures:

- A fetch FIFO, which holds a queue of pointers to descriptors waiting to be processed
- A configuration register, which allows the user a number of options for SEC event signaling
- A status register containing an indication of the last unfulfilled bus request
- A descriptor buffer memory used to store the active descriptor and other temporary data.

Whenever a channel is idle and its fetch FIFO is non-empty, the channel reads the next descriptor pointer from the fetch FIFO. Using this pointer, the channel fetches the descriptor and places it in its descriptor buffer. The channel’s processing of descriptors is described in more detail in Section 19.4.1.1, “Channel Descriptor Processing.”

A channel can signal to the host that it is done with a descriptor by interrupt and/or by a writeback of the descriptor header into host memory. In the case of interrupt, there is an option to signal after every descriptor, or only after selected descriptors. In the case of writeback, the value written back is identical

to the header that was read, with the exception that a DONE byte is set to 0xFF. The channels' done signaling is described in more detail in Section 19.4.1.3, "Channel Host Notification."

An EU operation can include generating an ICV and then comparing it against a received ICV. The result of the ICV checking can be signalled to the host either by interrupt or by a writeback of the descriptor header. If both are enabled, note that the occurrence of an error interrupt prevents the writeback from occurring. In the case of writeback, the user can opt to do it at end of every descriptor or only at the end of descriptors that call for ICV checking.

In case of an error condition in a channel or its reserved EUs, the channel issues an interrupt to the host. The channel can be configured to either abort the current descriptor and proceed to the next one or halt and wait for host intervention.

For more about configuring signaling see Section 19.4.4.1, "Channel Configuration Register (CCR)," and for detail on the writeback fields see Section 19.3.4, "Link Table Format."

Many security protocols involve both encryption and hashing of packet payloads. To accomplish this without requiring two passes through the data, channels can configure data flows through two EUs. In such cases, one EU is designated the primary EU, and the other as the secondary EU. The primary EU receives its data from memory through the controller, and the secondary EU receives its data by snooping the SEC buses.

There are two types of snooping:

- Input data can be fed to the primary EU and the same input data snooped by the secondary EU. This is called in-snooping.
- Output data from the primary EU can be snooped by the secondary EU. This is called out-snooping.

In the SEC, only MDEU and CRCU are used as secondary EUs.

For more information on the polychannel block, refer to Section 19.4, "Polychannel."

19.1.3 Controller Overview

The controller manages the master and slave interfaces to the system bus and the internal buses that connect all the various modules. It receives service requests from the host (through the slave interface) and from the channels, and schedules the required data transfers. The system bus interface and access to system memory are critical factors in performance, and the 64-bit master and slave interfaces of the SEC controller enable it to achieve performance unattainable on secondary buses.

The controller enables two modes of operation for the execution units: channel-controlled access and host-controlled access:

- In channel-controlled access (the SEC's normal operating mode), all interactions with EUs are directed by a channel executing a descriptor. The host is involved only in initially supplying the descriptor pointer and in handling results once descriptor processing is complete.
- In host-controlled access (intended primarily for debug purposes), the host moves data in and out of execution units directly through memory-mapped EU registers. No descriptor is involved.

For more information about the controller (including more details about channel-controlled and host-controlled access), refer to Section 19.5, "Controller."

19.1.4 Execution Units (EUs) Overview

"Execution unit" (EU) is the generic term for the functional blocks that perform cryptographic computations. The EUs are compatible with many protocols, and can work together to perform high-level cryptographic tasks. The SEC's execution units are as follows:

- PKEU for computing asymmetric key operations, including modular exponentiation (and other modular arithmetic functions) or ECC point arithmetic
- DEU for performing block cipher, symmetric key cryptography using DES and 3DES
- AESU for performing the Advanced Encryption Standard algorithm in various modes
- MDEU for performing security hashing using MD-5, SHA-1, SHA-224, SHA-256, SHA-384 or SHA-512
- CRCU for generating cyclical redundancy check values
- RNGU for random number generation

The following sections give an overview of the EUs. Operational details of each EU are given in Section 19.7, "Execution Units."

19.1.4.1 Public Key Execution Unit (PKEU)

The PKEU is capable of performing many advanced mathematical functions to support both RSA and ECC public key cryptographic algorithms. ECC is supported in both F_2m (polynomial field) and F_p (prime field) modes.

To assist the host in performing its desired cryptographic functions, the PKEU supports functions with various levels of complexity. For example, at the highest level, the accelerator performs modular exponentiations to support RSA and performs point multiplies to support ECC. At a lower level, the PKEU can perform simple operations such as modular adds and multiplies. For more information about the unit's operation, refer to Section 19.7.5, "Public Key Execution Units (PKEU)."

19.1.4.1.1 Elliptic Curve Operations

The PKEU has its own data and control units, including a general-purpose register file in the programmable-size arithmetic unit. The field or modulus size can be programmed to any value between 33 bits and 1024 bits in programmable increments of 8, with each programmable value i supporting all actual field sizes from $8i - 7$ to $8i$. The result is hardware supporting a wide range of cryptographic security. Larger field/modulus sizes result in greater security but lower performance.

Compared to RSA, elliptic curve cryptography provides greater security with smaller field sizes. For example, an elliptic curve field size of 160 is roughly equivalent to the security provided by 1024-bit RSA. A field size set to 224 roughly equates to 2048 bits of RSA security.

The PKEU contains routines implementing the atomic functions for elliptic curve processing, including point arithmetic and finite field arithmetic. The point operations (multiplication, addition and doubling) all involve one or more finite field operations which are addition, multiplication, inverse, and squaring. Point add and double each use all four finite field operations. Similarly, point multiplication uses all elliptic curve point operations as well as the finite field operations. All these functions are supported both in prime fields and polynomial fields.

19.1.4.1.2 Modular Exponentiation Operations

The PKEU is also capable of performing integer modulo arithmetic. This arithmetic is an integral part of the RSA public key algorithm; however, it can also play a role in the generation of ECC digital signatures (including ECDSA) and Diffie-Hellman key exchanges.

Modular arithmetic functions supported by the SEC's PKEU include the following (refer to Table 19-56 for a complete list):

- R^2 mod N
- $(A \times B)\ R^{-1}$ mod N
- $(A \times B)\ R^{-2}$ mod N
- (A + B) mod N
- (A – B) mod N

In the preceding list, the following notation is used:

- N is the modulus
- A and B are input parameters
- R is $2^{Sz'(N)}$, where Sz'(N) is the bit length of N rounded up to the nearest multiple of 32 (Note: R is referred to as "E" in public key descriptors)

The PKEU can perform modular arithmetic on operands up to 4096 bits in length. The modulus must be larger than or equal to 33 bits (5 bytes), or an error is returned. This is not seen as a limitation since no useful cryptographic applications exist for smaller moduli. The PKEU uses the Montgomery modular multiplication algorithm to perform core functions. The addition and subtraction functions help support known methods of the Chinese Remainder Theorem (CRT) for efficient implementation of the RSA algorithm.

19.1.4.2 Data Encryption Standard Execution Unit (DEU)

The DES Execution Unit (DEU) performs bulk data encryption/decryption, in compliance with the Data Encryption Standard algorithm (NIST FIPS 46-3). The DEU can also compute 3DES, an extension of the DES algorithm in which each 64-bit input block is processed three times. The SEC supports 2-key (K1 = K3) or 3-key 3DES.

The DEU operates by permuting 64-bit data blocks with a shared 56-bit key and an initialization vector (IV). The SEC supports four modes of operation:

- Electronic Code Book (ECB)
- Cipher Block Chaining (CBC)
- 64-bit Cipher Feedback Mode (CFB-64)
- 64-bit Output Feedback Mode (OFB-64).

For more information about the unit's operation, refer to Section 19.7.3, "Data Encryption Standard Execution Unit (DEU)."

19.1.4.3 Advanced Encryption Standard Execution Unit (AESU)

The AESU is used to accelerate bulk data encryption/decryption in compliance with the Advanced Encryption Standard algorithm Rijndael specified by NIST standard FIPS-197. The AESU executes on 128 bit blocks with a choice of key sizes: 128, 192, or 256 bits.

AES is a symmetric key algorithm, meaning the sender and receiver use the same key for encryption and decryption. The session key and IV are supplied to the AESU module prior to encryption. The processor supplies data to the module that is processed as 128 bit input.

AESU implements the following confidentiality modes from NIST Recommendation 800-38A:

- Electronic codebook mode (ECB)
- Cipher block chaining mode (CBC)
- Output feedback mode (OFB)
- 128-bit cipher feedback mode (CFB-128)
- Counter mode (CTR)

AESU also implements other NIST recommended modes providing authentication (two of which also provide confidentiality):

- Counter with CBC-MAC (CCM) per NIST recommendation 800-38C
- Galois Counter Mode (GCM) per NIST draft recommendation 800-38D
- Cipher-based MAC (CMAC) per NIST recommendation 800-38B.
  Note that CMAC is identical to OMAC1.

AESU modes also implement the following modes not sanctioned by NIST:

- XTS as specified by IEEE P1619 Draft 11
- CBC-RBP
- XCBC-MAC as specified by IETF RFC-3566

In all modes supporting authentication, the AESU hashes data to produce an integrity check vector (ICV). If a reference ICV is supplied to the AESU, it can do a bitwise check of the reference ICV against the one computed by the AESU.

For more information about the unit's operation, refer to Section 19.7.1, "Advanced Encryption Standard Execution Unit (AESU)."

19.1.4.4 Message Digest Execution Unit (MDEU)

The MDEU computes a single message digest (or hash or integrity check) value for all the data presented on the input bus. The output size is determined by the specific algorithm, and is typically much smaller than the input size.

The MDEU is designed to support the following hashing algorithms:

- MD5 generates a 128-bit hash, and is specified in RFC 1321.
- SHA-1 is a 160-bit hash function, specified by the NIST FIPS 180-1 standard.

- SHA-224, SHA-256, SHA-384, and SHA-512 are 224-, 256-, 384-, and 512-bit hash functions respectively, specified by the NIST FIPS 180-2 standard.
- The MDEU also supports HMAC computations, as specified by the NIST FIPS-198 standard.

If a digest is supplied to the MDEU, it can do a bitwise check of this supplied digest against the one computed by the MDEU (ICV checking).

For more information about the unit's operation, refer to Section 19.7.4, "Message Digest Execution Unit (MDEU)."

19.1.4.5 Cyclical Redundancy Check Unit (CRCU)

The CRCU computes a single 32-bit cyclic redundancy code (checksum) from all data presented on the input bus.

The CRC algorithm treats a message stream of bits as coefficients of a massive polynomial and computes the remainder of the modulo two division by an order 32 divisor polynomial. The divisor polynomial is specific to the protocol and chosen to conform to certain mathematical properties to ensure that single bit errors can be detected. Cyclic redundancy codes are used to ensure data integrity over potentially unreliable channels. There are two major CRC protocol algorithms: CRC32 and CRC32C. IEEE 802 defines the CRC32 algorithm, while iSCSI defines the CRC32C algorithm. Both protocols bit swap, byte swap, and then complement the calculated remainder to generate the checksum. The CRCU is designed to support the following check algorithms:

- CRC32 algorithm specified in IEEE 802.1
- CRC32C algorithm specified in RFC3385
- A programmable polynomial mode with optional remainder bit mangling is also supported, which can be used to implement proprietary protocols.

The CRCU can perform ICV checking by computing a raw CRC across a message and previously-calculated CRC. Integrity is verified if the result matches the polynomial specific residue.

For more information about the unit's operation, refer to Section 19.7.2, "Cyclical Redundancy Check Unit (CRCU)."

19.1.4.6 Random Number Generator Unit (RNGU)

The RNGU is a functional block that generates 64-bit random numbers and stores them in an output FIFO.

Because many cryptographic algorithms use random numbers as a source for generating a secret value (a nonce), it is desirable to have a private RNG for use by the SEC. The anonymity of each random number must be maintained, as well as the unpredictability of the next random number. The FIPS-140 'common criteria'-compliant private RNG allows the system to develop random challenges or random secret keys. The secret key can thus remain hidden from even the high-level application code, providing an added measure of physical security.

For more information about the unit's operation, refer to Section 19.7.6, "Random Number Generator Unit (RNGU)."

19.2 Configuration of Internal Memory Space

Table 19-2 gives the base address map, and shows the blocks of addresses assigned to each SEC sub-block. All address gaps in Table 19-2 are reserved for future use. The 18-bit SEC address bus value is shown. These address values are offsets from the SoC's base address register (consult the SoC documentation for specific register name).

Table 19-2. SEC Address Map

Byte Address Offset (AD 17–0)	Module	Description	Type	Reference
0x3_0100–0x3_01FF	Channel_1	Alternate location for Channel 1	Channels	See the Channel regions starting at address 0x3_1100 and the RCA bits in Table 19-21
0x3_0200–0x3_02FF	Channel_2	Alternate location for Channel 2		
0x3_0300–0x3_03FF	Channel_3	Alternate location for Channel 3		
0x3_0400–0x3_04FF	Channel_4	Alternate location for Channel 4		
0x3_1000–0x3_10FF	Controller	Arbiter/controller control register space	Controller	19.5/19-43
0x3_1100–0x3_11FF	Channel_1	Channel 1	Channels	19.4/19-30 Also see RCA bits in Table 19-21
0x3_1200–0x3_12FF	Channel_2	Channel 2		
0x3_1300–0x3_13FF	Channel_3	Channel 3		
0x3_1400–0x3_14FF	Channel_4	Channel 4		
0x3_1500–0x3_16FF	PolyChn	PolyChannel		19.4.3/19-33
0x3_1BF8	Controller	IP block revision register	Read only	19.5.4.5/19-52
0x3_2000–0x3_2FFF	DEU	DES/3DES execution unit	Crypto EU	19.7.3/19-97
0x3_4000–0x3_4FFF	AESU	AES execution unit		19.7.1/19-56
0x3_6000–0x3_6FFF	MDEU	Message digest execution unit		19.7.4/19-106
0x3_A000–0x3_AFFF	RNGU	Random number generator unit		19.7.6/19-130
0x3_C000–0x3_CFFF	PKEU	Public key execution unit		19.7.5/19-121
0x3_F000–0x3_FFFF	CRCU	Cyclical Redundancy Check Unit		19.7.2/19-86

Table 19-3 shows the detailed system address map showing all functional registers.

All SEC registers are allocated 8 bytes (one dword), and the addresses listed in the table are all at 8-byte boundaries (addresses end in 0 or 8). It is possible, however, to access the registers by 4-byte words, or in

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

some cases by byte. The “Write by” column in Table 19-3 distinguishes these cases. The column entries are interpreted as follows:

- Byte: This register can be written by byte (using any address), by word (using an address ending in 0, 4, 8, or C), or by dword (using an address ending in 0 or 8).
- Word: This register can be written by dword (using an address ending in 0 or 8), or by word (using an address ending in 0, 4, 8, or C), but not by byte.

Reads can always be done by byte, word, or dword.

Table 19-3. SEC Address Map

Security Engine—Block Base Address 0x3_0000				
Byte Address Offset (AD 17–0)	**Register**	**Access**	**Write by**	**Reference**
0x0100–0x01FF	Alternate location for Channel 1	See the Channel regions starting at address 0x1108 and the RCA bits in Table 19-21		
0x0200–0x02FF	Alternate location for Channel 2			
0x0300–0x03FF	Alternate location for Channel 3			
0x0400–0x04FF	Alternate location for Channel 4			
Controller				
0x1008	Interrupt enable	R/W	byte[1]	19.5.4.2/19-49
0x1010	Interrupt status	R	—	19.5.4.2/19-51
0x1018	Interrupt clear	R/W	byte	19.5.4.3/19-51
0x1020	Identification	R	—	19.5.4.4/19-52
0x1028	EU assignment status	R	—	19.5.4.1/19-48
0x1030	Master control	R/W	byte	19.5.4.6/19-53
Channel_1				
0x1108	Configuration register	R/W	word	19.4.4.1/19-35
0x1110	Pointer status	R/W	word	19.4.4.2/19-38
0x1140	Current descriptor pointer	R	—	19.4.4.3/19-41
0x1148	Fetch FIFO	W	word	19.4.4.4/19-41
0x1180–0x11BF	Descriptor buffer	R	—	19.4.5.1/19-43
0x11C0–0x11DF	Gather Link Table	R	—	19.4.5.2/19-43
0x11E0–0x11FF	Scatter Link Table	R/W	—	19.4.5.2/19-43
Channel_2				
0x1208	Configuration register	R/W	word	19.4.4.1/19-35
0x1210	Pointer status	R/W	word	19.4.4.2/19-38
0x1240	Current descriptor pointer	R	—	19.4.4.3/19-41
0x1248	Fetch FIFO	W	word	19.4.4.4/19-41

Table 19-3. SEC Address Map (continued)

Security Engine—Block Base Address 0x3_0000				
Byte Address Offset (AD 17–0)	**Register**	**Access**	**Write by**	**Reference**
0x1280–0x12BF	Descriptor buffer	R	—	19.4.5.1/19-43
0x12C0–0x12DF	Gather Link Table	R	—	19.4.5.2/19-43
0x12E0–0x12FF	Scatter Link Table	R	—	19.4.5.2/19-43
Channel_3				
0x1308	Configuration register	R/W	word	19.4.4.1/19-35
0x1310	Pointer status	R/W	word	19.4.4.2/19-38
0x1340	Current descriptor pointer	R	—	19.4.4.3/19-41
0x1348	Fetch FIFO	W	word	19.4.4.4/19-41
0x1380–0x13BF	Descriptor buffer	R	—	19.4.5.1/19-43
0x13C0–0x13DF	Gather Link Table	R	—	19.4.5.2/19-43
0x13E0–0x13FF	Scatter Link Table	R	—	19.4.5.2/19-43
Channel_4				
0x1408	Configuration register	R/W	word	19.4.4.1/19-35
0x1410	Pointer status	R/W	word	19.4.4.2/19-38
0x1440	Current descriptor pointer	R	—	19.4.4.3/19-41
0x1448	Fetch FIFO	W	word	19.4.4.4/19-41
0x1480–0x14BF	Descriptor buffer	R	—	19.4.5.1/19-43
0x14C0–0x14DF	Gather Link Table	R	—	19.4.5.2/19-43
0x14E0–0x14FF	Scatter Link Table	R	—	19.4.5.2/19-43
Poly-Channel				
0x1500	Fetch FIFO Enqueue Count	R/W	word	19.4.3.1/19-33
0x1508	Descriptor Finished Count	R/W	word	19.4.3.1/19-33
0x1510	Data Bytes In Count	R/W	word	19.4.3.1/19-34
0x1518	Data Bytes Out Count	R/W	word	19.4.3.1/19-34
Controller				
0x1BF8	IP block revision	R	—	19.5.4.5/19-52
DEU				
0x2000	Mode register	R/W	word	19.7.3.1/19-97
0x2008	Key size register	R/W	word	19.7.3.2/19-98
0x2010	Data size register	R/W	word	19.7.3.3/19-99

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Table 19-3. SEC Address Map (continued)

Security Engine—Block Base Address 0x3_0000				
Byte Address Offset (AD 17–0)	**Register**	**Access**	**Write by**	**Reference**
0x2018	Reset control register	R/W	word	19.7.3.4/19-99
0x2028	Status register	R	—	19.7.3.5/19-100
0x2030	Interrupt status register	R	word	19.7.3.6/19-101
0x2038	Interrupt mask register	R/W	word	19.7.3.7/19-103
0x2050	EU-Go	W	word	19.7.3.8/19-105
0x2100	IV register	R/W	word	19.7.3.9/19-105
0x2400	Key 1 register	W	byte	19.7.3.10/19-105
0x2408	Key 2 register	W	byte	19.7.3.10/19-105
0x2410	Key 3 register	W	byte	19.7.3.10/19-105
0x2800–0x2FFF	Input FIFO / Output FIFO	R/W[2]	byte	19.7.3.11/19-105
AESU				
0x4000	Mode register	R/W	word	19.7.1.2/19-56
0x4008	Key size register	R/W	word	19.7.1.3/19-60
0x4010	Data size register	R/W	word	19.7.1.4/19-60
0x4018	Reset control register	R/W	word	19.7.1.5/19-61
0x4028	Status register	R	—	19.7.1.6/19-61
0x4030	Interrupt status register	R	word	19.7.1.7/19-62
0x4038	Interrupt mask register	R/W	word	19.7.1.8/19-64
0x4040	ICV size register	R/W	word	19.7.1.9/19-66
0x4050	End of message register	W	word	19.7.1.10/19-66
0x4100–0x415F	Context	R/W	byte	19.7.1.11/19-67
0x4400–0x441F	Key registers	R/W	byte	19.7.1.12/19-85
0x4800–0x4FFF	Input FIFO/Output FIFO	R/W [1]	byte	19.7.1.12/19-85
MDEU				
0x6000	Mode register	R/W	word	19.7.4.2/19-107
0x6008	Key size register	R/W	word	19.7.4.4/19-111
0x6010	Data size register	R/W	word	19.7.4.5/19-111
0x6018	Reset control register	R/W	word	19.7.4.6/19-112
0x6028	Status register	R	—	19.7.4.7/19-113
0x6030	Interrupt status register	R	word	19.7.4.8/19-114

Table 19-3. SEC Address Map (continued)

Security Engine—Block Base Address 0x3_0000				
Byte Address Offset (AD 17–0)	**Register**	**Access**	**Write by**	**Reference**
0x6038	Interrupt mask register	R/W	word	19.7.4.9/19-116
0x6040	ICV size register	R/W	word	19.7.4.10/19-117
0x6050	End of message reigster	W	word	19.7.4.11/19-117
0x6100–0x6147	Context registers	R/W	byte	19.7.4.12/19-118
0x6400–0x647F	Key registers	W	byte	19.7.4.13/19-121
0x6800–0x6FFF	Input FIFO	W [1]	byte	19.7.4.14/19-121
RNGU				
0xA000	Mode register	R/W	word	19.7.6.1/19-131
0xA010	Data size register	R/W	word	19.7.6.2/19-131
0xA018	Reset control register	R/W	word	19.7.6.3/19-131
0xA028	Status register	R	—	19.7.6.4/19-132
0xA030	Interrupt status register	R	word	19.7.6.5/19-133
0xA038	Interrupt mask register	R	word	19.7.6.6/19-134
0xA050	End of message register	W	word	19.7.6.7/19-135
0xA400–0xA43F	Entropy registers	W	word	19.7.6.8/19-135
0xA800–0xAFFF	Output FIFO	R [1]	—	19.7.6.8/19-135
PKEU				
0xC000	Mode register	R/W	word	19.7.5.1/19-121
0xC008	Key size register	R/W	word	19.7.5.2/19-123
0xC010	Data size register	R/W	word	19.7.5.4/19-124
0xC018	Reset control register	R/W	word	19.7.5.5/19-124
0xC028	Status register	R	—	19.7.5.6/19-125
0xC030	Interrupt status register	R	word	19.7.5.7/19-126
0xC038	Interrupt mask register	R	word	19.7.5.8/19-127
0xC040	ABSize	R/W	word	19.7.5.3/19-123
0xC050	End of message register	W	word	19.7.5.9/19-129

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Table 19-3. SEC Address Map (continued)

Security Engine—Block Base Address 0x3_0000				
Byte Address Offset (AD 17–0)	**Register**	**Access**	**Write by**	**Reference**
0xC200–0xC27F	Parameter memory A0	R/W	byte	19.7.5.10/19-129
0xC280–0xC2FF	Parameter memory A1	R/W	byte	
0xC300–0xC37F	Parameter memory A2	R/W	byte	
0xC380–0xC3FF	Parameter memory A3	R/W	byte	
0xC400–0xC47F	Parameter memory B0	R/W	byte	
0xC480–0xC4FF	Parameter memory B1	R/W	byte	
0xC500–0xC57F	Parameter memory B2	R/W	byte	
0xC580–0xC5FF	Parameter memory B3	R/W	byte	
0xC800–0xC9FF	Parameter memory N	R/W	byte	
0xCA00–0xCBFF	Parameter memory E	W	byte	
CRCU				
0xF000	Mode register	R/W	word	19.7.2.2/19-87
0xF008	Key size register	R/W	word	19.7.2.3/19-88
0xF010	Data size register	R/W	word	19.7.2.4/19-88
0xF018	Reset control register	R/W	word	19.7.2.5/19-88
0xF020	Control	R/W	word	19.7.2.6/19-89
0xF028	Status register	R	—	19.7.2.7/19-89
0xF030	Interrupt status register	R/W	word	19.7.2.8/19-91
0xF038	Interrupt mask register	R/W	word	19.7.2.9/19-92
0xF040	ICV size register	R/W	word	19.7.2.10/19-94
0xF050	End of message register	W	word	19.7.2.11/19-94
0xF108	Context register	R/W	byte	19.7.2.12/19-94
0xF400	Key register	R/W	byte	19.7.2.13/19-96
0xF800–0xFFFF	Input FIFO	W [1]	byte	19.7.2.14/19-97

[1] Byte accessibility is controlled by internal logic, particularly at FIFOs, to prevent unintended overwrites of partial words during writes, and to prevent unintended duplicate reads of partial data during reads. In addition, these bytes must be presented on the correct byte lanes for the intended destination.

[2] For the EU FIFOs, write operations anywhere in the address range enqueue to the input FIFO, and read operations anywhere in the address range dequeue from the output FIFO. See the referenced section for more detailed information.

19.3 Descriptors

The host processor maintains a record of current secure sessions and the corresponding keys and contexts of those sessions. Once the host has determined that a security operation is required, it creates a "descriptor" containing all the information the SEC needs to perform the security operation. The host creates the descriptor in main memory, then writes a pointer to the descriptor into the fetch FIFO of one of the SEC channels. The channel uses this pointer to read the descriptor into its descriptor buffer. Once it obtains the descriptor, the SEC uses its bus mastering capability to obtain inputs and write results, thus offloading data movement and encryption operations from the host processor.

Descriptors are only used in channel-controlled accesses to SEC, and not in host-controlled accesses. For more information about host-controlled access, see Section 19.5.1.1, "Host-Controlled Access."

19.3.1 Descriptor Structure

SEC descriptors are designed so that a single descriptor supports the cryptographic computation of a single packet. SEC descriptors have a fixed length of 64 bytes, that is, eight 64-bit words (referred to as dwords). A descriptor consists of one header dword and seven "pointer dwords," as seen in Figure 19-2.

	0 15	16	17 23	2427	28 31	32 63
Header Dword	Descriptor Control					Descriptor Feedback
Pointer Dword 0	Length0	J0	Extent0	—	Eptr0	Pointer0
Pointer Dword 1	Length1	J1	Extent1	—	Eptr1	Pointer1
Pointer Dword 2	Length2	J2	Extent2	—	Eptr2	Pointer2
Pointer Dword 3	Length3	J3	Extent3	—	Eptr3	Pointer3
Pointer Dword 4	Length4	J4	Extent4	—	Eptr4	Pointer4
Pointer Dword 5	Length5	J5	Extent5	—	Eptr5	Pointer5
Pointer Dword 6	Length6	J6	Extent6	—	Eptr6	Pointer6

Figure 19-2. Descriptor Format

As shown in Figure 19-2, the first and second halves of the header dword are denoted as descriptor control and descriptor feedback fields, respectively. The descriptor control field of the header dword specifies the security operation to be performed, the execution unit(s) needed, and the modes for each execution unit. The descriptor feedback field is written to by the security engine upon completion of descriptor processing, when the "channel done writeback" feature is enabled. Further details about the header dword may be found in Section 19.3.2, "Descriptor Format: Header Dword."

The pointer dwords, all of which have the same format, contain pointer and length information for locating input or output parcels (such as keys, context, or text data). The large number of pointers provided in the descriptor allows for multi-algorithm operations that require fetching of multiple keys, as well as fetch and return of contexts. Any pointer dword that is not needed may be assigned a length of zero. Further details about the pointer dwords may be found in Section 19.3.3, "Descriptor Format: Pointer Dwords."

SEC descriptors include scatter/gather capability, which means that each pointer in a descriptor can be either a direct pointer to a contiguous parcel of data, or a pointer to a link table, which is a list of pointers

and lengths used to assemble the parcel. When a link table is used to read input data, this is referred to as a gather operation; when used to write output data, it is referred to as a scatter operation. Further details about scatter/gather capability may be found in Section 19.3.4, “Link Table Format.”

19.3.2 Descriptor Format: Header Dword

Descriptors are created by the host to guide the SEC through required cryptographic operations. The header dword provides the primary indication of the operations to be performed, the mode for each operation, and internal addressing used by the controller and channel for internal data movement. The fields that must be supplied to SEC are shown in the “Field” rows of Figure 19-3 and described in Table 19-4. The SEC device drivers allow the host to create proper headers for each cryptographic operation.

SEC processing of a descriptor sometimes includes writing the original header dword back to system memory with certain fields modified. The modified fields are shown in the “Writeback” rows of Figure 19-3 and described in Table 19-5.

Figure 19-3. Header Dword

Table 19-4. Header Dword Bit Definitions

Bits	Name	Description
	OP_0:	
0–3	EU_SEL0	Primary execution unit select: See Section 19.3.2.1, “Selecting Execution Units—EU_SEL0 and EU_SEL1,” for possible values.
4–11	MODE0	Primary mode: Mode data used to program the primary EU. The mode data is specific to the chosen EU. This field is passed directly to bits 56–63 of the mode register in the selected EU. Refer to the EU-specific mode register sections (Section 19.7.1.2, “AESU Mode Register,” Section 19.7.2.2, “CRCU Mode Register,” Section 19.7.3.1, “DEU Mode Register,”Section 19.7.4.2, “MDEU Mode Register,” Section 19.7.5.1, “PKEU Mode Register,” and Section 19.7.6.1, “RNGU Mode Register”) for further info. Any bits of any use in any mode register beyond bits 56–63 are under control of the channel and not the MODE0 field.

Table 19-4. Header Dword Bit Definitions (continued)

Bits	Name	Description
	OP_1:	
12–15	EU_SEL1	Secondary EU select: See Section 19.3.2.1, “Selecting Execution Units—EU_SEL0 and EU_SEL1,” for possible values.
16–23	MODE1	Secondary mode: Mode data used to program the primary EU. The mode data is specific to the chosen EU. This field is passed directly to bits 56–63 of the mode register in the selected EU. Refer to the EU-specific mode register sections (sections Section 19.7.2.2, “CRCU Mode Register,” and Section 19.7.4.2, “MDEU Mode Register”) for further info.
24–28	DESC_TYPE	Descriptor Type: This, along with the DIR field, determines the sequence of actions to be performed by the channel and selected EUs using the blocks of data listed in the rest of the descriptor. The attributes determined include the direction of data flow for each data block, which EU (primary or secondary) is accessed, what snooping options are used, and address offsets for internal EU accesses. See Section 19.3.2.2, “Selecting Descriptor Type—DESC_TYPE,” for possible values.
29	—	Reserved
30	DIR	Direction: direction of overall data flow: 0 Outbound 1 Inbound This, along with the DESC_TYPE field, helps determine the sequence of actions to be performed by the channel and selected EUs.
31	DN	Done notification: 0 No done notification. 1 Signal “done” to the host on completion of this descriptor. This enables done notification if the NT bit is set in the channel configuration register (see Table 19-11). The done notification can take the form of an interrupt, a writeback in the DONE field of this header dword (see Table 19-5), or both, depending upon the states of the CDIE (channel done interrupt enable) and CDWE (channel done writeback enable) bits in the channel configuration register.
32–63	—	Reserved

Table 19-5. Header Dword Writeback Bit Definitions

Bits	Name	Description
0–7	DONE	When “channel done writeback” is enabled, then at the completion of descriptor processing this byte is written with the value 0xFF. “Channel done writeback” is enabled by programming the CDWE, NT, and CDIE fields in the channel configuration register (see Table 19-11).
8–34	—	Reserved
35–36	ICCR0	Integrity check comparison result from primary: These bits are supplied by the primary EU when descriptor processing is complete. 00 No integrity check comparison was performed. 01 The integrity check comparison passed. 10 The integrity check comparison failed. 11 Reserved
37–42	—	Reserved

Table 19-5. Header Dword Writeback Bit Definitions (continued)

Bits	Name	Description
43–44	ICCR1	Integrity check comparison result from secondary: These bits are supplied by the secondary EU (if any) when descriptor processing is complete. 00 No integrity check comparison was performed. 01 The integrity check comparison passed. 10 The integrity check comparison failed. 11 Reserved
45–47	—	Reserved
48–63	ID_TAG	Identification Tag. This value is copied from the ID_TAG field written by the host into the fetch FIFO (see Section 19.4.4.4, “Fetch FIFO Enqueue Register (FFER)”).

19.3.2.1 Selecting Execution Units—EU_SEL0 and EU_SEL1

Table 19-6 shows the values for EU_SEL0 and EU_SEL1 in the descriptor header. The following rules govern the choices for these fields:

1. EU_SEL0 values of “No EU selected” or “Reserved” result in an “Unrecognized header” error condition during processing of the descriptor header.
2. The only valid choices for EU_SEL1 are “No EU selected”, CRCU, or MDEU. Any other choice results in an “Unrecognized header” error condition.
3. If EU_SEL1 is CRCU or MDEU, then EU_SEL0 must be DEUor AESU. All other values of EU_SEL0 result in an “Unrecognized header” error condition.

Table 19-6. EU_SEL0 and EU_SEL1 Values

Value (binary)	Selected EU
0000	No EU selected
0010	DEU
0011	MDEU-A
1011	MDEU-B
0100	RNGU
0101	PKEU
0110	AESU
1000	CRCU
others	Reserved
1111	Reserved for header writeback

The designators MDEU-A and MDEU-B both refer to the same physical MDEU. If MDEU-B is selected, then the channel configures MDEU to perform SHA-224, SHA-256, SHA-384, and SHA-512. If MDEU-A is selected, the channel configures MDEU to perform SHA-160, SHA-224, SHA-256, or MD5. This configuration is achieved automatically; the channel sets bit 51 of the MDEU mode register as it

inserts the MODE0 (or MODE1) value into the MDEU mode register. For further information see Section 19.7.4.2, “MDEU Mode Register.”

19.3.2.2 Selecting Descriptor Type—DESC_TYPE

Table 19-7 shows the permissible values for the DESC_TYPE field in the descriptor header. Descriptor types from the SEC 1.0, which have “0” in the last bit, are listed first, followed by new SEC 2.x/3.x types, which have “1” in the last bit.

Table 19-7. Descriptor Types

Value (binary)	Descriptor Type	Notes
0000_0	aesu_ctr_nonsnoop	AESU CTR nonsnooping
0001_0	common_nonsnoop	Common, nonsnooping, non-PKEU
0010_0	hmac_snoop	Snooping, HMAC
0011_0	—	Reserved
0100_0	—	Reserved
0101_0	—	Reserved
0110_ 0	—	Reserved
0111_0	—	Reserved
1000_0	pkeu_mm	PKEU-Montgomery Multiplication
1001_0	—	Reserved
1010_0	—	Reserved
1011_0	—	Reserved
1100_0	hmac_snoop_aesu_ctr	AESU CTR hmac snooping [2]
1101_0	—	Reserved
1110_0	—	Reserved
1111_0	—	Reserved
0000_1	ipsec_esp	IPsec ESP mode encryption and hashing
0001_1	802.11i_aes_ccmp	CCMP encryption and hashing, suitable for 802.11i
0010_1	srtp	SRTP encryption and hashing
0011_1	pkeu_build	pkeu_build Elliptic Curve Cryptography
0100_1	pkeu_ptmul	pkeu_ptmul Elliptic Curve Cryptography
0101_1	pkeu_ptadd_dbl	pkeu_ptadd_dbl Elliptic Curve Cryptography
0110_1	—	Reserved
0111_1	—	Reserved
1000_1	tls_ssl_block	TLS/SSL generic block cipher
1001_1	—	Reserved

Table 19-7. Descriptor Types (continued)

Value (binary)	Descriptor Type	Notes
1010_1	raid_xor	XOR 2-6 sources together
1011_1	ipsec_aes_gcm	IPsec ESP mode using AES GCM encryption and hashing
1100_1	dbl_crc	Do two CRC operations
others	—	Reserved

[1] Type 0000_0 is for AES-CTR operations. Type 0001_0 also supports AES-CTR, however to use AES-CTR with 0001_0, the user must prepend zeros to the AES-Context before loading the AES Context Registers.

[2] Type 1100_0 is for AES-CTR operations with HMAC. Type 0010_0 also supports AES-CTR with HMAC, however to use AES-CTR with 0010_0, the user must prepend zeros to the AES-Context before loading the AES Context Registers.

For more about descriptor types and the data used for each type, see Section 19.3.5, “Descriptor Types.”

19.3.3 Descriptor Format: Pointer Dwords

The descriptor contains seven “pointer dwords” which define where in memory the SEC should access its input and output parcels. The pointer dwords are numbered 0 to 6 as shown in Figure 19-2. The channel determines how it uses each of the pointer dwords based on the descriptor type and direction fields in the header (see Table 19-4).

The pointer dword bit fields as shown in Figure 19-4.

Figure 19-4. Pointer Dword

Table 19-8 describes the pointer dword bit fields.

Table 19-8. Pointer Dword Field Definitions

Bits	Name	Description
0–15	LENGTH	Length: A number of bytes in the range 0 to 65 535. The use of this field depends on the descriptor type and direction fields in the header dword. A value of zero may cause the channel to skip this dword.
16	J	Jump: Determines whether to "jump" to a link table whenever the POINTER field in this same dword is used. 0 The POINTER field points to data. 1 The POINTER field points to a link table, and scatter/gather is enabled.
17–23	EXTENT	Extent: A number of bytes in the range 0 to 127. The use of this field depends on the "Descriptor Type" and "Direction" fields in the header dword.
24–27	—	Reserved
28–31	EPTR	Extended Pointer: Concatenated as the top 4 bits of the pointer when EAE is high (see the EAE bit in Table 19-11).
32–63	POINTER	Pointer: A memory address.

On occasion, a descriptor field may not be applicable to the requested service. With seven pointer dwords, it is possible that not all these dwords are required to specify the input and output parameters (for instance, some operations do not require context.) Wherever a particular field is not used, it should be set to zero.

The channel proceeds linearly through the descriptor, fetching LENGTH data beginning at location POINTER. If the EAE (extend address enable) bit is set in the channel configuration register (see Table 19-11), then the four EPTR bits are concatenated with the POINTER field to form a 36-bit pointer address.

If all the data of LENGTH is found contiguously beginning at POINTER, then the Jump bit is not set. Otherwise, POINTER indicates the location of a link table (scatter-gather list). For more details, see Section 19.3.4, "Link Table Format".

LENGTH and EXTENT fields normally specify the sizes of parcels: often (but not always) the size of the parcel located at the address contained in the matching POINTER field[1]. However, in some cases the POINTER field is zero, and the LENGTH and/or EXTENT fields simply specify values to be written to an EU. The specific use of these fields in each channel depends on the descriptor type and direction fields in the descriptor's header dword (see Table 19-4).

The RAID-XOR descriptor type does not support scatter/gather capability. However, scatter/gather is available for all pointer dwords for all other descriptor types (provided the J bit is set).

19.3.4 Link Table Format

Link tables implement scatter/gather capability. For "gather" operations, a link table specifies a list of "memory segments" that are to be concatenated in the process of assembling parcels. For "scatter"

1. Sometimes an EXTENT field refers to data in a pointer which is not in the same dword. For example, with the CCMP descriptor type (see Table 19-10), the length of the CRC check field appears in Extent0, but the field that is Extent0 bytes in length is referred to either by Pointer4 or Pointer5, depending on the direction bit in the descriptor's header dword.

operations, a link table specifies a list of memory segments into which the output data should be written. Scatter or gather of a parcel may be specified by a single link table or by a chain of link tables that are linked together with pointers, as shown in Figure 19-6.

A link table may contain any number of dword entries. Link table entry format is shown in Figure 19-5.

Figure 19-5. Link Table Entry

Table 19-9 describes the link table field definitions.

Table 19-9. Link Table Field Definitions

Bits	Name	Description
0–15	SEGLEN	Length: 0–15 When N = 0, SEGLEN is in the range 1 to 65 535, specifying the number of bytes in the memory segment pointed to by SEGPTR. A value of 0 causes the SGZL error bit to be set in the Channel Status (see Section 19.4.4.2, “Channel Status Register (CSR)”). When N = 1, SEGLEN must be 0.
16–21	—	Reserved
22	R	Return: When N = 0: 0 No special action. 1 Indicates the last entry in the chain of link tables. If this entry does not specify the right number of bytes to complete the last parcel, a G-STATE or S-STATE error is set in the Channel Status Register (see Section 19.4.4.2, “Channel Status Register (CSR)”). When N = 1, ignored.
23	N	Next: 0 No special action. 1 Indicates the last dword in the current link table. The SEGPTR field is the address of the next link table in the chain.
24–27	—	Reserved
28–31	EPTR	Extended Pointer: Concatenated as the top 4 bits of the segment pointer when EAE is high (see the EAE bit in Table 19-11).
32–63	SEGPTR	Segment pointer: A memory address.

There are two kinds of link table entries: regular or next. Regular entries have the N bit cleared and next entries have it set. Each regular entry specifies a memory segment by means of a 36-bit starting address (SEGPTR) and a 16-bit length (SEGLEN). A next entry is used at the end of a link table to specify that the

list of memory segments is continued in another link table. In a next entry, the N bit is set; the SEGPTR field provides the address of the next link table; and the SEGLEN field must be cleared.

A chain of link tables may contain any number of link tables. Whether the list of memory segments is in a single link table or split into several link tables, the last entry in the last link table is a regular entry with the R (return) bit set. The R bit signifies the end of link table operations so that the channel returns to the descriptor for its next pointer (if any).

The construction and use of link tables is illustrated in Figure 19-6.

This figure illustrates various ways that a descriptor (table in upper left) may specify parcels:
The first pointer dword in the descriptor (following the header dword) specifies Parcel A using the simplest method—the parcel is specified directly through Pointer0 and Length0.
The next pointer dword uses a chain of link tables to specify Parcel B. Since J = 1, Pointer1 is used as the address of a link table. The link table specifies several “regular” entries specifying data segments to be concatenated. The last word of the link table is a “next” entry indicating that the list continues in the next link table. The last entry in the last link table of the chain has the R bit set.
The last two cases illustrate how one pointer in a descriptor can be used to specify multiple parcels. Pointer2 and Length2 specify Parcel C, then Parcel D follows immediately afterwards, with length specified by Extent2. Pointer3 is used for three parcels (E, F, and G), this time using link tables.

Figure 19-6. Descriptors, Link Tables, and Parcels

As shown in Figure 19-6, in some cases a single parcel is accessed through a given POINTER, and the chain of link tables specifies only that parcel (this is the most common situation). In other cases, the descriptor POINTER is used multiple times to access a sequence of parcels, and the chain of link tables must supply data for the entire sequence.

19.3.4.1 Example of Link Table Operation

To further clarify the link table's operation, we explain in detail the case where the fourth pointer dword in the descriptor in Figure 19-6 is used to access parcels. We suppose that the descriptor type is such that Pointer3 is used to access successive parcels of size Extent3, Length3, and Extent4 respectively (refer to Table 19-10 for the significance of POINTER, EXTENT, and LENGTH fields in various descriptor types).

Since the J3 bit is set, Pointer3 is used as the address of a link table and not a data address. The channel begins by reading the first four dwords of the link table starting at Pointer3 into an internal "gather table buffer."

Using the first entry of the gather table buffer, the channel starts accessing the parcel by reading SEGLEN bytes beginning at SEGPTR. If the required parcel size (specified by 'Extent3' in the pointer dword) is greater than this first segment length, the channel moves on to the next entry of the gather table buffer, and reads SEGLEN bytes starting at SEGPTR. This process continues as long as there are more bytes to be read in the parcel. If all the link table entries in the channel's gather table buffer have been exhausted, then the channel reads the next four dwords of the link table into its gather table buffer. If a gather table buffer entry is encountered in which the N bit is set, the channel uses the SEGPTR field in that word to find the next link table in the chain.

Now assume that the channel accesses its next parcel using Pointer3 again, this time with length given by Length3. In this case the channel continues to the next line of the link table, and begins reading the memory segment specified there. As before, the channel concatenates memory segments from as many link table entries as necessary to obtain the required number of bytes (Length3).

Similarly, the next parcel is obtained by using Pointer3 yet again, this time with length given by Extent4.

Assume that for the current descriptor type, the Extent4 parcel is the last one to be accessed through Pointer3. Then the link table entry that supplies the last memory segment for Extent4 has the R bit set, signifying that this is the last entry in the chain of link tables.

NOTE

The link table or chain of link tables accessed through a descriptor pointer must specify enough memory segments to hold precisely *all the data that will be accessed through that pointer*. This means that the combined lengths of the parcels associated with that pointer (where each parcel length is specified by a particular LENGTH or EXTENT field in the descriptor) must equal the combined lengths of the link table memory segments (SEGLEN fields). Otherwise the channel sets the error state in the SGLM bit of the channel status register (see Section 19.4.4.2, "Channel Status Register (CSR)").

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

19.3.5 Descriptor Types

Table 19-10 shows in summary form how the pointer dwords are used with the various descriptor types. Detailed information about each descriptor type is given in the remainder of this chapter. Additional explanation of the use of certain descriptor types, can be found in the "*SEC 2/3x Descriptor Programmer's Guide* (AN3645)".

As in Table 19-7 above, older descriptor types which end in 0 are listed first, followed by newer types which end in 1.

Table 19-10. Descriptor Format Summary

Descriptor Type	Field Type	Pointer Dword0	Pointer Dword1	Pointer Dword2	Pointer Dword3	Pointer Dword4	Pointer Dword5	Pointer Dword6
0000_0 aesu_ctr_ nosnoop	Length	reserved	Cipher Context In	Cipher Key	Main Data In	Data Out	Cipher Context Out	reserved
	Extent	reserved	reserved	reserved	reserved	reserved	reserved	reserved
0001_0 common_ nosnoop for DES, RNGU, AES-CCM	Length	reserved	Context In	Key	Main Data In	Data Out	Context Out (incl. ICV out)	reserved
	Extent	reserved	reserved	reserved	reserved	reserved	reserved	reserved
0001_0 common_ nosnoop for MDEU	Length	reserved	Context In	Key	Main Data In	ICV In	Context Out	reserved
	Extent	reserved	reserved	reserved	reserved	reserved	reserved	reserved
0001_0 common_ nosnoop for AES-XCBC, AES-CMAC	Length	reserved	Context In	Key	Main Data In	reserved	Context Out	ICV Out
	Extent	reserved	reserved	reserved	reserved	ICV In	reserved	reserved
0001_0 common_ nonsnoop for CRCU	Length	reserved	Context In	Key	Main Data In	reserved	Context Out	reserved
	Extent	reserved	reserved	reserved	reserved	ICV In	reserved	reserved
0010_0 hmac_snoop	Length	Hash Key	Hash-only Header	Cipher Key	Cipher Context In	Main Data In	Data Out	ICV Out
	Extent	reserved	reserved	reserved	reserved	reserved	reserved	reserved
1000_0 pkeu_mm	Length	"N" In	"B" In	"A" In	"E" In	"B" Out	reserved	reserved
	Extent	reserved	reserved	reserved	reserved	reserved	reserved	reserved
1100_0 hmac_snoop _aesu_ctr	Length	Hash Key	Hash-only Header	AES Key	AES Context In	Main Data In	Data Out	ICV Out
	Extent	reserved	reserved	reserved	reserved	reserved	reserved	reserved
0000_1 ipsec_esp	Length	HMAC Key	Hash-only Header	Cipher IV In	Cipher Key	Main Data In	Data Out	Cipher IV Out
	Extent	reserved	reserved	reserved	reserved	ICV In	ICV Out	reserved

Table 19-10. Descriptor Format Summary (continued)

Descriptor Type	Field Type	Pointer Dword0	Pointer Dword1	Pointer Dword2	Pointer Dword3	Pointer Dword4	Pointer Dword5	Pointer Dword6
0001_1 802.11i AES ccmp	Length	CRC-only Header	AES Context In	AES Key	Hash-only Header	Main Data In	Data Out	AES Context Out
	Extent	CRC In/Out (FCS)	reserved	reserved	reserved	MIC In	MIC Out	reserved
0010_1 srtp with ICV Check	Length	HMAC Key	AES Context In	AES Key	Main Data In	Data Out	HMAC Out	AES Context Out
	Extent	reserved	reserved	reserved	Hash-only Header	Hash-only Trailer	reserved	reserved
0010_1 srtp without ICV Check	Length	HMAC Key	AES Context In	AES Key	Main Data In	HMAC In	Data Out	AES Context Out
	Extent	reserved	reserved	reserved	Hash-only Header	Hash-only Trailer	HMAC Out	reserved
0011_1 pkeu_build	Length	“A0” In	“A1” In	“A2” In	“A3” In	“B0” In	“B1” In	"Build" Out
	Extent	reserved	reserved	reserved	reserved	reserved	reserved	reserved
0100_1 pkeu_ptmul	Length	“N” In	“E” In	“Build” In	“B1” Out	“B2” Out	“B3” Out	reserved
	Extent	reserved	reserved	reserved	reserved	reserved	reserved	reserved
0101_1 pkeu_ptadd_ dbl	Length	“N” In	“Build” In	“B2” In	“B3” In	“B1” Out	“B2” Out	“B3” Out
	Extent	reserved	reserved	reserved	reserved	reserved	reserved	reserved
1000_1 outbound tls_ssl_ block	Length	MAC Key	Cipher IV In	Cipher Key	Main Data In	Cipher-only Trailer	Data Out	Cipher IV Out
	Extent	reserved	reserved	reserved	Hash-only Header	ICV Out	reserved	reserved
1000_1 inbound tls_ssl_ block	Length	MAC Key	Cipher IV In	Cipher Key	reserved	Main Data In	Data Out	Cipher IV Out
	Extent	reserved	reserved	reserved	Hash-only Header	ICV In	ICV Out	reserved
1010_1 raid_xor	Length	Source F Data In	Source E Data In	Source D Data In	Source C Data In	Source B Data In	Source A Data In	Data Out
	Extent	reserved	reserved	reserved	reserved	reserved	reserved	reserved
1011_1 ipsec_aes_ gcm	Length	AES Context In	AAD In	Nonce Part 2 In	AES Key In	Main Data In	Data Out	Cipher Context Out
	Extent	reserved	reserved	reserved	Nonce Part 1 In	AES ICV In	AES ICV Out	CRC ICV In/Out
1100_1 dbl_crc	Length	Header In	Payload In	reserved	reserved	reserved	reserved	reserved
	Extent	Header ICV	Payload ICV	Header ICV Out	Payload ICV Out	reserved	reserved	reserved
others		reserved						

19.4 Polychannel

The polychannel is the main control unit in the SEC. It implements four independent channels.

Each cryptographic task performed by the SEC is managed by a channel and makes use of one or more of the SEC's execution units (EUs). Control information and data pointers for a given task are stored in the form of a descriptor (see Section 19.3.1, "Descriptor Structure") placed in system memory. A descriptor determines what EUs are used, how they are configured, where to fetch needed data, and where to store the results.

The following subsections describe the operation (including descriptor processing, arbitration, and host notification), registers, and interrupts of the polychannel.

19.4.1 Channel Operation

This section discusses the following:

- Section 19.4.1.1, "Channel Descriptor Processing"
- Section 19.4.1.2, "Channel Arbitration"
- Section 19.4.1.3, "Channel Host Notification"

19.4.1.1 Channel Descriptor Processing

To invoke a cryptographic task, the host constructs a descriptor, selects a channel, and writes a pointer to the descriptor into the selected channel's fetch FIFO. Each fetch FIFO can store up to 24 pointers.

Typical operations performed by a channel to process a descriptor are:

1. Analyze the descriptor header to determine the cryptographic services required and arbitrate for the appropriate EUs. If required EUs are already reserved by another channel, wait for the EUs to be available. When available, reserve them.
2. Set the mode register in each reserved EU(s) for the required EU function.
3. Fetch parcels (up to 64K–1 bytes long) from system memory using pointers from the descriptor buffer, and place them in either an EU input FIFO or EU registers, as appropriate. The term 'parcel' refers here to any input or output of an EU algorithm, such as a key, hash result, input context, output context, or text data. 'Context' refers to either an IV (initialization vector) or other internal EU state that can be read out or loaded in. 'Text data' refers to plaintext or ciphertext to be operated on. Each parcel transfer may involve using link tables to gather input data that has been split into multiple segments in system memory.
4. Take data accumulated in the EU output FIFO and write it to system memory using pointers from the descriptor buffer. This may again involve using link tables to scatter output data into multiple segments in system memory.
5. If the data size is greater than EU FIFO size, continue fetching input data and writing output data to memory as needed.
6. After writing the last input data to each EU's input FIFO, write to the end of message register in the EU.
7. Wait for EU(s) to complete processing of text data.

8. Unload final results from output FIFOs and context registers and write them to external memory using pointers from the descriptor buffer. This may again involve using link tables to scatter output data into multiple segments in system memory.
9. Reset and release the EUs.
10. If enabled, then notify the host of descriptor completion (see Section 19.4.1.3, "Channel Host Notification").

19.4.1.2 Channel Arbitration

All channels share a set of common resources, including the EUs and the SEC's bus master interface (managed by the SEC controller). When multiple channels are used in parallel, arbitration may be required to determine which channel is serviced. The different arbitration schemes are described in Section 19.5.2, "Arbitration Algorithms."

Generally speaking, no arbitration for use of the controller/bus master interface is required. The channels within the polychannel execute one at a time, so individual channels do not experience contention when requests to the controller. In effect, when a channel wins arbitration for use of the polychannel, it wins use of the controller as well.

The same is not true of EUs. Once the controller has assigned an EU to a channel, that channel owns the EU for the duration of descriptor processing. The maximum amount of data that can be processed by a single descriptor is 64 Kbytes, which prevents a channel from owning an EU for an unbounded length of time.

While one channel owns a particular EU, it is possible for two or more other channels to request access to the same EU; in this case, an arbitration scheme determines which channel is granted next access. EU arbitration schemes are similar to channel arbitration mentioned above and are described in Section 19.5.2, "Arbitration Algorithms."

If a channel needs two EUs, a primary and a secondary, it requests them one at a time. Sometimes a channel reserves one EU and then has to wait for some other channel(s) to finish before obtaining the second requested EU. Though such waiting may occur, the requests are always eventually satisfied. Deadlock is avoided through the following design rules:

1. The channel always requests the secondary EU first.
2. In cases where both a primary and secondary are used, the choices for primaries and secondaries are distinct sets. Primaries are AESU and DES, and the secondaries are MDEU and CRCU.

19.4.1.3 Channel Host Notification

When a channel completes operation on a descriptor, it can notify the host that it is done through interrupt and/or through a writeback of the descriptor header dword. In case the descriptor operation is not completed or completed with a known error, the host may be notified by an error interrupt. The error interrupts, done interrupts and header writeback are described as follows:

- Error interrupts are always enabled at the channel level, but can be masked at the controller level. For more details concerning these interrupts, see Section 19.4.2.2, "Channel Error Interrupt."

- Done interrupts are enabled on a per-channel basis by programming the channel's configuration register. For programming details, refer to Section 19.4.2.1, "Channel Done Interrupt," and Section 19.4.4.1, "Channel Configuration Register (CCR)."
- Independently of the done interrupt, channels can inform software of their completion status via header writebacks. Like done interrupts, writebacks are enabled on a per-channel basis by programming the CCR. If enabled, then upon completion the channel writes 0xFF to the DONE byte in the original descriptor header (see Table 19-5), allowing software to poll for completion of a specific descriptor. The CCR can also be programmed so that the channel writes back a status code indicating whether an integrity checking EU has encountered a mismatch between the received ICV and the recalculated ICV. Table 19-5 shows the specific bytes in the descriptor header that are updated in this case.

  For more details on programming the CCR for writeback, see Section 19.4.4.1, "Channel Configuration Register (CCR)."

NOTE

The done and status writebacks are not performed should the channel signal any error during processing. For example, there are no writebacks in case of a failing, unmasked ICV check in an EU.

19.4.2 Channel Interrupts

Active channels can assert done and error interrupts to the controller. As with all SEC interrupt events, channel done and error interrupts are reflected in the controller's interrupt status register. Channels do not have internal interrupt masks, but the controller can be programmed to disable channel interrupts through its interrupt enable register. For more details on interrupt types and disablement, see Section 19.5.4.2, "Interrupt Enable, Interrupt Status, and Interrupt Clear Registers (IER, ISR, ICR)."

Any asserted interrupt bit in the interrupt status register results in the assertion of either the primary or the secondary interrupt signal, depending on the mapping of the channels registers as determined by the controller's master control register. For more details on channel register mapping, see Section 19.5.4.6, "Master Control Register (MCR)".

19.4.2.1 Channel Done Interrupt

Channel done interrupt generation depend on the setting of the CDIE (channel done interrupt enable) and NT (notification type) bits in the channel configuration register (see Section 19.4.4.1, "Channel Configuration Register (CCR)"). If both CDIE and NT are set, the channel generates an interrupt event after every successfully completed descriptor; If CDIE is set and NT is cleared, an interrupt is generated after each successfully completed descriptor with the DN (done notification) bit set in the descriptor's header word. If the EU(s) signal any error during processing, the channel done interrupt is not generated.

Even if multiple channel done interrupt events are generated by a channel before the first can be cleared by the host, the interrupt events are not lost. The controller keeps count of the backlog of channel done interrupts from each channel (see Section 19.5.3, "Controller Interrupts").

19.4.2.2 Channel Error Interrupt

The channel error interrupt is generated when an error condition occurs during descriptor processing. The error could be a bus error for a transaction requested by the channel, or it could be in one of the EUs reserved by the channel or in the channel itself. The channel error interrupt is asserted as soon as the error condition is detected. The type of error condition is reflected in the ERROR field of the channel status register (CSR).

For most error types, the error causes the corresponding channel to halt. Any EUs reserved by the halted channel continue to be reserved until the channel reset occurs. Other channels continue normal processing, though they may be held up if they need an EU that is reserved by a halted channel.

Handling of errors depends on the error type. Details of each error type are given in Table 19-15. For some types, the host must clear the source of the error before restarting the channel. If the channel is halted, the host restarts it by setting the no-pop-reset, continue or reset bits of the CCR (see Section 19.4.4.1, “Channel Configuration Register (CCR)”).

19.4.3 Polychannel Registers

The polychannel has several aggregate performance counters, which are common to all channels; plus a set of channel-specific registers, descriptor buffers, and link tables which are duplicated for each channel. The following subsections describe the format and function of all of these objects in the SEC’s memory.

19.4.3.1 Traffic Counters

The SEC maintains several counters, which are described in the following subsections.

19.4.3.1.1 Fetch FIFO Enqueue Counter

The fetch FIFO enqueue counter, shown in Figure 19-7, counts the total number of descriptor addresses that have been enqueued to the channel fetch FIFOs.

If the FETCH_FIFO_ENQ_COUNT field is 0x1111_1111, then adding another entry to the FIFO clears the register and causes the FFE_CNT bit (if enabled) to be set in the controller’s interrupt status register (see Section 19.5.4.2, “Interrupt Enable, Interrupt Status, and Interrupt Clear Registers (IER, ISR, ICR)”).

Figure 19-7. Fetch FIFO Enqueue Counter

19.4.3.1.2 Descriptor Finished Counter

The descriptor finished counter, shown in Figure 19-8, indicates the total number of descriptors that have successfully completed processing. It does not count descriptors that halt due to error.

When the DESCRIPTOR_FINISHED_COUNT field reaches 0x1111_1111, then the next completed descriptor clears the counter and causes the DF_CNT bit (if enabled) to be set in the controller's interrupt status register (see Section 19.5.4.2, "Interrupt Enable, Interrupt Status, and Interrupt Clear Registers (IER, ISR, ICR)").

Offset Channel 0x3_1508 Access: Read/Write

	0–31	32–63
R/W	—	Descriptor_Finished_Count
Reset	All zeros	

Figure 19-8. Descriptor Finished Counter

19.4.3.1.3 Data Bytes In Counter

The data bytes in counter, shown in Figure 19-9, indicates the total number of bytes written into a primary EU input FIFO. If other parcels such as context or ICV are placed in the input FIFO, they are not counted. When a secondary EU is used, data going only to the secondary EU (such as a hash-only region or authentication data) is counted, but the data used by both EUs is not double counted.

If this counter reaches all 1s, at the next count it rolls over to all 0s and the interrupt enable register's DI_CNT bit is set (see Section 19.5.4.2, "Interrupt Enable, Interrupt Status, and Interrupt Clear Registers (IER, ISR, ICR)").

If this counter is read by software in 32-bit increments, then the least significant 32 bits must be read first, followed by the most significant 32 bits. If this counter is written by software in 32 bit increments, then the most significant 32 bits must be written first, followed by the least significant 32 bits. Note that 32 bit reads and writes must not be interleaved (that is, read low, write low, read high, write high is not allowed). These restrictions are required to maintain counter coherency.

Offset Channel 0x3_1510 Access: Read/Write

	0–63
R/W	Data_Bytes_In_Count
Reset	All zeros

Figure 19-9. Data Bytes In Counter

19.4.3.1.4 Data Bytes Out Counter

The data bytes out counter, shown in Figure 19-10, indicates the total number of payload bytes read from an EU output FIFO. If other parcels such as context or ICV are read from the output FIFO, they are not counted. In no case is data counted twice by the same counter.

If this counter reaches all 1s, at the next count it rolls over to all 0s and the interrupt enable register's DO_CNT bit is set (see Section 19.5.4.2, "Interrupt Enable, Interrupt Status, and Interrupt Clear Registers (IER, ISR, ICR)").

If this counter is read by software in 32-bit increments, then the least significant 32 bits must be read first, followed by the most significant 32 bits. If this counter is written by software in 32 bit increments, then the most significant 32 bits must be written first, followed by the least significant 32 bits. Note that 32 bit

reads and writes must not be interleaved (that is, read low, write low, read high, write high is not allowed). These restrictions are required to maintain counter coherency.

Figure 19-10. Data Bytes Out Counter

19.4.4 Channel Registers

The channel registers are replicated for each of the 4 channels in the polychannel.

19.4.4.1 Channel Configuration Register (CCR)

This register contains bits that allow the user to configure and reset the channel. The CCR fields are shown in Figure 19-11, and described in Table 19-11.

Figure 19-11. Channel Configuration Register (CCR)

Table 19-11. Channel Configuration Register Fields

Bits	Name	Description
0–28	—	Reserved, should be set to zero.
29	NPR	No-Pop-Reset[1]. 0 No special action. 1 Causes the same channel reset actions as the CON bit, except that the fetch FIFO is left unchanged, such that the channel picks up by re-fetching the previous descriptor. This permits debug of a descriptor in-place without having to rewrite the descriptor pointer into the fetch FIFO. • If the NPR bit is set while the channel is requesting an EU assignment from the controller, the channel cancels its request. • If the NPR bit is set after the channel has been assigned one or more EUs, the channel requests a write from the controller to set the software reset bit of each reserved EU. The channel then releases the EU(s).

Table 19-11. Channel Configuration Register Fields (continued)

Bits	Name	Description
30	CON	Continue bit[1]. 0 No special action. 1 Causes the same channel reset actions as bit R, except that the fetch FIFO and bits 32-63 of the CCR register are not cleared. After the reset sequence is complete, this bit automatically returns to 0 and the channel resumes normal operation, servicing the next descriptor pointer in the fetch FIFO, if any. • If the CON bit is set while the channel is requesting an EU assignment from the controller, the channel cancels its request. • If the CON bit is set after the channel has been assigned one or more EUs, the channel requests a write from the controller to set the software reset bit of each reserved EU. The channel then releases the EU(s).
31	R	Reset channel[1]. 0 No special action. 1 Causes a software reset of the channel. All channel registers are cleared. Other actions depend on the state of the channel when the bit is set: • If the R bit is set while the channel is requesting an EU assignment from the controller, then the channel cancels its request. • If the R bit is set after the channel has been assigned one or more EUs, the channel requests a write from the controller to set the software reset bit of each reserved EU. The channel then releases the EU(s). After the reset sequence is complete, the channel returns to the idle state, the R bit is cleared automatically, and normal operation is resumed.
32–50	—	Reserved, should be set to zero.
51	PBS	Permit byte summing. 0 Bytes written to EU input FIFOs and read from EU output FIFOs are not counted in the data bytes counters 1 Bytes written to EU input FIFOs and read from EU output FIFOs are counted in the data bytes counters
52–54	—	Reserved, should be set to zero.
55	BS	Burst size. The SEC accesses long text-parcels in main memory through bursts of programmable size. 0 Burst size is 64 bytes 1 Burst size is 128 bytes
56	IWSE	ICV writeback status enable. 0 No special action. 1 If the descriptor calls for ICV checking, then at the completion of descriptor processing, the channel writes back to the descriptor header the DONE, ICCR0, and ICCR1 fields (see Table 19-5).[2]
57	—	Reserved, should be set to zero.
58	EAE	Extend address enable. This bit determines whether the channel uses a 36-bit address bus or a 32-bit address bus. 0 Channel's address bus is 32 bits. 1 Channel's address bus is 36 bits.

Table 19-11. Channel Configuration Register Fields (continued)

Bits	Name	Description
59	CDWE	Channel done writeback enable. 0 Channel done writeback disabled. 1 Channel done writeback enabled. Upon successful completion of descriptor processing, if the NT bit is cleared (for global notification), or if the DN (done notification) bit is set in the header word of the descriptor, then the channel notifies the host by writing back the descriptor header with the DONE field shown in Table 19-5. This enables the host to poll the memory location of the original descriptor header to determine if that descriptor has been completed.[2]
60	AWSE	Always writeback status enable. 0 No special action. 1 At the completion of processing each descriptor, the channel writes back to the descriptor header the DONE, ICCR0, and ICCR1 fields (see Table 19-5). In this case, IWSE has no effect.[2]
61	NT	Notification type. This bit controls when the channel generates channel done notification. Channel done notification can take the form of an interrupt and/or modified header writeback, depending on the state of the CDIE and CDWE control bits. 0 Global notification: The channel generates channel done notification (if enabled) at the end of each descriptor. 1 Selected notification: The channel generates channel done notification (if enabled) at the end of every descriptor with the DN bit set in the descriptor header.
62	CDIE	Channel done interrupt enable. 0 Channel done interrupt disabled 1 Channel done interrupt enabled. Upon successful completion of descriptor processing, if the NT bit is cleared (for global notification), or if the DN (done notification) bit is set in the header word of the descriptor, then a channel done interrupt is asserted to notify the host.[2] Refer to Section 19.4.4, "Channel Registers," for a complete description of channel done interrupt operation.
63	—	Reserved, should be set to zero.

[1] WARNING: When using reset bits R, CON and NPR: the configuration register must be polled to confirm completion of the multi-cycle reset sequence. The length of time required for this reset sequence depends on several factors and should be considered indeterminate. Completion is indicated by the self-clearing of the asserted reset bit. Failure to ensure completion of reset prior to writing to the channel may result in a channel hang condition.

[2] WARNING: The done interrupt, done writeback, and status writeback do not occur if an EU produces an error interrupt to the channel. In particular, if the ICV check error interrupt is enabled in the EU (see the ICE bit in the EU's interrupt mask register), and the ICV check finds a mismatch, then the channel produces an error interrupt but no channel done interrupt or writebacks.

Table 19-12 shows the CCR and descriptor header bit settings for different descriptor header writeback options, and Table 19-13 shows the bit settings for different done interrupt generation options.

Table 19-12. Writeback Options

AWSE CCR bit 60	CDWE CCR bit 59	IWSE CCR bit 56	NT CCR bit 61	DN Header bit 63	Writeback Action for a Descriptor completing without error
1	x	x	x	x	write back header fields DONE, ICCR0, ICCR1
0	1	x	1	0	no writeback performed
0	1	x	1	1	write back header field DONE

Table 19-12. Writeback Options (continued)

AWSE CCR bit 60	CDWE CCR bit 59	IWSE CCR bit 56	NT CCR bit 61	DN Header bit 63	Writeback Action for a Descriptor completing without error
0	1	x	0	x	write back header field DONE
0	x	1	x	x	if the descriptor header indicates ICV checking in AESU, CRCU, KEU, or MDEU, then write back header fields DONE, ICCR0, and ICCR1.

Table 19-13. Done Interrupt Options

NT CCR bit 61	DN Header bit 63	CDIE CCR bit 62	Done Interrupt action by channel to controller for a descriptor completing without error
x	x	0	never assert done interrupt
0	x	1	assert done interrupt
1	0	1	never assert done interrupt
1	1	1	assert done interrupt

19.4.4.2 Channel Status Register (CSR)

CSR contains status fields and counters which provide status information regarding the channel's processing of the current descriptor. This register is intended for debug use.

Figure 19-12 shows the channel status register fields, which are described in Table 19-14.

The multiple state-machine architecture of the channel makes it difficult to completely determine the channel's status. The channel should be considered idle only if GET_STATE, PUT_STATE, and MAIN_STATE and FF_LEVEL are all cleared.

Figure 19-12. Channel Status Register (CSR)

Table 19-14. Channel Status Register Field Descriptions

Bits	Name	Description
0	—	Reserved.
1–7	GET_STATE	Get state machine state. This field reflects the state of the get state machine when it last went to sleep, or the state captured when an error occurred. For debug purposes only.
8	—	Reserved.
9–15	PUT_STATE	Put state machine state. This field reflects the state of the put state machine when it last went to sleep, or the state captured when an error occurred. For debug purposes only.
16–22	—	Reserved.
23–31	MAIN_STATE	Main state machine state. This field reflects the state of the main state machine when it last went to sleep, or the state captured when an error occurred. For debug purposes only.
32–34	—	Reserved, should be set to zero.
35–39	FF_LEVEL	Fetch FIFO level. This five-bit counter indicates how many pointers are currently stored in the fetch FIFO.
40–43	—	Reserved, should be set to zero.
44	PRD	Primary EU reset done. This bit reflects the state of the reset done signal from the assigned primary EU. 0 The assigned primary EU reset done signal is inactive. 1 The assigned primary EU reset done signal is active, indicating its reset sequence has completed and it is ready to accept data.
45	SRD	Secondary EU reset done. This bit reflects the state of the reset done signal from the assigned secondary EU. 0 The assigned secondary EU reset done signal is inactive. 1 The assigned secondary EU reset done signal is active, indicating its reset sequence has completed and it is ready to accept data.
46	PD	Primary EU done. This bit reflects the state of the done interrupt from the assigned primary EU. 0 The assigned primary EU done interrupt is inactive. 1 The assigned primary EU done interrupt is active, indicating the EU has completed processing and final values are available from EU registers. If the EU has an output FIFO, then all text data output has been placed in the output FIFO. If the EU provides context out through the output FIFO, then the context is placed in the output FIFO *after* the PD bit is asserted.
47	SD	Secondary EU done. The SEC_DONE bit reflects the state of the done interrupt from the assigned secondary EU. 0 The assigned secondary EU done interrupt is inactive. 1 The assigned secondary EU done interrupt is active, indicating the EU has completed processing and final values are available from EU registers.
48–59	Error	Error bits for the channel. See Figure 19-15.
60–63	—	Reserved.

Table 19-15 lists the errors corresponding to each bit in the CSR's Error field. Multiple bits may be set simultaneously. Whenever an error field bit is set a channel error interrupt is generated, and in most cases the channel is halted. For some error types, the host must take action to clear the error bit before restarting

the channel, as described in Table 19-15. For information about restarting the channel, see the description of the R and CON bits in Section 19.4.4.1, "Channel Configuration Register (CCR)."

Table 19-15. Channel Status Register Error Field Definitions

CSR Bit #	Name	Error
48	DOF	Double Fetch FIFO write overflow error. This bit is set when the channel fetch FIFO is full, SOF is set, and another write has been made to the fetch FIFO. This error halts the channel. To clear this error, the host must write a '1' to this bit.
49	SOF	Single Fetch FIFO write overflow error. This bit is set when the channel fetch FIFO is full and another write has been made to the fetch FIFO. The channel continues processing, but the descriptor pointer is lost. To clear this error, the host must write a '1' to this bit.
50	MDTE	Master Data Transfer Error. When the SEC, while acting as a bus master, detects an error, the controller passes this error to the channel. This error halts the channel. Restarting the channel clears this bit.
51–52	—	Reserved
53	IDH	Illegal descriptor header. Possible causes of an illegal descriptor header are: • Invalid primary EU indicated by op0 field in descriptor header. • Invalid secondary EU indicated by op1 field in descriptor header. This error halts the channel. Restarting the channel clears this bit.
54	—	Reserved
55	EUE	EU error. An EU assigned to this channel has generated an error interrupt. This error may also be reflected in the controller's interrupt status register. This error halts the channel. To clear this error, the host must clear the error source in the EU that produced the error.
56	WDT	Watchdog timeout. The main state machine stayed asleep too long. This timer runs only after EUs have been reserved, and does not run if the primary EU is the RNGU or PKEU. The timeout interval is controlled by the FCC field of the Channel Configuration Register. This error halts the channel. Restarting the channel clears this bit.
57	SGLM	Scatter/Gather Length Mismatch. Indicates the total data size covered by a gather link table did not match the total data size from the main descriptor. This error halts the channel. Restarting the channel clears this bit.
58	RSI	RAID Size Incorrect. The channel was provided with a descriptor of type RAID_XOR with data sizes not permitted. To clear this error, the host must write a '1' to this bit.
59	RSG	RAID Scatter Gather Error. The channel was provided with a descriptor of type RAID_XOR with a j bit set. Use of scatter/gather is not permitted with RAID_XOR type descriptors. To clear this error, the host must write a '1' to this bit.

19.4.4.3 Current Descriptor Pointer Register (CDPR)

The CDPR reflects the value of the head end of the fetch FIFO, which contains the address of the descriptor which the channel is currently processing.

CPDR fields are shown in Figure 19-13.

Offset Channel 1: 0x3_1140, Channel 2: 0x3_1240, Channel 3: 0x3_1340, Channel 4: 0x3_1440 — Access: Read only

	0–15	16–27	28–31	32–63
R	ID_TAG	—	EPTR	CUR_DES_PTR_ADRS
W				

Reset: All zeros

Figure 19-13. Current Descriptor Pointer Register

Table 19-16 describes the current descriptor pointer register fields.

Table 19-16. Current Descriptor Pointer Register Fields

Bits	Name	Description
0–15	ID_TAG	Identification Tag. This value is copied from the ID_TAG field written by the host into the fetch FIFO (see Section 19.4.4.4, “Fetch FIFO Enqueue Register (FFER)”). **Note:** It should be noted that ID_TAG is optional. The Security Engine does not do anything with it other than copy it through to the descriptor header upon completion.
16–27	—	Reserved, must be cleared.
28–31	EPTR	Extended Pointer: Concatenated as the top 4 bits of the CUR_DES_PTR_ADRS when EAE is high (see the EAE bit description in Table 19-11).
32–63	CUR_DES_PTR_ADRS	Current Descriptor Pointer Address. Pointer to system memory location of the current descriptor. This field reflects the starting location in system memory of the descriptor currently loaded into the DB. This value is updated whenever the channel requests a fetch of a descriptor from the controller. The value from the fetch FIFO is transferred to the current descriptor pointer register immediately after the fetch is completed. This address is used as the destination for writeback of the modified header dword, if header writeback notification is enabled.

19.4.4.4 Fetch FIFO Enqueue Register (FFER)

Each channel contains a fetch FIFO to store a queue of pointers to descriptors which the channel will process. A pointer is added to the queue by writing to the FFER.

The register is shown in Figure 19-14.

Offset Channel 1: 0x3_1148, Channel 2: 0x3_1248, Channel 3: 0x3_1348, Channel 4: 0x3_1448 — Access: Write only

	0–15	16–27	28–31	32–63
R				
W	ID_TAG	—	EPTR	FETCH_ADR
Reset	All zeros			

Figure 19-14. Fetch FIFO Enqueue Register (FFER)

Table 19-17 describes the fetch FIFO enqueue register field descriptions.

Table 19-17. Fetch FIFO Enqueue Register Field Descriptions

Bits	Name	Description
0–15	ID_TAG	Identification Tag. This value is copied from the ID_TAG field written by the host into the fetch FIFO (see Section 19.4.4.4, "Fetch FIFO Enqueue Register (FFER)"). **Note:** It should be noted that ID_TAG is optional. The Security Engine does not do anything with it other than copy it through to the descriptor header upon completion.
16–27	—	Reserved, must be cleared.
28–31	EPTR	Extended Pointer: Concatenated as the top 4 bits of the FETCH_ADR when EAE is high (see the EAE bit description in Table 19-11).
32–63	FETCH_ADR	Fetch Address. Pointer to system memory location of the first byte of descriptor to be processed.

In channel-driven access, the host CPU creates a descriptor in memory containing all relevant mode and location information for the SEC, then launches the descriptor by writing its address to the fetch FIFO enqueue register.

The fetch FIFO can hold up to 24 descriptor pointers at a time. When the current descriptor's processing is finished, the next fetch FIFO entry is read and the descriptor located at FETCH_ADR is launched.

NOTE

When extended addresses are enabled (by setting the EAE bit in channel configuration register), then the FFER's EPTR field must be written before or concurrently with the FETCH_ADR field. This is necessary because writing the least significant byte (bits 56–63) is the "trigger" which causes the FFER contents to be added to the FIFO.

19.4.5 Channel Buffers and Tables

Besides the registers described in Section 19.4.4, "Channel Registers," each channel has memory allocated for descriptors and scatter/gather link table entries (described in Section Section 19.3, "Descriptors"). The following subsections describe these features.

19.4.5.1 Descriptor Buffer (DB)

The descriptor buffer (DB) provides read-only access to the descriptor currently being processed by the channel. All descriptors are 8 dwords long. For descriptor format, see Figure 19-2. The address ranges of each channel's DB are shown in Table 19-3.

Note that the DB is working storage and the channel may modify the contents of the DB during processing. In debug scenarios, it may be useful to read the contents of the DB to determine if a well formed descriptor is being fetched by the channel. Potential causes of malformed descriptors in the DB include:

- The descriptor is built incorrectly
- The descriptor is fully or partially overwritten by some other system bus master before the SEC can fetch the descriptor
- The descriptor is not built at the address written to the fetch FIFO

19.4.5.2 Scatter and Gather Link Tables (SLT, GLT)

A pointer dword in the descriptor buffer (DB) refers to a Gather Link Table (GLT) or a Scatter Link Table (SLT) if the J bit in the dword is set. As a channel works on a DB pointer entry, the GLT/SLT is loaded into channel memory. Reads from the GLT/SLT are enabled for debug purposes.

Figure 19-15 summarizes the entry format and address ranges for gather and scatter link table entries.

Figure 19-15. Gather/Scatter Link Table Entry Format and Memory Ranges

19.5 Controller

All transfers between the hosts and the EUs are moderated by the controller. Some of the main functions of the controller are as follows:

- Accept and execute commands from the slave system bus to read or write memory-mapped locations (up to 64 bits) anywhere in the SEC.
- Accept and execute requests from the polychannel to transfer blocks of bytes among system memory, EUs, and the channels.
- Arbitrate between channels when they contend for EUs and bus access
- Realign read and write data to the proper byte alignment

- Monitor interrupts from channels and pass them to the host(s)

The remainder of this section discusses the controller's bus management, arbitration, interrupts, and registers.

19.5.1 Bus Transfers

As shown in Figure 19-1, the SEC has an internal bus and connects to the SoC's system bus. The internal bus is a private 64-bit slave bus, with the controller block as the sole master. The SoC's system bus actually refers to two buses: a slave bus and a master bus, for which SEC's controller operates as slave and master, respectively. All accesses to SEC over the system bus go through the controller.

As mentioned in Section 19.1.3, "Controller Overview", there are two modes of access to the SEC, depending on whether the SEC's controller is slave or master. These two modes of access (host-controlled and channel-controlled) are discussed in the following subsections.

19.5.1.1 Host-Controlled Access

For host-controlled access, the host uses the SoC's slave bus to access the controller as a slave, and the controller relays the read or write accesses over the internal bus to the appropriate registers and FIFOs of the EUs. When a write command is received from the system bus, the controller takes the data and sends it to whichever internal location is indicated by the address. For a read, the controller goes to the internal location, fetches the requested data from the specified address (if allowed), and returns it over the system bus.

Host-controlled access is much more CPU-intensive than channel-controlled access, and requires a great deal of familiarity with the EU and controller registers and procedures. If host-controlled access is used, it is recommended that only a single EU be operated at a time. Snooping is not available through this interface.

NOTE

Host-controlled access of execution units is provided primarily for system debug purposes. The SEC contains no mechanism to arbitrate between host and channel accesses to EUs. Simultaneous use of an execution unit by a channel and a host is liable to force the execution unit into an error condition.

19.5.1.2 Channel-Controlled Access

Channel-controlled access is the SEC's normal operating mode. The controller performs data transfers based on information from the channels' descriptors. The controller can queue up to four requests. The controller dequeues requests and performs the required transfer. Most transfers involve not only the internal bus, but also the SoC's master bus with the controller as bus master.

When the SEC performs a read or write transaction as master, in some cases the intended target (for instance, system memory) may terminate the transaction due to an error. Once the transaction is posted to the SoC's target queue, it is the SoC's responsibility to either complete the transaction or signal an error. An error in an SEC-initiated transaction is also reported by the SEC through the channel interrupt status

register (ISR). The host is able to determine which channel generated the interrupt by checking the ISR for the channel ERROR bit.

19.5.1.2.1 Channel Controlled Read—Detailed Description

The following sequence provides a detailed description for a system bus read with controller as master:

1. Channel asserts bus read request to the controller
2. Channel furnishes external read address, internal write address, and transfer length
3. Controller asserts request to the system bus through the master interface
4. Controller waits for system bus read to begin
5. When bus read begins, controller receives data from the master interface and performs a write to the appropriate internal address supplied by the channel. Data may be realigned byte-wise by the controller if either:
   — the external read address was not on an 8-byte boundary, or
   — the internal write address was not on an 8-byte boundary.
6. Transfer continues until the bus read is completed and the controller has written all data to the appropriate internal address. The master interface continues making bus requests until the full data length has been read.

19.5.1.2.2 System Bus Master Write—Detailed Description

The following sequence provides a detailed description for a system bus write with controller as master:

1. Channel asserts its bus write request to the controller.
2. Channel furnishes internal read address, external write address, and transfer length.
3. Controller performs a read from the appropriate internal address supplied by the channel, loads the write data into its FIFO, asserts a request to the system bus through the master interface, and waits for the system bus to become available.
4. When the system bus becomes available, controller writes data from its FIFO to the master interface.

19.5.2 Arbitration Algorithms

This section applies to both arbitration for use of the polychannel, and arbitration for use of execution units. Control fields for both are in the master control register (Section 19.5.4.6, “Master Control Register (MCR)”), as follows:

- CHN3_BUS_PR_CNT and CHN4_BUS_PR_CNT control polychannel arbitration
- CHN3_EU_PR_CNT and CHN4_EU_PR_CNT control EU arbitration

In this section we refer to generic control fields CHN3_*xx*_PR_CNT and CHN4_*xx*_PR_CNT, where “*xx*” refers to either “BUS” or “EU.”

If both CHN3_*xx*_PR_CNT and CHN4_*xx*_PR_CNT are zero (the default), the arbitration is round-robin (see Section 19.5.2.1); otherwise a weighted priority scheme is used (see Section 19.5.2.2).

19.5.2.1 Round-Robin Arbitration

In round-robin arbitration, requesting channels are granted access in rotating numerical order: 1, 2, 3, 4, 1, 2, ... and so on.

19.5.2.2 Weighted Priority Arbitration

In the weighted priority scheme, the priority is as follows:

- Channel 1—Highest priority
- Channel 2—Second highest priority, unless CHN3_*xx*_PR_CNT or CHN4_*xx*_PR_CNT has expired
- Channel 3—Third priority, unless CHN4_*xx*_PR_CNT expired
- Channel 4—Lowest priority, until CHN4_*xx*_PR_CNT expired

Initially, the priority is fixed from highest to lowest as channel 1, channel 2, channel 3, and channel 4, in that order. When channel 3 has lost arbitration the number of times specified in CHN3_*xx*_PR_CNT, channel 3 replaces channel 2 as the second-highest priority in the next round of arbitration. Likewise, when channel 4 has lost arbitration the number of times specified in CHN4_*xx*_PR_CNT, channel 4 replaces channel 2 as the second-highest priority in the next round of arbitration. These rules prevent channels 3 and 4 from being locked out.

Channel 1 always has the highest priority, but cannot make back-to-back requests. It follows that the second highest priority channel wins arbitration either immediately, or after one win for channel 1.

Note that the SEC does not dynamically adjust its own transaction priorities. System software, however, can adjust SEC transaction priority in real time, with the change in priority taking effect immediately.

19.5.3 Controller Interrupts

This section discusses controller interrupts.

19.5.3.1 Single- and Multi-host Interrupt Behavior

To support shared usage of the SEC in multi-host systems, the SEC implements two interrupt lines: primary and secondary. The connectivity of the secondary interrupt depends on the SoC. In multi-host systems the secondary interrupt is connected to the programmable interrupt controller (PIC), and steered to a second host. In single-host systems, the SEC's secondary interrupt line may not be connected to the PIC. The user should be aware that the behavior of the second interrupt depends on the particular SoC.

In the multi-host case, each channel is owned by one of the hosts, where only the channel's owner can write descriptor pointers to the channel's fetch FIFO. Channels may be assigned to the secondary host through channel remapping, which is achieved by programming the controller's master control register as described in Section 19.5.4.6, "Master Control Register (MCR)." The secondary host obtains channel-specific interrupts from the remapped channels, while the primary host obtains the non-remapped channels' interrupts plus all other SEC interrupts.

More details on primary and secondary interrupts are given in the following subsections.

19.5.3.2 Controller Interrupt Conditions and Interrupt Generation

All interrupt outputs from other SEC blocks are fed to the controller as interrupt conditions. In addition, the controller itself detects some interrupt conditions. The controller maintains an interrupt status register (ISR) with bits corresponding to all of these possible interrupt conditions. If an interrupt condition occurs and the corresponding bit of the interrupt enable register (IER) is set, then the associated ISR bit is set, indicating the presence of a pending interrupt.

Whenever any bits are set in the ISR, the controller asserts its primary interrupt. The only exceptions are the channel error, channel done and channel done overflow status bits: when the channel is remapped (as described in Section 19.5.4.6, "Master Control Register (MCR)"), then the secondary (and *not* the primary) interrupt is asserted.

A channel can generate frequent interrupts, especially if it is configured to interrupt at the completion of each descriptor. To make sure that the host receives the right number of interrupts, each channel done interrupt has a special queuing feature. If multiple channel done interrupts are generated before the first is cleared, then the additional interrupts are counted by the controller. Each time the host clears a channel interrupt, the count is decremented. If the host clears the channel interrupt and the count reaches zero, the channel done interrupt is negated. If the count does not reach zero, the controller negates the interrupt for one cycle and then re-asserts it.

Up to 15 interrupts can be queued for each channel. If the count of queued interrupts for any channel exceeds 15, then that channel's done overflow bit is set in the channel's ISR (if the corresponding IER bit is set), and the channel done interrupt is asserted.

19.5.3.3 Blocking of Interrupts

Interrupt conditions from the channels and controller can only be blocked through the controller's IER, as described in Section 19.5.3.2, "Controller Interrupt Conditions and Interrupt Generation." However, the EU interrupt conditions may be blocked at two different levels. There is an interrupt mask register in each EU which can block particular interrupt conditions before they reach the EU's interrupt status register. In addition, interrupts from EUs can be individually blocked by bits of the controller's IER before they reach the controller's ISR. For normal operation, interrupts from EUs are typically disabled in the controller's IER, but they still reach the channel, and the channel produces done or error interrupts to the host as needed.

19.5.3.4 Interrupt Handling

To handle an interrupt, the host must read the ISR to determine the source. If necessary, the host may read the interrupt status registers of other blocks to ascertain the cause. In some cases, the host may need to take action to clear the root cause of the interrupt. Once the appropriate action is taken, the host can clear the ISR bit by setting the corresponding bit of the interrupt clear register (ICR). If the cause of the interrupt condition has not been cleared, or if there is another interrupt condition from the same source, then the ISR bit clears for a cycle and then goes high again, and the interrupt signal to the host remains high. If the ISR bit is successfully cleared and no other interrupt conditions are present, the controller negates its interrupt signal. If any interrupts are still pending in the ISR, the interrupt remains asserted.

19.5.4 Controller Registers

The controller registers are described in detail in the following sections.

19.5.4.1 EU Assignment Status Register (EUASR)

The EUASR indicates which EUs are reserved by a particular channel. When an EU is already assigned, it is inaccessible to any other channel.

The EAUSR fields are displayed in Figure 19-16. The register has a four-bit field for each EU which indicates the EU's assigned channel. The field values and corresponding channel assignments are shown in Table 19-18.

Offset 0x3_1028 Access: Read only

	0–11	12–15	16–19	20–23	24–27	28–31
R	—	MDEU	—	AESU	—	DEU
W						
Reset	1 1 1 1 0 0 0 0 1 1 1 1	0 0 0 0	1 1 1 1	0 0 0 0	1 1 1 1	0 0 0 0

	32–39	40–43	44–51	52–55	56–59	60–63
R	—	CRCU	—	PKEU	—	RNG
W						
Reset	1 1 1 1 1 1 1 1	0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0	1 1 1 1	0 0 0 0

Figure 19-16. EU Assignment Status Register (EUASR)

Table 19-18. Channel Assignment Value

Value	Channel
0x0	No channel assigned
0x1	Channel 1
0x2	Channel 2
0x3	Channel 3
0x4	Channel 4
0xA–0xE	Undefined
0xF	Unavailable

19.5.4.2 Interrupt Enable, Interrupt Status, and Interrupt Clear Registers (IER, ISR, ICR)

The SEC controller generates the interrupt outputs from all possible interrupt sources. These outputs are enabled, displayed, and cleared by the IER, ISR, and ICR, respectively. These three registers share a common set of bit fields, which are shown in Figure 19-17. The corresponding interrupt sources are described in Table 19-19.

The IER, ISR, and ICR are described in more detail in the following subsections.

	0–7	8	9	10	11	12–14	15
Field	—	FFE_CNT	DF_CNT	DI_CNT	DO_CNT	—	ITO
Subfield							
Reset	0x0000						
R/W	R/W(Interrupt Enable) R(Interrupt Status) W(Interrupt Clear)						
Addr	0x3_1008(Interrupt Enable) 0x3_1010(Interrupt Status) 0x31018(Interrupt Clear)						

	16–19	20–23				24–25		26–27		28–29		30–31	
Field	—	DONE Overflow				CHN_4		CHN_3		CHN_2		CHN_1	
Subfield		CH4	CH3	CH2	CH1	Err	Dn	Err	Dn	Err	Dn	Err	Dn
Reset	0x0000												
R/W	R/W(Interrupt Enable) R(Interrupt Status) W(Interrupt Clear)												
Addr	0x3_100A(Interrupt Enable) 0x3_1012(Interrupt Status) 0x3101A(Interrupt Clear)												

	32–35	36–37		38–41	42–43		44–45	46–47	
Field	—	CRCU		—	PKEU		—	RNG	
Subfield		Err	Dn		Err	Dn		Err	Dn
Reset	0x0000								
R/W	R/W(Interrupt Enable) R(Interrupt Status) W(Interrupt Clear)								
Addr	0x3_100C(Interrupt Enable) 0x3_1014(Interrupt Status) 0x3101C(Interrupt Clear)								

	48–53	54–55		56–57	58–59		60–61	62–63	
Field	—	MDEU		—	AESU		—	DEU	
Subfield		Err	Dn		Err	Dn		Err	Dn
Reset	0x0000								
R/W	R/W(Interrupt Enable) R(Interrupt Status) W(Interrupt Clear)								
Addr	0x3_100E(Interrupt Enable) 0x3_1016(Interrupt Status) 0x3101E(Interrupt Clear)								

Figure 19-17. Interrupt Enable, Interrupt Status, and Interrupt Clear Registers

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Table 19-19. Field Names in Interrupt Enable, Interrupt Status, and Interrupt Clear Registers

Bits	Name	Description
0–7	—	Reserved
8	FFE_CNT	Fetch FIFO Enqueue Count Rollover 0 No rollover. 1 Fetch FIFO enqueue counter rolled over to zero (see Section 19.4.3.1.1, “Fetch FIFO Enqueue Counter”).
9	DF_CNT	Descriptor Finished Count Rollover 0 No rollover. 1 The Descriptor Finished Counter rolled over to zero (see Section 19.4.3.1.2, “Descriptor Finished Counter”).
10	DI_CNT	Data In Count Rollover 0 No rollover. 1 The Data In Counter rolled over to zero (see Section 19.4.3.1.2, “Descriptor Finished Counter”).
11	DO_CNT	Data Out Count Rollover 0 No rollover. 1 The Data Out Counter rolled over to zero (see Section 19.4.3.1.2, “Descriptor Finished Counter”).
12–14	—	Reserved
15	ITO	Internal Time Out 0 No internal time out 1 an internal time out was detected **Note:** Internal time out is an indication that a channel or EU has failed to respond to a slave read or write within 16 cycles, which would only occur in an impending hang condition. Assertion of this interrupt indicates the SEC controller has completed the transaction to avoid a hang—however the ’completed’ transaction does not result in a successful read or write, and the interrupt advises the system that the slave transaction was unsuccessful.
20–23	Done Overflow	Done Overflow (one bit for each channel—CH1 to CH4) 0 No done overflow 1 Done overflow error. Indicates that more than 15 Done interrupts were queued from the associated channel without a corresponding interrupt clear from the host.
24–31	Err and Dn bits for channels (CHN_4 to CHN_1)	Err 0 No error detected. 1 Error detected. Indicates that channel status register must be read to determine exact cause of the error. Dn 0 Not DONE. 1 DONE bit indicates that the corresponding channel has completed a descriptor.

Table 19-19. Field Names in Interrupt Enable, Interrupt Status, and Interrupt Clear Registers (continued)

Bits	Name	Description
36–37, 42–43, 46–47, 54–55, 58–59, 62–63	Err and Dn bits for execution units (CRCU, PKEU, RNG, MDEU, AESU, DEU)	Err 0 No error detected. 1 Error detected. Indicates that execution unit status register must be read to determine exact cause of the error. Dn 0 Not Done 1 DONE bit indicates that the corresponding EU has completed its operation. This means that final values are available from EU registers. For EUs with output FIFOs, it means that all text data output has been placed in the output FIFO. For EUs that provide context out through the output FIFO, the EU places the context in the output FIFO after asserting PRI_DONE.
16–19, 32–35, 38–41, 44–45, 48–53, 56–57, 60–61	—	Reserved, must be cleared.

19.5.4.2.1 Interrupt Enable Register (IER)

Interrupt sources can be individually enabled by setting the corresponding IER bits (see Table 19-19 for the correspondence between IER bits and interrupt sources). If an IER bit is set, the corresponding interrupt source value is captured in the corresponding interrupt status register (ISR) bit. If an IER bit is cleared, the corresponding ISR bit remains cleared.

At reset, all IER bits are cleared, so all interrupts are disabled.

NOTE

For normal operation the IER should be programmed with the value 0x0031_0FFF_0000_0000, which enables all channel interrupts and disables interrupts from the EUs. The EU interrupt bits are provided as a convenience during debug: during normal operation, an EU error causes the channel using that EU to generate the appropriate interrupt to the host.

19.5.4.2.2 Interrupt Status Register (ISR)

Each ISR bit shows the status of a corresponding interrupt source (see Table 19-19 for the correspondence between ISR bits and interrupt sources). However, if the corresponding IER bit is cleared, the ISR bit remains cleared.

ISR bits are cleared either by reset, or by setting the corresponding bits in the ISR or interrupt clear register.

19.5.4.3 Interrupt Clear Register (ICR)

The ICR provides a means of clearing the interrupt status register (ISR). Setting an ICR bit clears the corresponding bit in the ISR and negates the interrupt output signal (assuming that particular ISR bit is the only interrupt source). When set, an ICR bit is cleared automatically on the following cycle.

NOTE

If the cause of an interrupt is not removed, the ISR bit is set (and corresponding interrupt output signal asserted) a few cycles after it has been cleared using the ICR.

For this reason, the ICR is ineffective in clearing the RNG Done bit (bit 47) in the ISR. The user should use the IER to mask the RNG Done interrupt. To determine whether a descriptor-based RNG request is complete, the user should rely on Channel Done interrupts.

19.5.4.4 ID Register

The read-only ID register, displayed in Figure 19-18, contains the same value as the IP block revision register (see Section 19.5.4.5 below). This register provides the IP block revision information at a legacy location for software convenience.

Offset 0x3_1020 Access: Read only

	0															63
R	ID															
W																
Reset	0 0 0 0	0 0 0 0	0 0 1 1	0 0 0 0	0 0 0 0	0 0 1 1	0 0 0 0	0 0 0 1	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0	0

Figure 19-18. ID Register

19.5.4.5 IP Block Revision Register

The read-only IP block revision register, displayed in Figure 19-19, contains a 64-bit value that uniquely identifies the version of the SEC.

Offset 0x3_1BF8 Access: Read only

	0			15	16		23	24		31
R	IP_ID				IP_MJ			IP_MN		
W										
Reset	0 0 0 0	0 0 0 0	0 0 1 1	0 0 0 0	0 0 0 0	0 0 1 1		0 0 0 0	0 0 1 1	

	32		39	40		47	48		55	56		63
R	—			IP_INT			—			IP_CFG		
W												
Reset	0 0 0 0	0 0 0 0		0 0 0 0	0 0 1 0		0 0 0 0	0 0 0 0		0 0 0 0	0 0 0 0	

Figure 19-19. IP Block Revision Register

Table 19-20 describes the fields of the IP block revision register.

Table 19-20. IP Block Revision Register Fields

Bits	Name	Description
0–15	IP_ID	IP block identifier. This field value is currently set as 0x0030.
16–23	IP_MJ	IP major revision number. This field value is currently set as 0x03.
24–31	IP_MN	IP minor revision number. This field value is currently set as 0x03.
32–39	—	Reserved
40–47	IP_INT	IP block integration options. Field value depends on the options of the specific SoC.
48–55	—	Reserved
56–63	IP_CFG	IP block configuration options. Field value depends on the options of the specific SoC

19.5.4.6 Master Control Register (MCR)

The MCR, shown in Figure 19-20, controls certain functions in the controller and provides a means for software to reset the SEC.

Offset 0x3_1030 Access: Read/Write

	0–15	16	17	18	19	20–21	22–23	24–29	30	31
R/W	—	RCA1	RCA2	RCA3	RCA4	—	PRIORITY	—	GIH	SWR
Reset	All zeros									

	32–39	40–47	48–55	56–63
R/W	CHN3_EU_PR_CNT	CHN4_EU_PR_CNT	CHN3_BUS_PR_CNT	CHN4_BUS_PR_CNT
Reset	All zeros			

Figure 19-20. Master Control Register

Table 19-21 describes the MCR fields.

Table 19-21. Master Control Register Fields

Bits	Name	Description
0–15	—	Reserved
16	RCA1	Remap Channel Address 1. Setting this bit remaps all Channel 1 host accessible registers into an alternate 4 Kbyte address range. Also, channel 1's done and error bits in the interrupt status register causes the secondary interrupt to assert instead of the primary interrupt. 0 Channel 1 registers are accessible in the 0x11*xx* address subrange (default) 1 Channel 1 registers are accessible in the 0x01*xx* address subrange
17	RCA2	Remap Channel Address 2. Setting this bit remaps all Channel 2 host accessible registers into an alternate 4 Kbyte address range. Also, channel 2's done and error bits in the interrupt status register causes the secondary interrupt to assert instead of the primary interrupt. 0 Channel 2 registers are accessible in the 0x12*xx* address subrange (default) 1 Channel 2 registers are accessible in the 0x02*xx* address subrange

Table 19-21. Master Control Register Fields (continued)

Bits	Name	Description
18	RCA3	Remap Channel Address 3. Setting this bit remaps all Channel 3 host accessible registers into an alternate 4 Kbyte address range. Also, channel 3's done and error bits in the interrupt status register causes the secondary interrupt to assert instead of the primary interrupt. 0 Channel 3 registers are accessible in the 0x13*xx* address subrange (default) 1 Channel 3 registers are accessible in the 0x03*xx* address subrange
19	RCA4	Remap Channel Address 4. Setting this bit remaps all Channel 4 host accessible registers into an alternate 4Kbyte address range. Also, channel 4's done and error bits in the interrupt status register causes the secondary interrupt to assert instead of the primary interrupt. 0 Channel 4 registers are accessible in the 0x14*xx* address subrange (default) 1 Channel 4 registers are accessible in the 0x04*xx* address subrange
20–21	—	Reserved
22-23	Priority	Priority on Master Bus. The setting of these bits determines the transaction priority level the SEC asserts to the SoC's internal arbiter. The SEC does not dynamically alter its priority level based on system congestion or SEC utilization; however, software may change the SEC priority level in real time. 00 Lowest Priority (default) 01 Next Lowest Priority 10 Next Highest Priority 11 Highest Priority
24-29	—	Reserved
30	GIH	Global Inhibit. Setting this bit indicates that SoC master bus transfers are defined as not snoopable and results in lowering the snoop attribute of bus requests generated by the external gasket (see note following table). 0 SoC master bus transfers are defined as snoopable (default) 1 SoC master bus transfers are defined as not snoopable
31	SWR	Software Reset. Setting this bit causes a global software reset. Upon completion of the reset, this bit is automatically cleared. 0 Do not reset 1 Global reset
32–39	CHN3_EU_PR_CNT	Channel 3 EU Priority Count. In weighted priority arbitration, this field gives the number of times that Channel 3 is denied access for a requested EU before its priority is elevated (see Section 19.5.2.2, "Weighted Priority Arbitration"). **Note:** If both CHN3_EU_PR_CTR and CHN4_EU_PR_CTR are zero, the controller assigns EU's on a pure round-robin basis. If either of these counters is zero and the other is non-zero, then the zero is interpreted as 256.
40–47	CHN4_EU_PR_CNT	Channel 4 EU Priority Count. In weighted priority arbitration, this field gives the number of times that Channel 4 is denied access for a requested EU before its priority is elevated (see Section 19.5.2.2, "Weighted Priority Arbitration"). **Note:** If both CHN3_EU_PR_CTR and CHN4_EU_PR_CTR are zero, the controller assigns EU's on a pure round-robin basis. If either of these counters is zero and the other is non-zero, then the zero is interpreted as 256.

Table 19-21. Master Control Register Fields (continued)

Bits	Name	Description
48–55	CHN3_BUS _PR_CNT	Channel 3 Bus Priority Count. In weighted priority arbitration, this field gives the number of times that Channel 3 is denied access to the polychannel before its priority is elevated (see Section 19.5.2.2, "Weighted Priority Arbitration"). **Note:** If both CHN3_BUS_PR_CTR and CHN4_BUS_PR_CTR are zero, the controller assigns the polychannel on a pure round-robin basis. If either of these counters is zero and the other is non-zero, then the zero is interpreted as 256.
56–63	CHN4_BUS _PR_CNT	Channel 4 Bus Priority Counter. In weighted priority arbitration, this field gives the number of times that Channel 4is denied access to the polychannel before its priority is elevated (see Section 19.5.2.2, "Weighted Priority Arbitration"). If both CHN3_BUS_PR_CTR and CHN4_BUS_PR_CTR are zero, the controller assigns the polychannel on a pure round-robin basis. If either of these counters is zero and the other is non-zero, then the zero is interpreted as 256.

By default, All SEC memory transactions are snooped by the coherency module of the MPC85*xx*. This is part of the wiring of the SEC interface and requires no user intervention. Bit 30 in the MCR is used to inhibit cache snooping of SEC transactions in non-MPC85*xx* situations.

19.6 Power Saving Mode

The SEC may be disabled by setting DEVDISR[SEC] in the SoC. The clocks to the SEC are active by default. The SEC should not be enabled/disabled during normal operation.

SEC disablement is delayed if the disable request is made while descriptors are being processed. Once notified of the disable request, the SEC channels complete their current tasks, and then are forced to idle (with no additional reads from the fetch descriptor FIFO). Once all channels are idle, then SEC permits disablement.

19.7 Execution Units

Execution unit (EU) is the term used for a functional block that performs the mathematical manipulations required by cryptographic processing. The following execution units are used in the SEC (covered here in alphabetical order):

- Advanced Encryption Standard Execution Unit (AESU) implementing the Rijndael symmetric key cipher
- Cyclical Redundancy Check Unit (CRCU)
- Data Encryption Standard Execution Unit (DEU)
- Message Digest Execution Unit (MDEU)
- Public Key Execution Unit (PKEU)
- Random Number Generator Unit (RNGU)

Working together, the EUs can perform high-level cryptographic tasks, such as IPsec Encapsulating Security Protocol (ESP) and digital signature. The remainder of this chapter provides details about these execution units, including modes of operation, status and control registers, and FIFOs.

19.7.1 Advanced Encryption Standard Execution Unit (AESU)

This section contains details about the Advanced Encryption Standard Execution Unit (AESU), including modes of operation, status and control registers, and FIFOs.

NOTE

Most of the registers described in this section are not accessed by the host under normal operation. They are documented here mainly for debug purposes. Normally the AESU is used through channel-controlled access, so that most reads and writes of AESU registers are directed by the SEC channels. Driver software performs host-controlled register accesses only on a few registers for initial configuration and error handling.

19.7.1.1 ICV Checking in AESU

For CCM, GCM, CMAC (OMAC1), and XCBC-MAC cipher modes, the AESU includes an ICV checking feature which can generate an ICV and compare it to another supplied ICV.

There are two methods for returning the pass/fail result of ICV checking to the host:

- The ICV check result can be sent to the host by a writeback of EU status fields into host memory. This is enabled as follows:
  - Set either the IWSE or AWSE bit in the channel configuration register (see Section 19.4.4.1, “Channel Configuration Register (CCR)”)
  - Set the ICE bit in the interrupt mask register (Section 19.7.1.8, “AESU Interrupt Mask Register”).

  In this case the normal done signaling (by interrupt or writeback) is undisturbed.
- The ICV checking result can be sent to the host by interrupt. This is enabled as follows:
  - Clear the ICE bit in the interrupt mask register
  - Clear both IWSE and AWSE bits in the channel configuration register.

  In this case, then the normal done signaling (by interrupt or writeback) occurs if there is no ICV mismatch. If an ICV mismatch occurs, then an error interrupt is sent to the host, but no channel done interrupt or writeback.

19.7.1.2 AESU Mode Register

The AESU mode register contains 11 non-reserved bits which are used to program the AESU. The mode register is cleared when the AESU is reset or re-initialized. Setting a reserved AESU mode register bit generates a data error. If the mode register is modified during processing, a context error is generated.

Figure 19-21 shows the AESU mode register. In normal operation, the register's values are set by the descriptor header (see Section 19.3.2, "Descriptor Format: Header Dword").

Offset 0x3_4000 Access: Read/Write

	0–49	50–52	53–55	56–57	58	59	60	61–62	63
R/W	—	SCM	—	ECM	AUX2	AUX1	AUX0	CM	ED
Reset		All zeros							

Figure 19-21. AESU Mode Register

Table 19-22 describes its fields.

Table 19-22. AESU Mode Register Field Descriptions

Bits	Name	Description
0–49	—	Reserved
50–52	SCM	Sub-Cipher Mode. Specifies additional options specific to particular cipher modes. • XOR cipher mode: specifies the number of sources to be XORed together. Valid values are 2-6. • For all other cipher modes, this field must be 0.
53–55	—	Reserved, must be cleared.
56–57	ECM	Extended Cipher Mode. Used in combination with bits 61–62 (Cipher Mode) to select the cipher mode for AES operation. See Table 19-23 for mode bit combinations.
58	AUX2	AUX2 Mode. Definition depends upon the value of the 4 Cipher Mode (CM) and Extended Cipher Mode (ECM) bits:
	AUX2 = Finalize MAC for CCM and GCM modes	• CCM and GCM Cipher Modes (ECM = 1X, CM = 0X): Generate Final MAC Bit—Processes final message block and generates final MAC tag at the end of message processing. 0 Do not generate final MAC tag 1 Generate final MAC tag after CCM/GCM processing is complete. Note that for GCM, when message processing is split into multiple descriptors, it must be AUX1 = 1 when AUX2=1.
	AUX2 = ICV Bit	• XCBC-MAC and CMAC Cipher Modes (ECM = 10, 01, CM = 10): ICV Bit—Enables XCBC-MAC with ICV and CMAC with ICV Cipher Modes 0 XCBC-MAC or CMAC cipher mode 1 XCBC-MAC with ICV or CMAC with ICV cipher mode
	AUX2 = Enable RBP	• CBC, CBC-RBP Cipher Modes (ECM = 00, CM = 01): RBP Bit—Enables CBC-RBP 0 CBC cipher mode 1 CBC-RBP cipher mode

Table 19-22. AESU Mode Register Field Descriptions (continued)

Bits	Name	Description
59	AUX1	AUX1 Mode. Definition depends upon the value of the 4 Cipher Mode and Extended Cipher Mode bits:
	AUX1 = Initialize CCM	• CCM Cipher Mode (ECM = 10, CM = 00): Initialize Mode Bit—Initializes AESU for new message 0 Do not initialize (context is loaded by host) 1 Initialize new message with nonce/initialization vector
	AUX1 = Generate Final GHASH	• GCM Cipher Mode (ECM = 10, CM = 01): Generate Final GHASH Bit—Enables completion of GHASH computation by signaling that the last iteration of GHASH should be performed. This last iteration performs XOR of the current (intermediate) GHASH result with the concatenation of additional authenticated data (AAD) and ciphertext bit lengths in case of GHASH(H, AAD, ciphertext), or with the concatenation of 0^{64} and the bit length of IV in case of GHASH(H, {}, IV). As an exception, this bit should be cleared if the whole message (IV+AAD+text data) together with the generation of the final MAC is processed with one descriptor since in that case the generation of final GHASH is implied. Incidentally, whenever AUX1=1 in GCM cipher mode, the total bit lengths of AAD, text data or IV must be provided in context registers 9–10. 0 Do not perform the last iteration in GHASH(H, AAD, ciphertext) or GHASH(H, {}, IV) unless the message is processed and the final MAC computed in 1 descriptor. 1 Generate the final result of GHASH(H, AAD, ciphertext) or GHASH(H, {}, IV)—implies that the message processing is split into multiple descriptors.
	AUX1 = Use Context for XCBC-MAC derived keys	• XCBC-MAC Cipher Mode (ECM = 10, CM = 10): Load Keys—Do not compute K1, K2 and K3, but instead use the keys loaded in the key data registers (K1) and Context Registers 5–6 (K2) and 7–8 (K3). 0 Compute K1 = E(K, 16{01}), K2 = E(K, 16{02}), K3 = E(K, {03}) and write K1 to Context Registers 3–4, K2 to 5–6, and K3 to 7–8. 1 Load keys: K1= [Key Data Reg 1–2], K2 = [Reg 5–6], K3 = [Reg 7–8]
	AUX1 = Use Context for CMAC derived keys	• CMAC Cipher Mode (ECM = 01, CM = 10): Load Keys—Do not compute E(K, 0^{128}) to derive K1 and K2, but instead use the value loaded in Context Registers 3-4. This is useful after a context switch. Deriving K1 and K2 does not incur any timing penalty. 0 Compute E(K, 0^{128}) and write it to Context Registers 5–6 1 Load E(K, 0^{128}) and preserve it in Context Registers 5–6
60	AUX0	AUX0 Mode. Definition depends upon the value of the 4 Cipher Mode and Extended Cipher Mode bits, and Encrypt/Decrypt bit:
	AUX0 = GCM GHASH Only	• GCM Cipher Mode (ECM = 10, CM = 01) and Encrypt (ED = 1): Specifies GHASH mode—performs GHASH on AAD and ciphertext 0 Perform GCM encryption 1 Compute GHASH(H, AAD, ciphertext)
	AUX0 = Finalize Mac for XCBC-MAC and CMAC modes	• XCBC-MAC, CMAC Cipher Modes (ECM = 10, 01, CM = 10): Do Not Generate Final MAC Bit—Does not generate final MAC tag at the end of message processing (used only when splitting a message into multiple descriptors) 0 Generate final MAC tag by XORing the final data block with K2/K3 (for XCBC-MAC) or K1/K2 (for CMAC) before encryption 1 Do not generate final MAC tag by XORing final data block before encryption. This enables message processing to be interrupted on the block boundary and later continued after a context switch.

Table 19-22. AESU Mode Register Field Descriptions (continued)

Bits	Name	Description
61–62	CM	Cipher Mode. Used in combination with bits 56–57 (Extended Cipher Mode) to select the cipher mode for AES operation. See Table 19-23 for mode bit combinations.
63	ED	Encrypt/Decrypt. If set, AESU operates the encryption algorithm; if cleared, AESU operates the decryption algorithm. 0 Perform decryption 1 Perform encryption **Note:** This bit is ignored in CTR, SRT, CMAC, and XCBC-MAC cipher modes.

Table 19-23 shows the AESU field settings corresponding to different AES cipher modes.

Table 19-23. AES Cipher Modes

Cipher Mode	ECM (56:57)	AUX2 (58)	CM (61:62)
ECB	00	X	00
CBC	00	X	01
CBC-RBP	00	1	01
OFB	00	X	10
CTR	00	X	11
XTS	01	X	01
CMAC	01	X	10
CMAC with ICV	01	1	10
SRT[1]	01	X	11
CCM	10	X	00
GCM	10	X	01
XCBC-MAC	10	0	10
XCBC-MAC with ICV	10	1	10
CFB128	10	X	11
CCM with ICV	11	X	00
GCM with ICV	11	X	01
XOR	11	X	11
Reserved	all others		

[1] SRT is not a new AES cipher mode, it is an AESU method of performing AES counter mode with reduced context loading overhead specifically for performing SRTP. It should be used with descriptor type 0010_1 ‘srtp’ (but may also be used with descriptor type 0010_0 for IPsec with AES counter mode). See the section on “Context for SRT Cipher Mode” for more information on how SRT cipher mode reduces context loading overhead.

19.7.1.3 AESU Key Size Register

The AESU key size register, shown in Figure 19-22, is used to specify the number of bytes in the key (16, 24, or 32). Any key data beyond the number of bytes specified in the key size register is ignored. This register is cleared when the AESU is reset or re-initialized. If a key size other than 16, 24, or 32 bytes (or other than 16 bytes, in XCBC-MAC cipher mode) is specified, an illegal key size error is generated. If the key size register is modified during processing, a context error is generated.

Figure 19-22. AESU Key Size Register

19.7.1.4 AESU Data Size Register

The AESU data size register, shown in Figure 19-23, is used to specify the number of bits (not bytes) of plaintext/ciphertext to be processed in the current descriptor. The number of data size register bits used by the SEC, and the acceptable values for these bits, vary depending on the AES cipher mode selected as specified in Table 19-24.

Writing to this register signals the AESU to start processing data from the input FIFO as soon as it is available. If the value of data size is modified during processing, a context error is generated. The register is cleared when the AESU is reset or re-initialized.

Figure 19-23. AESU Data Size Register

Table 19-24. Use of Data Size Register

AESU Cipher Mode	Register bits used by SEC (others are don't cares)	Legal Values (data size in bits)
ECB, CBC	Lowest 7 bits [57–63]	Must be a multiple of 128
OFB, CMAC, SRT, CCM, XCBC-MAC, CFB128		Must be a multiple of 8
XTS	All bits	Must be a multiple of 8, minimum 128
GCM	All bits	Any value
XOR	All bits	Must be a multiple of 256

19.7.1.5 AESU Reset Control Register

The AESU reset control register has three self-clearing bits, where each bit corresponds to a different type of AESU reset. Figure 19-24 shows the AESU reset control register, and Table 19-25 describes its fields.

Offset 0x3_4018 Access: Read/Write

	0–60	61	62	63
R W	—	RI	MI	SR
Reset	All zeros			

Figure 19-24. AESU Reset Control Register

Table 19-25. AESU Reset Control Register Field Descriptions

Bits	Names	Description
0–60	—	Reserved
61	RI	Reset Interrupt. Setting this bit resets the AESU's done and error interrupts, and resets the state of the AESU interrupt status register. 0 Do not reset 1 Reset interrupt logic
62	MI	Module Initialization. The same as software reset (including the initialization routine: see SR bit description below), except that the interrupt mask register remains unchanged. 0 Do not reset 1 Reset most of AESU
63	SR	Software reset. Functionally equivalent to hardware reset, but applies only to AESU. All registers and internal state are returned to their defined reset states. The RESET_DONE bit in the AESU status register indicates when this initialization routine is complete 0 Do not reset 1 Full AESU reset

19.7.1.6 AESU Status Register

The AESU status register is a read-only register that reflects the state of six status outputs. Writing to this location results in an address error being reflected in the AESU interrupt status register.

Figure 19-25 shows the AESU status register.

Offset 0x3_4028 Access: Read only

	0–39	40–47	48–55	56–57	58	59–60	61	62	63
R	—	OFL	IFL	—	HALT	ICCR	EI	DI	RD
W									
Reset	All zeros								

Figure 19-25. AESU Status Register

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Table 19-26 describes the AESU status register fields.

Table 19-26. AESU Status Register Field Descriptions

Bits	Name	Description
0–39	—	Reserved
40–47	OFL	The number of dwords currently in the output FIFO
48–55	IFL	The number of dwords currently in the input FIFO
56–57	—	Reserved
58	HALT	Halt. Indicates that the AESU has halted due to an error. 0 AESU not halted 1 AESU halted **Note:** Because the error causing the AESU to stop operating may be masked before reaching the interrupt status register, the AESU interrupt status register is used to provide a second source of information regarding errors preventing normal operation.
59–60	ICCR	Integrity Check Comparison Result 00 No integrity check comparison was performed. 01 The integrity check comparison passed. 10 The integrity check comparison failed. 11 Reserved
61	EI	Error interrupt: This status bit reflects the state of the error interrupt signal, as sampled by the controller interrupt status register (Section 19.5.4.2.2, “Interrupt Status Register (ISR)”). 0 AESU is not signaling error 1 AESU is signaling error
62	DI	Done interrupt: This status bit reflects the state of the done interrupt signal, as sampled by the controller interrupt status register (Section 19.5.4.2.2, “Interrupt Status Register (ISR)”). 0 AESU is not signaling done 1 AESU is signaling done
63	RD	Reset Done. This status bit, when high, indicates that AESU has completed its reset sequence, as reflected in the signal sampled by the appropriate channel. 0 Reset in progress 1 Reset done **Note:** This bit resets to 0 but has typically switched to 1 by the time a user checks the register, indicating the EU is ready for operation.

19.7.1.7 AESU Interrupt Status Register

The AESU interrupt status register indicates which unmasked errors have occurred and have generated error interrupts to the channel. Each bit in this register can only be set if the corresponding bit of the AESU interrupt mask register is zero (see Section 19.7.1.8, “AESU Interrupt Mask Register”). If an AESU interrupt mask register bit is set, the corresponding AESU interrupt status bit is always zero regardless of the error status.

If the AESU interrupt status register is non-zero, the AESU halts and the AESU error interrupt signal is asserted to the controller (see Section 19.5.4.2.2, “Interrupt Status Register (ISR)”). In addition, if the AESU is being operated through channel-controlled access, then an interrupt signal is generated to the channel to which this EU is assigned. The EU error then appears in bit 55 of the channel status register (see Table 19-15) and generates a channel error interrupt to the controller.

Interrupt status register bits can be set by writes from the host, but only if the corresponding bit is cleared in the interrupt mask register. Bits masked by the interrupt mask register bits are always zero.

The AESU interrupt status and interrupt mask registers can be cleared by programming the AESU reset control register, as described in Section 19.7.1.5, “AESU Reset Control Register.”

The AESU interrupt status register fields are shown in Figure 19-26.

Offset 0x3_4030 Access: Read only

	0–48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63
R	—	ICE	—	IE	ERE	CE	KSE	DSE	ME	AE	OFE	IFE	—	IFO	OFU	—
W																
Reset	All zeros															

Figure 19-26. AESU Interrupt Status Register

Table 19-27 describes the AESU interrupt status register fields.

Table 19-27. AESU Interrupt Status Register Field Descriptions

Bits	Name	Description
0–48	—	Reserved
49	ICE	Integrity Check Error: 0 No error detected 1 Integrity check error detected. An ICV check was performed and the supplied ICV did not match the one computed by the AESU.
50	—	Reserved
51	IE	Internal Error. An internal processing error was detected while the AESU was processing. 0 No error detected 1 Internal error **Note:** This bit is asserted any time an enabled error condition occurs and can only be cleared by setting the corresponding bit in the interrupt mask register or by resetting the AESU.
52	ERE	Early Read Error. An AESU context register was read while the AESU was processing. 0 No error detected 1 Early read error
53	CE	Context Error. An AESU key register or the key size register, data size register, mode register, or IV register was modified while AESU was processing 0 No error detected 1 Context error
54	KSE	Key Size Error. An inappropriate value (not 16, 24 or 32 bytes) was written to the AESU key size register. 0 No error detected 1 Key size error
55	DSE	Data Size Error (DSE): A value was written to the AESU data size register that is not a proper size. See Section 19.7.1.4, “AESU Data Size Register.” 0 No error detected 1 Data size error

Table 19-27. AESU Interrupt Status Register Field Descriptions (continued)

Bits	Name	Description
56	ME	Mode Error. Indicates that invalid data was written to a register or a reserved mode bit was set. 0 Valid Data 1 Reserved or invalid mode selected
57	AE	Address Error. An illegal read or write address was detected within the AESU address space. 0 No error detected 1 Address error
58	OFE	Output FIFO Error. The AESU output FIFO was detected non-empty upon write of AESU data size register. 0 No error detected 1 Output FIFO non-empty error
59	IFE	Input FIFO Error. The AESU input FIFO was detected non-empty upon generation of done interrupt. 0 No error detected 1 Input FIFO non-empty error
60	—	Reserved
61	IFO	Input FIFO Overflow. The AESU Input FIFO was pushed while full. 0 No error detected 1 Input FIFO has overflowed **Note:** When operated through channel-controlled access, the SEC implements flow control, and FIFO size is not a limit to data input. When operated through host-controlled access, the AESU cannot accept FIFO inputs larger than 256 bytes without overflowing.
62	OFU	Output FIFO Underflow. The AESU Output FIFO was read while empty. 0 No error detected 1 Output FIFO has underflow error
63	—	Reserved

19.7.1.8 AESU Interrupt Mask Register

The AESU interrupt mask register, controls the setting of bits in the AESU interrupt status register, as described in Section 19.7.1.7, “AESU Interrupt Status Register.” If an AESU interrupt mask register bit is set, then the corresponding interrupt status register bit is always zero.

As shown in Figure 19-27, the interrupt mask register has the same field designations as the interrupt status register.

Offset 0x3_4038 Access: Read/Write

	0	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63
R W	—		ICE	—	IE	ERE	CE	KSE	DSE	ME	AE	OFE	IFE	—	IFO	OFU	—
Reset	1000																

Figure 19-27. AESU Interrupt Mask Register

Table 19-28 describes the AESU interrupt mask register fields.

Table 19-28. AESU Interrupt Mask Register Field Descriptions

Bits	Name	Description
0–48	—	Reserved
49	ICE	Integrity Check Error. The supplied ICV did not match the one computed by the AESU. 0 Integrity check error enabled. 1 Integrity check error disabled **Note:** ICE should not be enabled if using EU status writeback (see bits IWSE and AWSE in Section 19.4.4.1, "Channel Configuration Register (CCR)").
50	—	Reserved
51	IE	Internal Error. An internal processing error was detected while the AESU was processing. 0 Internal error enabled 1 Internal error disabled
52	ERE	Early Read Error. An AESU context register was read while the AESU was processing. 0 Early read error enabled 1 Early read error disabled
53	CE	Context Error. An AESU key register or the key size register, data size register, mode register, or IV register was modified while the AESU was processing. 0 Context error enabled 1 Context error disabled
54	KSE	Key Size Error. An inappropriate value (non 16, 24 or 32 bytes) was written to the AESU key size register 0 Key size error enabled 1 Key size error disabled
55	DSE	Data Size Error. Indicates that the number of bits to process is out of range. 0 Data size error enabled 1 Data size error disabled
56	ME	Mode Error. Indicates that invalid data was written to a register or a reserved mode bit was set. 0 Mode error enabled 1 Mode error disabled
57	AE	Address Error. An illegal read or write address was detected within the AESU address space. 1 Address error disabled 0 Address error enabled
58	OFE	Output FIFO Error. Indicates the AESU Output FIFO was detected non-empty upon write of AESU data size register 0 Output FIFO non-empty error enabled 1 Output FIFO non-empty error disabled
59	IFE	Input FIFO Error. Indicates he AESU Input FIFO was detected non-empty upon generation of done interrupt 0 Input FIFO non-empty error enabled 1 Input FIFO non-empty error disabled
60	—	Reserved
61	IFO	Input FIFO Overflow. Indicates the AESU Input FIFO was pushed while full. 0 Input FIFO overflow error enabled 1 Input FIFO overflow error disabled

Table 19-28. AESU Interrupt Mask Register Field Descriptions (continued)

Bits	Name	Description
62	OFU	Output FIFO Underflow. Indicates the AESU output FIFO was read while empty. 0 Output FIFO underflow error enabled 1 Output FIFO underflow error disabled
63	—	Reserved

19.7.1.9 AESU ICV Size Register

The ICV size register, shown in Figure 19-28, is used in AES hashing modes CMAC and GCM to specify the number of most significant bytes in the received MAC tag supplied in context registers 3–4. AES truncates the computed MAC in context registers 1–2 to the same number of bytes, and writes zeros in the remaining LSB's. It follows that the received MAC can be padded to 16 bytes with arbitrary data (not necessarily zeros) when written into context registers 3–4. Acceptable values for ICV size are 8, 10, 12, 14 and 16 bytes in CMAC, or 8, 12, and 16 bytes in GCM. All other sizes are interpreted as 16.

In XCBC-MAC cipher mode, the ICV size register is not used. The received MAC (written to context registers 9–10) is always truncated to the most significant 12 bytes, as defined in the XCBC-MAC-96 for IPsec specification. The computed MAC written at the end of processing to context registers 1–2 is a full 16-byte MAC.

In CCM mode with ICV, the ICV size register is not used. Instead, the tag size is encoded within one of the CCM formatting flags.

Figure 19-28. AESU ICV Size Register

19.7.1.10 AESU End of Message Register

The AESU end of message register, shown in Figure 19-29, is used to signal to the AESU that the final message block has been written to the input FIFO (in channel-driven access, this signaling is done automatically). The AESU will not process the last block of data in its input FIFO until this register is

written. Once the end of message register is written, the AESU processes any remaining data in the input FIFO and generates the done interrupt.

The value written to this register does not matter: ordinarily, zero is written. A read of this register always returns a zero value.

Figure 19-29. AESU End of Message Register

19.7.1.11 AESU Context Registers

There are twelve 64-bit context data registers that allow the host to read/write the contents of the context used to process a message. The context must be written prior to the key data. If the context registers are written during message processing, a context error is generated. All context registers are cleared when an initialization or a hard or soft reset is performed.

If a message is processed through the AESU in two separate operations (that is, using two descriptors), then the context must be read from the SEC at the end of the first operation and then restored at the beginning of the second operation.

Context is always read and restored as a contiguous subset of the twelve context registers ending with the highest numbered register used in that cipher mode. For example, when restoring context in CTR cipher mode (which uses context registers 5–7, as shown in Table 19-33), context registers 1–7 must be written (where registers 1–4 must be filled with zeros).

Context register assignments for cipher modes for confidentiality, data integrity, and combined confidentiality and integrity are described in the following subsections.

19.7.1.11.1 Context for Confidentiality Cipher Modes

The context registers for the different cipher modes which provide confidentiality only are summarized in Table 19-33. The registers are described in more detail in the following subsections.

Context for ECB Mode

ECB does not use any context registers.

Context for CBC, CBC-RBP, OFB, and CFB128 Cipher Modes

In CBC, CBC-RBP, OFB, and CFB128 cipher modes, the first two context data registers allow the host to read/write the contents of the initialization vector (IV) as follows:

- Context register 1 holds the *least* significant bytes of the initialization vector (bytes 1–8).
- Context register 2 holds the *most* significant bytes of the initialization vector (bytes 9–16).

The IV must be written prior to the message data. If the IV registers are written during message processing, or the mode is not set, a context error is generated.

The IV registers may only be read after processing has completed, as indicated by the assertion of the done interrupt (DI) bit in the AESU status register (see Section 19.7.1.6, “AESU Status Register”). If the IV registers are read prior to the assertion of DI, then an early read error is generated.

Context for Counter (CTR) Cipher Mode

In counter cipher mode, a random 128-bit initial counter value is incremented modulo 2^M with each block processed. The running counter is encrypted and XORed either with the plaintext to derive the ciphertext or with the ciphertext to recover the plaintext. The modulus exponent M can be set between 8 and 128, in multiples of 8.

There are two options for loading CTR mode context. When using descriptor type 0001_0, AES-CTR context is loaded as shown in Table 19-33. The Context In length must be set to 56B, and the context itself must be 32B of zeros (context registers 1–4), followed by the initial counter value (context registers 5–6), and finally the modulus exponent M in context register 7. When using descriptor type 0000_0, 24B of context can be loaded as shown for SRT, dispensing with the need for the initial zeros.

Context and Operation for XTS Cipher Mode

IEEE P1619 describes XTS mode as a tweakable block cipher used for encryption of sector-based storage. The key material for XTS consists of a data encryption key (used by the AES block cipher) as well as a tweak key that is used to incorporate the logical position of the data block into the encryption. The key is parsed as a concatenation of two fields of equal size called Key1 and Key2 (16 or 32 bytes each).

A 256-bit or 512-bit key is associated with an ordered sequence of sectors, numbered consecutively. The sequence of sectors that are associated with the key is related to the scope of that key. In order to encrypt or decrypt a sector, the sequence number of this sector within the scope of the key (I) must be known. Each 16-byte block within the sector has its own sequence number that gives the logical position of the data block inside the sector.

The tweak value (T) is computed based on both the sector number (I) and the 16-byte block number within the sector (j) as

T_0 = AES_encrypt(I, Key2);

$T_j = \text{xtime}^j(T_0)$;

xtime(L) is defined as follows, where L is a 128-bit vector with L[127] as most significant bit:

- If L[127]=0, then xtime(L)=L<<1 (where ‘<<‘ denotes bitwise left shift)
- Else xtime(L) = (L<<1) XOR 0x87.

where L is a 128-bit vector and L[127] is it’s most significant bit. The irreducible polynomial $f = \alpha^{128} + \alpha^7 + \alpha^2 + \alpha + 1$ is used in the tweak calculation.

When the last block of the message is not a full 16-byte block, processing of the last two blocks implements a borrowing mechanism whereby bits from the next-to-last block ciphertext are appended to the last block plaintext to pad it out to a 16-byte boundary. This is described in detail in IEEE P1619.

For sector byte sizes that are divisible by 16, XTS mode also supports processing of multiple sectors per session where the sector sequence number (I) is automatically incremented. When multiple sectors are decrypted, the tweak key (Key2) is expanded once for the initial tweak computation pertaining to the first sector; this expanded value is directly used for other sectors. In case that a message needs to be processed in multiple XTS sessions, message splitting must be on a sector boundary.

XTS cipher mode uses context register 1 for the index (I) and context register 2 for the sector size (see Table 19-33).

For host-controlled operation of the AESU in XTS cipher mode, the following steps must be performed:

1. Reset
2. Write the Mode Register to:
   a) Set Cipher Mode to XTS
   b) Specify encryption/decryption
3. Load Key
4. Load I into context register 1 and the sector size in bytes into context register 2. Note that I must be written as big-endian (LSB in the left-most bit positions 63-56), while sector size must be in little-endian format.
5. Set Key size
6. Set Data size
7. While available:
   a) Load plaintext (for encryption) or ciphertext (for decryption) blocks
   b) Unload ciphertext (for encryption) or plaintext (for decryption) blocks
8. Write to the end of message register
9. Unload final ciphertext (for encryption) or plaintext (for decryption) blocks

Context for SRT Cipher Mode

As mentioned in the footnote to Table 19-23, SRT is not a new AES cipher mode but rather an AESU method of performing AES-CTR cipher mode with reduced context loading overhead. This mode was originally developed for SRTP, but is also applicable to the use of AES-CTR for LTE EEA2. SRT cipher mode can be used with descriptor type 0000_0 (aes_ctr_nosnoop) and type 0010_1 (SRTP). As with CTR cipher mode, a random 128-bit initial counter value is incremented modulo 2^M with each block processed. The running counter is encrypted and XORed with the plaintext to derive the ciphertext, or with the ciphertext to recover the plaintext. The modulus exponent M can be set between 8 and 128 in multiples of 8.

As shown in Table 19-33, in SRT mode context registers 1–2 hold the initial counter value, and context register 3 holds the modulus exponent M.

NOTE

There are two methods of performing AES-CTR with reduced context loading, as follows:

- Use descriptor type 0000_0 with the AES mode register set to CTR.

- Use descriptor type 0001_0 with the AES mode register set to SRT.

These methods are completely equivalent for cipher-only operations (no snooping for ICV generation). When performing AES-CTR in conjunction with HMAC-SHA-1, reduced context loading can only be achieved by using SRT.

19.7.1.11.2 Context for Data Integrity Cipher Modes

The context registers for the different cipher modes that provide data integrity only are summarized in Table 19-29. The registers are described in more detail in the following subsections.

Table 19-29. AESU Context Registers for Integrity Modes

Context Register # (byte address)	Cipher Mode providing only Data Integrity		
	XCBC-MAC	GCM-GHASH	CMAC (OMAC1)
1 (0x34100)	Computed MAC	Computed MAC	Computed MAC
2 (0x34108)			
3 (0x34110)	Received MAC*		Received MAC*
4 (0x34118)			
5 (0x34120)	Key 3		E(K, 0^{128})
6 (0x34128)			
7 (0x34130)	Key 2	len(AAD)[T]	
8 (0x34138)			
9 (0x34140)	Key 1**	H	
10 (0x34148)			
11 (0x34150)		len(AAD)[C]	

Notes:
Context register 12 is unused for these modes
* Used only in ICV mode—must be written at start of new message for ICV checking
[C] Length of data processed with current descriptor (in bits)
[T] Length of total data (in bits)

Context and Operation for XCBC-MAC Cipher Mode

XCBC-MAC cipher mode is an authentication-only mode of AES. Normal CBC-MAC runs AES in CBC cipher mode and assigns the final ciphertext result as the MAC. XCBC-MAC supports only 16-byte keys.

The AESU supports three mode options while operating in XCBC-MAC cipher mode. These options are controlled by the AUX bits in the AESU mode register, as defined in the list below. The encrypt/decrypt bit has no meaning in an XCBC-MAC operation and is ignored by the AESU.

AUX0 — Controls whether the XCBC-MAC is completed with this descriptor, or whether this descriptor is only doing a portion of the total MAC generation, and context needs to be output so that it can be reloaded for subsequent operations.

AUX1	Controls whether K1, K2, and K3 are initialized at the start of the descriptor or whether previously initialized keys are reloaded.
AUX2	Controls whether the AESU is to perform automatic checking of a received MAC against the newly calculated MAC.

For a descriptor that generates an XCBC-MAC over a full message, set AUX0 = 0, AUX1 = 0, AUX2 = 0. The descriptor's key length is loaded into the AESU Key Size Register, and the key itself is loaded into the AESU Key Registers 1U and 1L. The generated MAC is held in AESU context registers 1–2 and output according to the ICV Out length and pointer in the descriptor.

For a descriptor that generates an XCBC-MAC over a full message and compares the calculated MAC with the MAC received with the message, set AUX0 = 0, AUX1 = 0, AUX2 = 1. The descriptor's key length is loaded into the AESU key size register, and the key itself is loaded into the AESU key registers 1U and 1L. The generated MAC is held in AESU context registers 1–2 and compared to the received MAC, which the channel loads into AESU context registers 3–4 using the Extent field in the descriptor. Success or failure of the MAC comparison can be reported by an interrupt or through the ICCR1 bits in the modified descriptor header if header writeback is enabled.

Sometimes a message cannot be processed in a single descriptor. All data may not be present or the message may be larger than a single XCBC-MAC descriptor can process (> 64KB-1). In either case, this situation can be handled through combinations of AUX mode bits.

For the first descriptor, which processes the initial portion of the message, set AUX0 = 1, AUX1 = 0, AUX2 = 0. The descriptor's key length is loaded into the AESU Key Size Register, and the key itself is loaded into the AESU key registers 1U and 1L. The AESU generates K3, K2, K1 and stores them respectively in AESU context registers 5–6, 7–8, and 9–10. When the first descriptor has consumed all of its message data, it outputs the contents of context registers 1–10 using the Context Out length (80B) and pointer.

There can be an unlimited number of middle descriptors, which are neither the first nor last descriptor. Middle descriptors set AUX0 = 1, AUX1 = 1, AUX2 = 0. The descriptor's key length is set to 16B, and the key pointer is set to the address of key 1 (context registers 9–10) from the previous descriptor. This loads key 1 into AESU key size registers 1U and 1L. The descriptor’s Context In length is set to 64B, and the pointer is set to the address of context registers 1–8 from the previous descriptor.

When the middle descriptor has consumed all of its message data, it outputs the contents of context registers 1–10 using the Context Out length (80B) and pointer.

For the last descriptor, which processes the final portion of the message, set AUX0 = 0, AUX1 = 1, AUX2 = 0. The descriptor's key length is set to 16B, and the key pointer is set to the address of key 1 (context registers 9–10) from the previous descriptor. This loads key 1 into AESU key size registers 1U and 1L. The descriptor’s Context In length is set to 64B, and the pointer is set to the address of context registers 1–8 from the previous descriptor.

When the last descriptor has consumed all its message data, the generated MAC is held in AESU context registers 1–2 and output according to the ICV Out length and pointer in the descriptor. To compare the calculated MAC with the MAC received with the message, set AUX2 = 1 on the final descriptor. The generated MAC is held in AESU context registers 1–2 and compared to the received MAC, which is input

using the Extent field in the descriptor. The channel overwrites the context reload values in context registers 3–4 with the real received MAC.

Context and Operation for GCM-GHASH Cipher Mode

GCM-GHASH denotes the authentication part of GCM cipher mode and is described in Section 19.7.1.11.3, “Context for Confidentiality and Data Integrity Cipher Modes.”

Context and Operation for CMAC (OMAC1) Cipher Mode

CMAC cipher mode is an authentication-only mode of AES. CMAC may be specified using the following notation:

- E(K,L) denotes the AES-encrypt function;
- xtime(L) is defined as follows, where L is a 128-bit vector with L[127] as most significant bit:
  - If L[127] = 0, then xtime(L) = L<<1 (where ‘<<‘ denotes bitwise left shift)
  - Else xtime(L) = (L<<1) XOR 0x87.

The AESU supports three mode options while operating in CMAC mode. These options are controlled by the AUX bits in the AESU Mode Register, as defined in the list below. The encrypt/decrypt bit has no meaning in a CMAC operation and is ignored by the AESU.

AUX0	Controls whether the CMAC is completed with this descriptor or whether this descriptor is only doing a portion of the total MAC generation and context needs to be output so that it can be reloaded for subsequent operations.
AUX1	Controls whether K1, K2 are initialized at the start of the descriptor or whether previously initialized keys are reloaded.
AUX2	Controls whether the AESU is to perform automatic checking of a received MAC against the newly calculated MAC.

For a descriptor that generates a CMAC over a full message, set AUX0 = 0, AUX1 = 0, AUX2 = 0. The descriptor's key length is loaded into the AESU key size register, and the key itself is loaded into the AESU key registers. The generated MAC is held in AESU context registers 1–2 and output according to the ICV Out length and pointer in the descriptor.

Note that for some uses of CMAC, the message data itself may be modified to include packet-specific context in the CMAC generation process. For instance, when using AES-CMAC for the LTE EIA2 algorithm, a 64-bit, IV-like value is prepended to the PDCP header prior to calculating the MAC. The 64-bit value consists of COUNT (32 bit) || BEARER (5 bit) || Direction (1 bit) || Zeroes (26 bit).

For a descriptor that generates a CMAC over a full message and compares the calculated MAC with the MAC received with the message, set AUX0 = 0, AUX1 = 0, AUX2 = 1. The descriptor's key length is loaded into the AESU key size register, and the key itself is loaded into the AESU key registers. The generated CMAC is held in AESU context registers 1–2 and compared to the received CMAC, which the channel loads into AESU context registers 3–4 using the Extent field in the descriptor. Success or failure of the MAC comparison can be reported by an interrupt or through the ICCR1 bits in the modified descriptor header if header writeback is enabled.

Sometimes a message cannot be processed in a single descriptor. All data may not be present or the message may be larger than a single CMAC descriptor can process (> 64 KByte-1). In either case, this situation can be handled through combinations of AUX mode bits.

For the first descriptor, which processes the initial portion of the message, set AUX0 = 1, AUX1 = 0, AUX2 = 0. The descriptor's key length is loaded into the AESU key size register, and the key itself is loaded into the AESU key registers. The AESU internally generates CMAC context and stores it respectively in AESU context registers 5–6. When the first descriptor has consumed all its message data, it outputs the contents of context registers 1–6 using the Context Out length (48B) and pointer.

There can be an unlimited number of middle descriptors, which are neither the first nor last descriptor. Middle descriptors set AUX0 = 1, AUX1 = 1, AUX2 = 0. The descriptor's key length is set to 0. The descriptor’s Context In length is set to 48B, and the pointer is set to the address of context registers 1–6 from the previous descriptor.

When the middle descriptor has consumed all its message data, it outputs the contents of context registers 1–6, using the Context Out length (48B) and pointer.

For the last descriptor, which processes the final portion of the message, set AUX0 = 0, AUX1 = 1, AUX2 = 0. The descriptor's key length is set to 0. The descriptor’s Context In length is set to 48B, and the pointer is set to the address of context registers 1–6 from the previous descriptor.

When the last descriptor has consumed all its message data, the generated CMAC is held in AESU context registers 1–2, and output according to the ICV Out length and pointer in the descriptor. To compare the calculated MAC with the MAC received with the message, set AUX2 = 1 on the final descriptor. The generated CMAC is held in AESU context registers 1–2 and compared to the received CMAC, which is input using the Extent field in the descriptor. The channel overwrites the context reload values in context registers 3–4 with the real received MAC.

19.7.1.11.3 Context for Confidentiality and Data Integrity Cipher Modes

The context registers for the different cipher modes which provide both confidentiality and data integrity are summarized in Table 19-30. The registers are described in more detail in the following subsections.

Table 19-30. AESU Context Registers for Modes Providing Confidentiality and Integrity

Context Register # (byte address)	Cipher Mode providing Confidentiality and Integrity	
	CCM	GCM
1 (0x34100)	IV* / MAC	Computed MAC
2 (0x34108)		
3 (0x34110)	Encrypted MAC** / Decrypted MAC / Encrypted Counter	Received MAC**
4 (0x34118)		
5 (0x34120)	Counter*	Counter
6 (0x34128)		

Table 19-30. AESU Context Registers for Modes Providing Confidentiality and Integrity (continued)

Context Register # (byte address)	Cipher Mode providing Confidentiality and Integrity	
	CCM	GCM
7 (0x34130)	Counter Modulus Exponent* (header size/ MAC size)***	len(AAD)[T]
8 (0x34138)	—	len(IV)[T]
9 (0x34140)	—	Y_0
10 (0x34148)		
11 (0x34150)	—	len(AAD)[C]
12 (0x34158)		len(IV)[C]

* Must be written at start of new message, except if zero

** Needed only in ICV mode—must be written at start of new CCM decryption

*** The Header and MAC Sizes are internally constructed by the AES engine; then, that information is included inside context register 7 for context switching purposes

[C] Length of data processed with current descriptor (in bits)

[T] Length of total data (in bits)

— Don't care

Context for CCM Cipher Mode

The SEC AESU is capable of performing single pass encryption and MAC generation. The host is required to order the CCM context in such a way that the context can be fetched as a contiguous string into the context registers, prior to encryption/MAC generation or decryption/MAC validation. The context register contents for CCM cipher mode is summarized in Figure 19-30 and further described below.

NOTE

AES-CCM mode does not support zero-length AAD and zero-length payload simultaneously. Either the AAD length or the payload length must be at least 1 byte.

		Context Registers						
		1	2	3	4	5	6	7
Encrypt (outbound)	Inputs	IV		0		Initial Counter		Counter Modulus Exponent
	Outputs	MAC	0	MIC	0			
Decrypt (inbound)	Inputs	IV		MIC	0	Initial Counter Value		Counter Modulus Exponent
	Outputs	Computed MAC	0	Decrypted MAC	0			

Figure 19-30. AESU CCM Context Registers

Context and Operation for CCM Encryption/MAC Generation

The context for CCM encryption/MAC generation (shown in Figure 19-30) is as follows:

- Registers 1–2 contain the session-specific 128-bit initialization vector (from memory)
- Registers 3–4 contain 128 bits of zero padding
- Registers 5–6 contain the session specific initial counter value (from memory)
- Register 7 contains the counter modulus exponent.

  Several current standards require a counter modulus exponent of 128 for CCM cipher mode. However, in order to support possible new standards the counter modulus exponent in AESU is a programmable field, which must be generated and stored along with other session-specific information for loading into the AESU context register prior to CCM encryption.

Using the session-specific key and context described above, operation of the AESU for CCM encryption/MAC generation requires the following steps (note these steps are performed automatically in channel-driven access):

1. Initialize the IV, and encrypt with the symmetric key.
2. In CBC fashion, take the output of step 1, hash with the first block of plaintext, and encrypt with the symmetric key.
3. Continue as in step 2 until the final block of plaintext has been processed. The result of the encryption of the final block of plaintext with the symmetric key is the MAC tag. The full 128 bits of MAC data is written to context registers 1–2, for use in the next phase of CCM processing. Once the MAC tag has been generated (step 3), the MAC tag along with the plaintext is encrypted with the AESU operating in counter cipher mode.
4. The first item to be encrypted in counter cipher mode is the counter (initial counter value) from context registers 5–6. The counter is encrypted with the symmetric key, and the result is hashed with the MAC tag (retrieved from context registers 1–2) to produce the MIC (encrypted MAC), which is then stored in context registers 3–4. At the completion of CCM encrypt processing, this MIC is output to memory (per the descriptor pointer) for the host to append to the 802.11i frame.

   The AESU writes the full 128-bit MIC out to memory. The host must only append the most significant 64 bits to the frame as the MIC.
5. The counter value is incremented, then encrypted with the symmetric key. The result is hashed with the first block of plaintext to produce the first block of cipher text. The ciphertext is placed in the AESU output FIFO.
6. The counter continues to be incremented, and encrypted with the symmetric key, with the result hashed with each successive block of plaintext, until all plaintext has been converted to ciphertext. The SEC controller manages FIFO reads and writes, fetching plaintext and writing ciphertext per the pointers provided in the descriptor. When all ciphertext and the MIC has been output, the CCM encrypt operation is complete.

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Context and Operation for CCM Decryption/MAC Regeneration

The context for CCM decryption/MAC regeneration (shown in Figure 19-30) is as follows:

- Registers 1–2 contain the session-specific 128-bit initialization vector (from memory)
- Registers 3–4 contain the MIC (from the received frame) plus 64 bits of zero padding
- Registers 5–6 contain the session-specific initial counter value (from memory)
- Register 7 contains the counter modulus exponent

  Several current standards require a counter modulus exponent of 128 for CCM cipher mode. However, in order to support possible new standards the counter modulus exponent in AESU is a programmable field, which must be generated and stored along with other session-specific information for loading into the AESU context register prior to CCM encryption.

Using the session-specific key and context described above, operation of the AESU for CCM decryption and MAC regenerationrequires the following steps (note these steps are performed automatically in channel-driven access):

1. Initialize the IV, and encrypt with the symmetric key. Simultaneously, the counter (Initial Counter Value) from Context Registers 5-6 is encrypted with the symmetric key. The result is hashed with the encrypted MAC (from Context Register 3-4), and the resulting original MAC is written to Context Reg 3-4, overwriting the encrypted MAC.

   Strictly speaking, the counter is encrypted with the symmetric key: however, the AESU should be set for “decrypt” to perform the counter and CBC processes in the correct order.
2. The 802.11 frame header is hashed with the encrypted IV. (The AESU automatically determines the header length.) Simultaneously, the counter is incremented, and is then encrypted with the symmetric key. The result is then hashed with the first block of ciphertext to produce the first block of plaintext. The plaintext is placed in the AESU output FIFO, while simultaneously, in CBC fashion, a copy of the first block of plaintext is hashed with the output of encryption of the 802.11 frame header. The output is encrypted with the symmetric key.
3. As each ciphertext block is converted to plaintext, the plaintext is CBC encrypted. When the final plaintext block has been processed, the CBC MAC (MAC tag) is written to context registers 1–2. The first 64 bits of the MAC tag are compared to the MAC tag recovered in step 1.

NOTE

For both encrypt and decrypt operations, if the 802.11 frame is being processed as a whole (not split across multiple descriptors), the “Initialize” (AUX1) and “Final MAC” (AUX2) bits should be set in the AESU mode register.

Options and Operation for GCM Cipher Mode

Galois counter mode (GCM) uses AES counter mode to achieve data confidentiality. Authentication is achieved by computing a GHASH message authentication code (GMAC) through performing repetitive multiplication-accumulate functions in a Galois field.

Normally, the initialization vector (which is provided through the input FIFO) is 96 bits. If it is 96 bits, then the initialization vector (IV) is padded with the value $(\{0\}^{31}1)$[1]; otherwise the IV is hashed using the GHASH (H, {}, IV) function, where H represents $E(\{0\}^{128}, K)$, E stands for encryption operation, and K represents the key used. The resulting value Y_0 (the padded IV or the GHASHed IV) is provided as the initial counter value to counter mode AES. The result of encrypting Y_0 is denoted $E(Y_0, K)$, and is used to generate the final MAC tag.

Data is encrypted or decrypted by XORing input data with the pseudorandom key stream generated by counter mode AES, starting with the *second* pseudorandom key block. The initial counter value Y_0 is incremented modulo 2^{32}.

GCM cipher mode can optionally be used to perform only the authentication part (GHASH (H, AAD, ciphertext), where 'AAD' denotes 'additional authenticated data'): this special sub-mode is called GCM-GHASH in this document. GCM-GHASH is implemented by setting AUX0 and specifying the appropriate encryption operation. The format of the context registers for GCM-GHASH mode is shown in Table 19-35.

GCM cipher mode also has option of automatically verifying that the received and computed MAC tags are identical. This cipher mode is called GCM with ICV and can be specified by setting AESU mode register bits 56, 57 and 62 to 1, and bit 61 to 0. GCM with ICV context format is shown in Table 19-34.

Messages (IV+AAD+text data) are fed in through the input FIFO, and are always processed in the following order: IV, AAD, text data, followed by the final MAC computation (where "text data" refers to plaintext or ciphertext to be operated on). The whole message, however, does not have to be processed in one GCM execution. It can be split and processed with multiple descriptors in multiple GCM runs separated by resets of the AESU block. The boundaries can be set at the end of any full block (16 bytes) of the stream IV+AAD+text data. Hence, any of the individual components (IV, AAD, or text data) can be split into multiple descriptors. Refer to Table 19-31 for proper AUX mode specification in this case and to Table 19-32 through Table 19-35 for proper context formatting under the different GCM options (encrypt, decrypt, GCM with ICV, or GCM-GHASH). It should be noted that in case of a late arrival of the MAC tag on the receiving side, the final MAC can be computed and verified against the received MAC in a separate descriptor after the rest of the message (IV+AAD+text data) has already been processed.

Operation of the AESU in GCM cipher mode requires the following steps (note these steps are performed automatically in channel-driven access):

1. Reset.
2. Set cipher mode to GCM or GCM with ICV and specify encrypt, decrypt in the AESU mode register. To perform GCM-GHASH (only GHASH (H, AAD, ciphertext) is computed) set AUX0 and specify encrypt. Set AUX2 and AUX1 bits according to Table 19-31.
3. Load key.
4. Load (restore) context as needed (see Table 19-32 to Table 19-35).
5. Set key size.
6. Set the size of the computed/received MAC (8, 12 or 16 bytes, default is 16).
7. Set data size.

1.Notation: $\{0\}^{31}1$ is defined to mean a string of thirty-one bits of 0 followed by a single bit of 1.

8. While available:
   a. Load IV into the input FIFO (1 or multiple blocks up to 2^{64} bits in total).
   b. Load AAD into the input FIFO (0 or multiple blocks up to 2^{64} bits in total).
   c. Load plaintext (for encryption) or ciphertext (for decryption) blocks into the input FIFO.
   d. Unload ciphertext (for encryption) or plaintext (for decryption) blocks from the output FIFO.
9. Write to the end of message register.
10. Unload final ciphertext (for encryption) or plaintext (for decryption) blocks.
11. Read (Save) context registers if another segment of the message is processed later.
12. Read final GCM MAC from context registers 1–2, if AUX2 bit was set in mode register.
13. For GCM with ICV, check ICCR bits in the AESU status register.

AESU Mode Register Auxiliary Bit Settings for GCM Cipher Modes

Table 19-31 shows the significance of the AUX bits (bits 58–60) in the AESU mode register, under different operating conditions.

Table 19-31. GCM Cipher Mode Auxiliary Bit Definitions

Auxiliary Bit	Definitions	
	0	1
AUX2 (bit 58)	Do not compute MAC	Compute MAC
AUX1 (bit 59)	One of the following cases: Descriptor contains the whole message (IV+AAD+text data) Descriptor contains the whole IV and no or part of AAD or text data Descriptor contains a non-final part of IV, AAD, text data (IV, AAD or text data split between descriptors) Descriptor contains the final part of AAD or text data but no MAC is computed	One of the following cases: Descriptor contains the final part of IV (IV split between descriptors)—len(IV)^T needed Descriptor contains the final part of text data and the final MAC is computed (AUX2=1) (text data split between descriptors)—len(AAD)^T, len(text data)^T needed Descriptor contains the whole text data but no or part of AAD and the final MAC is computed—len(AAD)^T, len(text data)^T needed Descriptor contains the final part of AAD and the final MAC is computed—len(AAD)^T, len(text data)^T needed Descriptor computes only MAC (based on restored context) but does not contain either IV, AAD or text data —len(AAD)^T, len(text data)^T needed
AUX0 (bit 60) and Encrypt	--	GHASH-only mode
AUX0 (bit 60) and Decrypt	The key is to be unrolled	The key is already unrolled

AUX0 has different use depending on whether encryption or decryption is specified. For decryption, it determines whether the provided key should be first unrolled before processing starts, while in case of encryption it should generally be set to 0 unless GCM-GHASH cipher mode is desired. AUX2 determines whether the final MAC tag is to be computed or not. If AUX2 is set to 1, E(K, Y_0) and the last iteration of the GHASH(H, AAD, ciphertext) is going to be performed and then XORed to give the MAC tag. Hence, if the message is split into multiple descriptors, only the last one should have AUX2=1 for proper MAC tag computation. AUX1 is used to resolve the issues related to the splitting of messages into multiple descriptors. Table 19-31 shows the proper settings of AUX1 for several scenarios of message splitting. In general, whenever the final GHASH iteration needs to be computed (either for GHASH(H, {}, IV) or GHASH(H, AAD, ciphertext)), and the current length is not equal to total length for either IV, AAD, or text data, then AUX1 should be set to 1. Consequently, an AUX1 value of 1 also indicates that the context registers 9–10 need to provide the total length of IV, AAD, or text data for this to be accomplished.

Context for GCM Cipher Modes

Table 19-32 to Table 19-35 describe the proper usage of context registers in case of encryption, decryption, GCM with ICV, and GCM-GHASH cipher mode settings, respectively. The context is in each case described in terms of the input context required for starting new GCM processing or continuation of processing after context switch, and in terms of the results (output) stored in context registers after GCM

execution run is completed. The tables are followed by verbal descriptions of the different registers for the different options.

Table 19-32. GCM Encryption Context

Context Register	GCM Encrypt (Outbound)				
	Mode Register (ECM = 10, AUX0 = 0, CM = 01, ED = 1)				
	AUX1 Value			AUX2 Value	
	Inputs			Outputs	
	AUX1 = 0	AUX1 = 1		AUX2 = 0	AUX2 = 1
		last AAD or text data segment, or MAC only	last IV segment		
1	MAC (Computed)			—	MAC (Computed)
2					
3	—			—	
4					
5	Y_i (Counter)			—	
6					
7	—	len(AAD)^{T*}	—	—	
8	—	len(text data)^{T*}	len(IV)^{T}	—	
9	Y_0 (Initial Counter)			—	
10					
11	len(AAD)^{C*}			—	
12	len(IV)^{C*}			—	

* Must be written at the start of a new message, except if zero

^{C} length of data processed with current descriptor (in bits)

^{T} length of total data (in bits)

-- don't care

Table 19-33. GCM Decryption Context

Context Register	GCM Decrypt (Inbound)				
	Mode Register (ECM = 10, AUX0 = 0 or 1, CM = 01, ED = 0)				
	AUX1 Value			AUX2 Value	
	Inputs			Outputs	
	AUX1 = 0	AUX1 = 1		AUX2 = 0	AUX2 = 1
		last AAD or text data segment, or MAC only	last IV segment		
1	MAC (Computed)			—	
2					
3	—			—	MAC (Computed)
4					
5	Yi (Counter)			—	
6					
7	—	len(AAD)^{T*}	—	—	
8	—	len(text data)^{T*}	len(IV)^{T*}	—	
9	Y_0 (Initial Counter)			—	
10				—	
11	len(AAD)^{C*}			—	
12	len(IV)^{C*}				

* Must be written at the start of a new message, except if zero

^{C} length of data processed with current descriptor (in bits)

^{T} length of total data (in bits)

-- don't care

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Table 19-34. GCM with ICV Context

Context Register	GCM with ICV (Inbound)				
	Mode Register (ECM = 11, AUX0 = 0 or 1, CM = 01, ED = 0)				
	AUX1 Value			AUX2 Value	
	Inputs			Outputs	
	AUX1 = 0	AUX1 = 1		AUX2 = 0	AUX2 = 1
		last AAD or text data segment, or MAC only	last IV segment		
1	MAC (Computed)			—	MAC (Computed and truncated to icv_size most significant bytes)
2					
3	MAC (Received)			—	
4					
5	Y_i (Counter)			—	
6					
7	—	len(AAD)^{T*}	—	—	
8	—	len(text data)^{T*}	len(IV)^{T}	—	
9	Y_0 (Initial Counter)			—	
10				—	
11	len(AAD)^{C*}			—	
12	len(IV)^{C*}				

* Must be written at the start of a new message, except if zero

^{C} length of data processed with current descriptor (in bits)

^{T} length of total data (in bits)

-- don't care

Table 19-35. GCM-GHASH Context

Context Register	GCM-GHASH (Only GHASH Computed)				
	Mode Register (ECM = 10, AUX0 = 10, CM = 01, ED = 1)				
	AUX1 Value			AUX2 Value	
	Inputs			Outputs	
	AUX1 = 0	AUX1 = 1		AUX2 = 0	AUX2 = 1
		last AAD or text data segment, or MAC only	last IV segment		
1	MAC (Computed)			—	MAC (Computed)
2					
3	—			—	
4					
5	—			—	
6					
7	—	len(AAD)[T*]	—	—	
8	—	len(text data)[T*]	len(IV)[T]	—	
9	H*			—	
10					
11	len(AAD)[C]			—	
12	—			—	

* Must be written at the start of a new message, except if zero
[C] length of data processed with current descriptor (in bits)
[T] length of total data (in bits)
-- don't care

The context registers may be described as follows:

- Registers 1–2 contain the intermediate MAC value. This needs to be provided only when switching context during additional authenticated data (AAD) and/or text data processing (AAD+text data stream split into multiple descriptors).

  On the output side, these registers contain either the intermediate MAC tag in case of context switching (requires AUX2 = 0) or the final MAC tag at the end of processing (if AUX2 = 1). If AUX2 = 0 on the last descriptor processing a particular message, these registers contain the

partially computed GHASH(H, AAD, ciphertext), where the last GHASH iteration is not computed.

In the case of GCM with ICV, the final MAC tag written here as the result of GCM processing is truncated to 8, 12, or 16 (no truncation) bytes as defined in ICV size register. Note that any size from 1 to 16 bytes can be specified in ICV size register but any value other than 8 or 12 automatically defaults to 16 bytes.

- Registers 3–4 contain the received MAC tag, in case of inbound processing using GCM with ICV. This can be a 8, 12 or 16-byte block as specified by the ICV size register.
- Registers 5–6 contain the counter value Y_i, which is required only if restoring the context to continue processing a message. Note that the same value read when saving context should be written to these registers when restoring the context, since it is automatically incremented after every processed block.

  In the case of GCM-GHASH, these registers are not used.
- Register 7 contains the total length of the additional authenticated data (AAD) in bits. This is the total AAD length irrespective of whether AAD is split in multiple descriptors. It is required when AUX1 = 1 and the current descriptor processes the last segment of AAD or text data. It is also required if the whole message is already processed and the current descriptor only computes the final MAC tag.
- Register 8 contains the total length of the plaintext/ciphertext or IV in bits. This is required only when AUX1 = 1 (see Table 19-31). If the current descriptor processes the last segment of the IV, then total IV length should be provided; otherwise, the total length of text data should be provided.
- Registers 9–10 contain the initial counter value Y_0. Normally, this value is a result of the IV stream processing and needs to be provided only if the message is split into multiple descriptors and for those descriptors that come after IV processing is complete. Otherwise, the value provided here is ignored and overwritten with computed Y_0.

  In case of GCM-GHASH cipher mode setting, the constant H from GHASH(H, AAD, ciphertext) should be provided in these registers. Note that in the general case this may not be to be equal to $E(K, \{0\}^{128})$ where K is a key as defined for GCM.
- Register 11 contains the length (in bits) of the AAD part processed in the current descriptor. If the current descriptor does not process AAD, then the register should be zero. If AAD is not split into multiple descriptors, then this field should contain the total AAD length. The value written here should be divisible by 128 for all AAD segments except for the last one, which can be any number of bits. Note, however, that the actual AAD stream supplied to the AES engine through the FIFOs has to be zero-padded to an integral number of 16-byte blocks.
- Register 12 contains the length (in bits) of the IV part processed in the current descriptor. Similar remarks apply for IV in register 12 as for AAD in register 11.

  In case of GCM-GHASH, this register is not used.

Example of Context in GCM Encryption

For illustrative purposes we consider the case of a GCM encrypt operation that generates the final MAC tag, where the whole message is small enough to be processed with one descriptor. AESU mode register bits 56–63 (ECM, AUX, CM, and ED) should be set to 10_100_01_1. Only context registers 11–12 must

be written with the bit lengths of AAD and IV, respectively. The bit length of text data should be written to the data size register, up to a size of 2^{19} bits. IV, AAD, and text data in that order should be sent through the input FIFO and the result (text data) read from the output FIFO as available. At the end, the final MAC tag is read from context registers 1–2.

19.7.1.12 AESU Key Registers

The format of the AESU key registers is shown in Figure 19-31. These registers may hold 16, 24, or 32 bytes of key data, with the first 8 bytes of key data written to key 1. Any key data written to bytes beyond the key size (as specified in the key size register) is ignored. The key data registers are cleared when the AESU is reset or re-initialized. If these registers are modified during message processing, a context error is generated.

The key registers may be read when changing context in decrypt mode. To resume processing, the value read must be written back to the key registers and the “restore decrypt key” bit must be set in the mode register. This eliminates the overhead of expanding the key prior to starting decryption when switching context.

Offset 0x3_4400 (1U)
0x3_4408 (1L)
0x3_4410 (2U)
0x3_4418 (2L)

Access: Read/Write

	0 … 63
R/W	Key 1U Register
R/W	Key 1L Register
R/W	Key 2U Register
R/W	Key 2L Register
Reset	All zeros

Figure 19-31. AESU Key Registers

19.7.1.12.1 AESU FIFOs

AESU uses an input FIFO/output FIFO pair to hold data before and after the encryption process. Normally, the channels control all access to these FIFOs. For host-controlled operation, a write to anywhere in the AESU FIFO address space enqueues data to the AESU input FIFO, and a read from anywhere in the AESU FIFO address space dequeues data from the AESU output FIFO.

Writes to the input FIFO go first to a staging register which can be written by byte, word (4 bytes), or dword (8 bytes). When all 8 bytes of the staging register have been written, the entire dword is automatically enqueued into the FIFO. If any byte is written twice between enqueues, it causes an error interrupt of type AE from the EU. When writing the last portion of data, it is not necessary to write all 8 bytes. Any last bytes remaining in the staging register are automatically padded with zeros and forced into the input FIFO when the AESU end of message register is written.

The output FIFO is readable by byte, word, or dword. When all 8 bytes of the head dword have been read, that dword is automatically dequeued from the FIFO so that the next dword (if any) becomes available for reading. If any byte is read twice between dequeues, it causes an error interrupt of type AE from the EU.

Overflows and underflows caused by reading or writing the AESU FIFOs are reflected in the AESU interrupt status register.

The AESU fetches data 128 bits at a time from the input FIFO. During processing, the input data is encrypted or decrypted and the results are placed in the output FIFO. The output size is the same as the input size.

The input FIFO may be written any time the number of dwords currently in the input FIFO (as indicated by the IFL field of the AESU status register) is less than 32. There is no limit on the total number of bytes in a message. The number of bits in the final message block must be set in the data size register.

The output FIFO may be read any time the OFR signal is asserted (as indicated in the AESU status register). This indicates that the number of bytes in the output FIFO is at or above the threshold specified in the mode register.

19.7.2 Cyclical Redundancy Check Unit (CRCU)

This section contains details about the cyclical redundancy check unit (CRCU), including modes of operation, status and control registers, and FIFO.

Most of the registers described here would not normally be accessed by the host. They are documented here mainly for debug purposes. In typical operation, the CRCU is used through channel-controlled access, which means that most reads and writes of CRCU registers are directed by the SEC channels. Driver software would perform host-controlled register accesses only on a few registers for initial configuration and error handling.

19.7.2.1 ICV Checking in CRCU

This EU includes an ICV checking feature, that is, it can verify a message/CRC pair by calculating a raw CRC and comparing it to the polynomial specific residue. The pass/fail result of this check can be returned to the host either by interrupt by a writeback of EU status fields into host memory, but not by both methods at once.

To signal the ICV checking result by status writeback, turn on either the IWSE bit or AWSE bit in the channel configuration register (see Section 19.4.4.1, “Channel Configuration Register (CCR)”), and mask the CICV fail (CICVF) bit in the interrupt mask register (see Section 19.7.2.9, “CRCU Interrupt Mask Register”). In this case the normal done signaling (by interrupt or writeback) is undisturbed.

To signal the ICV checking result by interrupt, unmask the CICVF bit in the interrupt mask register and turn off the IWSE and AWSE bits in the channel configuration register. If there is no CRC mismatch, then the normal done signaling (by interrupt or writeback) occurs. When there is an CRC mismatch, there is an error interrupt to the host, but no done interrupt or writeback.

19.7.2.2 CRCU Mode Register

The mode register (shown in Figure 19-32) is used to program the function of the CRCU and is generally the first register written. A context error is generated if this register is written after processing has begun.

Addr 0x3_F000 Access: Read/Write

	0–56	57	58	59	60	61	62–63
R/W	—	CICV	—	DOC	DOS	DIS	ALG
Reset	All zeros						

Figure 19-32. CRCU Mode Register

Table 19-36 describes the CRCU mode register fields.

Table 19-36. CRCU Mode Register Field Description

Bits	Name	Description
The following bits are described for information only. They are not under direct user control.		
0–56	—	Reserved
57	CICV	ICV Check. Selects whether a comparison between the computed CRC and the residue should be performed. 0 Disabled. 1 Enable ICV check. Compares a CRC calculated across the message and received ICV against the stored residue. The comparison is performed prior to the bit manipulations controlled by the DOS and DOC bits.
58	—	Reserved
59	DOC	Disable Output Complement. Normal processing includes complementing the CRC result. 0 Normal operation. CRC result is complemented.. 1 Disable output complement.
60	DOS	Disable Output Swap. Normal processing includes a bit swap and byte swap of the CRC result. 0 Normal operation. CRC result is bit swapped and byte swapped. 1 Disable output swapping.
61	DIS	Disable Input Swap. Normal processing includes a bit swap and byte swap of the input data. 0 Normal operation. Input data is bit swapped and byte swapped. 1 Disable input swapping.
62-63	ALG	Algorithm. Selects the CRC algorithm mode for the CRCU. 00 IEEE 802 mode. The CRC32 algorithm will be performed using the polynomial 0x04C11DB7 and the residue 0xC704DD7B will be used for ICV checking. 01 iSCSI mode. The CRC32c algorithm will be performed using the polynomial 0x1EDC6F41 and the residue 0x1C2D19ED will be used for ICV checking. 10 Static custom mode. The CRC remainder will be computed using the Control Register bits 32-63 as the polynomial and bits 0-31 as the residue. 11 Dynamic custom mode. The CRC remainder will be computed using the Key Register bits 32-63 as the polynomial and bits 0-31 as the residue.

19.7.2.3 CRCU Key Size Register

The key size register, shown in Figure 19-33, stores the number of valid bytes in the dynamic polynomial written to the key register (Section 19.7.2.13, “CRCU Key Register”). The reset value is zero, and an illegal key size error is generated if a value other than zero, four or eight is written to the register. It is not necessary to write to this register, as the polynomial size is clearly fixed by the algorithm. A context error is generated if this register is written after processing has begun.

Figure 19-33. CRCU Key Size Register

19.7.2.4 CRCU Data Size Register

The data size register, shown in Figure 19-34, is written with the number of bits of data to be processed. Writing to this register puts the CRCU module into a busy state and starts data processing. This register may be written multiple times while data processing is in progress. The actual values written are ignored, although an error is generated if the value is not a multiple of 8 bits.

Figure 19-34. CRCU Data Size Register

19.7.2.5 CRCU Reset Control Register

The reset control register, shown in Figure 19-35, controls the reset/re-initialization of the block.

Figure 19-35. CRCU Reset Control Register

Table 19-37 describes CRCU reset control register fields.

Table 19-37. CRCU Reset Control Register Field Descriptions

Bits	Name	Description
0–60	—	Reserved
61	RI	Reset Interrupt. Writing this bit active high causes CRCU interrupts signaling done and error to be reset. It further resets the state of the CRCU interrupt status register. 0 Do not reset 1 Reset interrupt logic
62	MI	Module initialization resets everything reset by SR, with the exception of the CRCU interrupt mask register. 0 Do not reset 1 Reset most of CRCU
63	SR	Software reset is functionally equivalent to hardware reset (the RESET# pin), but only for CRCU. All registers and internal state are returned to their defined reset state. On negation of SW_RESET, the CRCU enters a routine to perform proper initialization of the S-box. 0 Do not reset 1 Full CRCU reset

19.7.2.6 CRCU Control Register

The CRCU control register stores the coefficients of the residue and static polynomial used in custom CRC computations. Figure 19-36 shows the bit position of each coefficient.

Offset 0x020 Access: Read/Write

	0	1	2	3	4	5	6	7	8												23	24	25	26	27	28	29	30	31
R/W	r^{31}	r^{30}	r^{29}	r^{28}	r^{27}	r^{26}	r^{25}	r^{24}	—													r^{7}	r^{6}	r^{5}	r^{4}	r^{3}	r^{2}	r^{1}	r^{0}
Reset	1	1	0	0	0	1	1	1	0	0	0	0	0	1	0	0	1	1	0	1	1 1 0 1	0	1	1	1	1	0	1	1

	32	33	34	35	36	37	38	39	40												55	56	57	58	59	60	61	62	63
R/W	g^{31}	g^{30}	g^{29}	g^{28}	g^{27}	g^{26}	g^{25}	g^{24}	—													g^{7}	g^{6}	g^{5}	g^{4}	g^{3}	g^{2}	g^{1}	g^{0}
Reset	0	0	0	0	0	1	0	0	1	1	0	0	0	0	0	1	0	0	0	1	1 1 0 1	1	0	1	1	0	1	1	1

Figure 19-36. CRCU Control Register

In Figure 19-36 r^n (respectively g^n) represents the *n*'th residue (respectively polynomial) coefficient. The reset value of this register corresponds to the IEEE 802 CRC32 residue and polynomial coefficients. This register is static in that it is only reset by performing a software reset, and not by an EU reinitialization. This allows a platform-specific custom polynomial to be written to the register once and used many times. A context error is generated if this register is written after processing has begun. A polynomial error is generated if a value is written to this register which does not have a one in bit 0 (representing g^0).

19.7.2.7 CRCU Status Register

The CRCU status register, shown in Figure 19-37, provides general information on the status of the CRCU. A read of the status register captures a snapshot of CRCU's operating state at a particular moment

in time. Of notable interest to the user are the three interrupt flags (error interrupt, done interrupt, and reset done). Writes to this register are ignored.

Offset 0x3_F028 Access: Read only

	0–47	48–55	56–57	58	59–60	61	62	63
R	—	IFL	—	HALT	ICCR	EI	DI	RD
W								
Reset	All zeros							

Figure 19-37. CRCU Status Register

Table 19-38 describes CRCU status register fields.

Table 19-38. CRCU Status Register Bit Definitions

Bits	Field Name	Description
0–47	—	Reserved
48–55	IFL	Input FIFO Level: The number of dwords currently in the input FIFO
56–57	—	Reserved
58	HALT	Indicates when the CRCU core has halted due to an error. 0 CRCU not halted. 1 CRCU core halted (Must be reset/reinitialized). **Note:** Because the error causing the CRCU to stop operating may be masked to the interrupt status register, the status register is used to provide a second source of information regarding errors preventing normal operation.
59–60	ICCR	Integrity Check Comparison Result 00 No integrity check comparison was performed. 01 The integrity check comparison passed. 10 The integrity check comparison failed. 11 Reserved **Note:** A passed or failed result is generated only if ICV checking is enabled and the algorithm selected is f9.
61	EI	Error interrupt.Reflects the state of the error interrupt signal, as sampled by the controller interrupt status register (Section 19.5.4.2.2, “Interrupt Status Register (ISR)”). 0 CRCU is not signaling error. 1 CRCU is signaling error.
62	DI	Done Interrupt: Reflects the state of the done interrupt signal, as sampled by the controller interrupt status register (Section 19.5.4.2.2, “Interrupt Status Register (ISR)”). 0 Processing not done. 1 All bytes processed.
63	RD	Reset Done: Indicates when the CRCU has completed its reset sequence, as reflected in the signal sampled by the appropriate channel. 0 Reset in progress. 1 Reset done.

19.7.2.8 CRCU Interrupt Status Register

The CRCU interrupt status register, shown in Figure 19-38, indicates which unmasked errors have occurred and have generated error interrupts to the channel. Each bit in this register can only be set if the corresponding bit of the CRCU interrupt mask register is zero (see Section 19.7.2.9, "CRCU Interrupt Mask Register"). If a CRCU interrupt mask register bit is set, the corresponding CRCU interrupt status bit is always zero regardless of the error status.

If the CRCU interrupt status register is non-zero, then the CRCU halts and the CRCU error interrupt signal is asserted to the controller (see Section 19.5.4.2.2, "Interrupt Status Register (ISR)"). In addition, if the CRCU is being operated in channel-driven mode, then an interrupt signal is generated to the channel to which this EU is assigned. The EU error then appears in bit 55 of the channel status register (see Table 19-15) and generates a channel error interrupt to the controller.

Interrupt status register bits can be set by writes from the host, but only if the corresponding bit is cleared in the interrupt mask register. Bits masked by the interrupt mask register bits are always zero.

The CRCU interrupt status and interrupt mask registers can be cleared by programming the CRCU reset control register, as described in Section 19.7.2.5, "CRCU Reset Control Register."

Offset 0x3_F030 Access: Read/Write

	0–48	49	50	51	52	53	54	55	56	57	58–59	60	61	62–63
R/W	—	ICE	PE	IE	ERE	CE	KSE	DSE	ME	AE	—		IFO	—
Reset	All zeros													

Figure 19-38. CRCU Interrupt Status Register

Table 19-39 describes CRCU interrupt status register fields.

Table 19-39. CRCU Interrupt Status Register Bit Definitions

Bits	Name	Description
0–48	—	Reserved
49	ICE	Integrity Check (CRC) Error: 0 No error detected 1 Integrity check error detected. An ICV (CRC) check was performed and the supplied ICV (CRC) did not match the one computed by the CRCU.
50	PE	Polynomial Error. 0 No error. 1 An invalid polynomial has been written to the Key or Control Register.
51	IE	Internal Error. Indicates the CRCU has been locked up and requires a reset before use. 0 No internal error detected 1 Internal error detected **Note:** This bit is asserted any time an enabled error condition occurs and can only be cleared by resetting the CRCU.
52	ERE	Early Read Error. The CRCU context was read before the CRCU completed the requested operation. 0 No error detected 1 Early read error

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Table 19-39. CRCU Interrupt Status Register Bit Definitions (continued)

Bits	Name	Description
53	CE	Context Error. The CRCU mode, key size, control, context, or key register was modified after processing had begun. 0 No error detected 1 Context error
54	KSE	Key Size Error. A value other than 0 or 4 has been written to the CRCU key size register. 0 No error detected 1 Key size error
55	DSE	Data Size Error. An non-byte-multiple size has been written to the CRCU data size register. 0 No error detected 1 Data size error
56	ME	Mode Error. Bit is set if any of these error conditions is detected: • any reserved bit of the Mode register is set • the ALG field of the Mode register contains an illegal value 0 No error detected 1 Mode error
57	AE	Address Error. An illegal read or write address was detected within the CRCU address space. 0 No error detected 1 Address Error
58–60	—	Reserved
61	IFO	Input FIFO Overflow. The CRCU Input FIFO was pushed while full. 0 No overflow detected 1 Input FIFO has overflowed **Note:** When operated through channel-controlled access, the SEC implements flow control, and FIFO size is not a limit to data input size. When operated through host-controlled access, the CRCU cannot accept FIFO inputs larger than 256 bytes without overflowing.
62–63	—	Reserved

19.7.2.9 CRCU Interrupt Mask Register

The CRCU interrupt mask register, controls the setting of bits in the CRCU interrupt status register, as described in Section 19.7.2.8, “CRCU Interrupt Status Register.” If a CRCU interrupt mask register bit is set, then the corresponding interrupt status register bit is always zero.

Masking an error bit allows for a hardware error condition to go potentially undetected. Therefore, extreme care should be taken when masking errors, as invalid results may be produced. It is recommended that errors only be masked during debug operation. This register may be reset by resetting the CRCU.

The interrupt mask register's bit fields are shown in Figure 19-39.

Offset 0x3_F038 Access: Read/Write

	0–31
R/W	—
Reset	All zeros

	32–48	49	50	51	52	53	54	55	56	57	58–59	60–61	62–63
R/W	—	ICE	PE	IE	ERE	CE	KSE	DSE	ME	AE	—	IFO	—
Reset	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0	0	1	0	0	0	0	0	0	0 0	0 0	0 0

Figure 19-39. CRCU Interrupt Mask Register

Table 19-40 describes the CRCU interrupt mask register bit fields.

Table 19-40. CRCU Interrupt Mask Register Bit Definitions

Bits	Name	Description
0–48	—	Reserved
49	ICE	Integrity Check Error. The supplied ICV(CRC) did not match the one computed by the CRCU. 0 Integrity check error enabled. WARNING: Do not enable this if using EU status writeback (see bits IWSE and AWSE in Section 19.4.4.1, "Channel Configuration Register (CCR)"). 1 Integrity check error disabled
50	PE	Polynomial Error. 0 Polynomial error enabled 1 Polynomial error disabled
51	IE	Internal Error. An internal processing error was detected while performing hashing. 0 Internal error enabled 1 Internal error disabled
52	ERE	Early Read Error. The CRCU register was read while the CRCU was performing hashing. 0 Early read error enabled 1 Early read error disabled
53	CE	Context Error. The CRCU key register, the key size register, the data size register, or the mode register, was modified while the CRCU was performing hashing. 0 Context error enabled 1 Context error disabled
54	KSE	Key Size Error. A value outside the bounds was written to the CRCU key size register 0 Key size error enabled 1 Key size error disabled
55	DSE	Data Size Error. An inconsistent value was written to the CRCU data size register: 0 Data size error enabled 1 Data size error disabled
56	ME	Mode Error. An illegal value was detected in the mode register. 0 Mode error enabled 1 Mode error disabled

Table 19-40. CRCU Interrupt Mask Register Bit Definitions (continued)

Bits	Name	Description
57	AE	Address Error. An illegal read or write address was detected within the CRCU address space. 0 Address error enabled 1 Address error disabled
58–60	—	Reserved
61	IFO	Input FIFO Overflow. The CRCU input FIFO was pushed while full. 0 Input FIFO overflow error enabled 1 Input FIFO overflow error disabled
62–63	—	Reserved

19.7.2.10 CRCU ICV Size Register

The CRCU ICV size register (shown in Figure 19-40) is word readable/writable for compatibility with the MDEU. Values written to this location are always ignored, and reads from this location always returns zero. A context error is generated if this register is written after processing has begun.

Figure 19-40. CRCU ICV Size Register

19.7.2.11 CRCU End of Message Register

The CRCU end of message register (shown in Figure 19-41) is used to indicate that all data has been written to the CRCU (in channel-driven access, this signaling is done automatically). A write to this register is required to complete a CRC32 operation. The CRCU starts processing message data as soon as the data size register is written and data becomes available in the FIFO, but it does not process a remaining partial word or perform an ICV check until this register is written.

Any value written to this register has the same effect. Reading this register returns a zero value.

Figure 19-41. CRCU End of Message Register

19.7.2.12 CRCU Context Register

This register can be written with an intermediate CRC result or desired initial state prior to processing any data. Once processing is complete, the CRC result is available from this register. Note that the CRC result is stored in the upper half of this register; the lower half is not used. The reset state of this register is all

ones, as this allows the CRC32 algorithm to detect bit errors in the leading zeros of a message. Figure 19-42 shows the bit position of each term in the written context value. A context error is generated if this register is written after processing has begun. An early read error is generated if this register is read while the module is busy.

Offset 0x3_F108 Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R/W	x^{31}	x^{30}	x^{29}	x^{28}	x^{27}	x^{26}	x^{25}	x^{24}	x^{23}	x^{22}	x^{21}	x^{20}	x^{19}	x^{18}	x^{17}	x^{16}	x^{15}	x^{14}	x^{13}	x^{12}	x^{11}	x^{10}	x^{9}	x^{8}	x^{7}	x^{6}	x^{5}	x^{4}	x^{3}	x^{2}	x^{1}	x^{0}
Reset	All zeros[1]																															

	32							63
R/W	—							
Reset	All zeros[1]							

Figure 19-42. CRCU Context Register (Write)

[1] $\overline{\text{async_reset}}$ sets the reset value to All zeros (as shown above), where as sync_reset sets the reset value to All ones.

If the CRCU is in the default output mode (DOS and DOC bits are 0), this register holds the CRC remainder after it has been bit swapped, byte swapped, and complemented. This sequence of operations is described in the protocol specifications and generates a result, which can be written directly to the end of a frame or command. The result is shown in Figure 19-43.

Offset 0x3_F108 Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R/W	x^{24}	x^{25}	x^{26}	x^{27}	x^{28}	x^{29}	x^{30}	x^{31}	x^{16}	x^{17}	x^{18}	x^{19}	x^{20}	x^{21}	x^{22}	x^{23}	x^{8}	x^{9}	x^{10}	x^{11}	x^{12}	x^{13}	x^{14}	x^{15}	x^{0}	x^{1}	x^{2}	x^{3}	x^{4}	x^{5}	x^{6}	x^{7}
Reset[1]	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Figure 19-43. CRCU Context Register, Upper Half (Read in Default Mode)

[1] Note that the reset value here is opposite of reset value in CRCU Context Register (Write), as shown in Figure 19-42.

If the CRCU is in the disable output swap mode (DOS bit is 1), this register holds the unswapped but complemented CRC remainder, as shown in Figure 19-44.

Offset 0x3_F108 Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R/W	x^{31}	x^{30}	x^{29}	x^{28}	x^{27}	x^{26}	x^{25}	x^{24}	x^{23}	x^{22}	x^{21}	x^{20}	x^{19}	x^{18}	x^{17}	x^{16}	x^{15}	x^{14}	x^{13}	x^{12}	x^{11}	x^{10}	x^{9}	x^{8}	x^{7}	x^{6}	x^{5}	x^{4}	x^{3}	x^{2}	x^{1}	x^{0}
Reset[1]	All zeros[1]																															

Figure 19-44. CRCU Context Register, Upper Half (Read in DOS Mode)

[1] Note that the reset value here should be same as of reset value in CRCU Context Register (Write), as shown in Figure 19-42.

If the CRCU is in the disable output complement mode (DOC bit is 1), this register holds the uncomplemented but swapped CRC remainder, as shown in Figure 19-45.

Offset 0x3_F108 Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	x^{24}	x^{25}	x^{26}	x^{27}	x^{28}	x^{29}	x^{30}	x^{31}	x^{16}	x^{17}	x^{18}	x^{19}	x^{20}	x^{21}	x^{22}	x^{23}	x^{8}	x^{9}	x^{10}	x^{11}	x^{12}	x^{13}	x^{14}	x^{15}	x^{0}	x^{1}	x^{2}	x^{3}	x^{4}	x^{5}	x^{6}	x^{7}
Reset[1]	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Figure 19-45. CRCU Context Register, Upper Half (Read in DOC Mode)

[1] Note that the reset value here is opposite of reset value in CRCU Context Register (Write), as shown in Figure 19-42.

If the CRCU is in both disable output complement mode (DOC bit is 1) and disable output swap mode (DOS bit is 1), this register holds the uncomplemented and unswapped CRC remainder, as shown in Figure 19-46. This form is the one used internally to match against the polynomial specific residue when performing ICV checking. This form can also be written back to the CRCU after reset to continue a partial CRC operation.

Offset 0x3_F108 Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	x^{31}	x^{30}	x^{29}	x^{28}	x^{27}	x^{26}	x^{25}	x^{24}	x^{23}	x^{22}	x^{21}	x^{20}	x^{19}	x^{18}	x^{17}	x^{16}	x^{15}	x^{14}	x^{13}	x^{12}	x^{11}	x^{10}	x^{9}	x^{8}	x^{7}	x^{6}	x^{5}	x^{4}	x^{3}	x^{2}	x^{1}	x^{0}
Reset[1]	All zeros[1]																															

Figure 19-46. CRCU Context Register, Upper Half (Read in DOC and DOS Modes)

[1] Note that the reset value here should be same as of reset value in CRCU Context Register (Write), as shown in Figure 19-42.

19.7.2.13 CRCU Key Register

The CRCU key register stores the polynomial and residue for the dynamic custom mode as set in the mode register (see Section 19.7.2.2, “CRCU Mode Register”). Figure 19-47 shows the bit position of each coefficients. The reset value of this register is all zeros with a one in bit position 0. This register is dynamic, in that it is reset by performing a re-initialize or a software reset. This allows a custom polynomial to be used for specific processing without changing the platform-specific static custom polynomial stored in the control register (see Section 19.7.2.6, “CRCU Control Register”). A residue does not need to be programmed unless ICV checking is being performed. A context error is generated if this register is written

after processing has begun. A polynomial error is generated if a value is written to this register which does not have a one in bit position 0.

Offset 0x3_F400 Access: Read/Write

	0	1	2	3	4	5	6	7	8															23	24	25	26	27	28	29	30	31
R	r^{31}	r^{30}	r^{29}	r^{28}	r^{27}	r^{26}	r^{25}	r^{24}	—																r^{7}	r^{6}	r^{5}	r^{4}	r^{3}	r^{2}	r^{1}	r^{0}
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	32	33	34	35	36	37	38	39	40															55	56	57	58	59	60	61	62	63
R	g^{31}	g^{30}	g^{29}	g^{28}	g^{27}	g^{26}	g^{25}	g^{24}	—																g^{7}	g^{6}	g^{5}	g^{4}	g^{3}	g^{2}	g^{1}	g^{0}
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

Figure 19-47. CRCU Key Register

19.7.2.14 CRCU FIFO

Words written to this address range are pushed onto the CRCU input FIFO, thereby buffering them for processing. Partial words and misaligned data can be written to this address and it is automatically realigned based on a big endian byte order.

19.7.3 Data Encryption Standard Execution Unit (DEU)

This section contains details about the Data Encryption Standard execution unit (DEU), including modes of operation, status and control registers, and FIFOs.

Most of the registers described here would not normally be accessed by the host. They are documented here mainly for debug purposes. In typical operation, the DEU is used through channel-controlled access, which means that most reads and writes of DEU registers are directed by the SEC channels. Driver software would perform host-controlled register accesses only on a few registers for initial configuration and error handling.

19.7.3.1 DEU Mode Register

The DEU mode register, shown in Figure 19-48, contains 3 bits which are used to program DEU operation. The mode register is cleared when the DEU is reset or re-initialized. Setting a reserved mode bit generates a data error. If the mode register is modified during processing, a context error is generated.

Offset 0x3_2000 Access: Read/Write

	0														59	60	61	62	63
R	—															CM		TS	ED
W																			
Reset	All zeros																		

Figure 19-48. DEU Mode Register

Table 19-41 describes DEU mode register fields.

Table 19-41. DEU Mode Register Field Descriptions

Bits	Name	Description
The following bits are described for information only. They are not under direct user control.		
0–55	—	Reserved
The following bits are controlled through the MODE0 field of the descriptor header.		
56–59	—	Reserved
60–61	CM	Cipher Mode: Used to define the mode of DEU operation. See Table 19-42 for mode bit combinations.
62	TS	Triple/Single DES. If set, DEU operates the Triple DES algorithm; if not set, DEU operates the single DES algorithm. 0 Single DES 1 Triple DES
63	ED	Encrypt/decrypt. If set, DEU operates the encryption algorithm; if not set, DEU operates the decryption algorithm. 0 Perform decryption 1 Perform encryption

Table 19-42. DEU Cipher Modes

Mode	CM (60:61)
ECB	00
CBC	01
CFB-64	10
OFB-64	11

19.7.3.2 DEU Key Size Register

This value indicates the number of bytes of key memory that should be used in encrypting or decrypting. If the DEU mode register is set for single DES, any value other than 8 bytes automatically generates a key size error in the DEU interrupt status register. If the mode bit is set for triple DES, any value other than 16 bytes (112 bits for 2-key triple DES (K1 = K3) or 24 bytes (168 bits for 3-key triple DES) generates an error. Triple DES always uses K1 to encrypt, K2 to decrypt, K3 to encrypt.

Figure 19-49 shows the DEU key size register.

Figure 19-49. DEU Key Size Register

Table 19-43 shows the legal values for DEU key size.

Table 19-43. DEU Key Size Register Field Descriptions

Bits	Name	Description
0–51	—	Reserved
52–63	Key Size	8 bytes = 0x08 (only legal value if mode is single DES.) 16 bytes = 0x10 (for 2 key 3DES, K1 = K3) 24 bytes = 0x18 (for 3 key 3DES)

19.7.3.3 DEU Data Size Register (DEUDSR)

The DEUDSR, shown in Figure 19-50, is used to verify that the data to be processed by the DEU is divisible by the DES algorithm block size of 64 bits. The DEU does not automatically pad messages out to 64-bit blocks; therefore, any message processed by the DEU must be divisible by 64 bits or a data size error will occur.

In channel-driven operation, the full message length (data size) to be encrypted or decrypted by the DEU is copied from the descriptor to the DEUDSR; however, only bits 58–63 are checked to determine if there is a data size error. If bits 58–63 are all zeros, the message is evenly divisible into 64-bit blocks. In host-driven operation,the user must write the data size to the DEUDSR. If bits 58–63 are not all zero, then a data size error occurs.This register is cleared when the DEU is reset or re-initialized.

Figure 19-50. DEU Data Size Register

19.7.3.4 DEU Reset Control Register

This register, shown in Figure 19-51, allows three levels reset of just DEU, as defined by the three self-clearing bits:

Figure 19-51. DEU Reset Control Register

Table 19-44 describes DEU reset control register fields.

Table 19-44. DEU Reset Control Register Field Descriptions

Bits	Names	Description
0–60	—	Reserved
61	RI	Reset interrupt. Writing this bit active high causes DEU interrupts signaling done and error to be reset. It further resets the state of the DEU interrupt status register. 0 Do not reset 1 Reset interrupt logic
62	MI	Module initialization is nearly the same as software reset, except that the interrupt mask register remains unchanged. this module initialization includes execution of an initialization routine, completion of which is indicated by the RESET_DONE bit in the DEU status register 0 Do not reset 1 Reset most of DEU
63	SR	Software reset is functionally equivalent to hardware reset (the RESET# pin), but only for DEU. All registers and internal state are returned to their defined reset state. Upon negation of SW_RESET, the DEU enters a routine to perform proper initialization of the parameter memories. The RESET_DONE bit in the DEU status register indicates when this initialization routine is complete 0 Do not reset 1 Full DEU reset

19.7.3.5 DEU Status Register

This status register, displayed in Figure 19-52, contains 6 fields which reflect the state of DEU internal signals. The DEU status register is read only. Writing to this location results in address error being reflected in the DEU interrupt status register.

Offset 0x3_2028 Access: Read only

	0–39	40–47	48–55	56–57	58	59–60	61	62	63
R	—	OFL	IFL	—	HALT	—	EI	DI	RD
W									
Reset		All zeros							

Figure 19-52. DEU Status Register

Table 19-45 describes the DEU status register's bit settings.

Table 19-45. DEU Status Register

Bits	Name	Description
0–39	—	Reserved
40–47	OFL	The number of dwords currently in the output FIFO
48–55	IFL	The number of dwords currently in the input FIFO
56–57	—	Reserved

Table 19-45. DEU Status Register (continued)

Bits	Name	Description
58	HALT	Halt. Indicates that the DEU has halted due to an error. 0 DEU not halted 1 DEU halted **Note:** Because the error causing the DEU to stop operating may be masked before reaching the interrupt status register, the DEU interrupt status register is used to provide a second source of information regarding errors preventing normal operation.
59–60	—	Reserved
61	EI	Error interrupt: This status bit reflects the state of the error interrupt signal, as sampled by the controller interrupt status register (Section 19.5.4.2.2, "Interrupt Status Register (ISR)"). 0 DEU is not signaling error 1 DEU is signaling error
62	DI	Done interrupt: This status bit reflects the state of the done interrupt signal, as sampled by the controller interrupt status register (Section 19.5.4.2.2, "Interrupt Status Register (ISR)"). 0 DEU is not signaling done 1 DEU is signaling done
63	RD	Reset done. This status bit, when high, indicates that DEU has completed its reset sequence, as reflected in the signal sampled by the appropriate channel. 0 Reset in progress 1 Reset done **Note:** Reset Done resets to 0, but has typically switched to 1 by the time a user checks the register, indicating the EU is ready for operation.

19.7.3.6 DEU Interrupt Status Register

The DEU interrupt status register, shown in Figure 19-53, indicates which unmasked errors have occurred and have generated error interrupts to the channel. Each bit in this register can only be set if the corresponding bit of the DEU interrupt mask register is zero (see Section 19.7.3.7, "DEU Interrupt Mask Register").

If the DEU interrupt status register is non-zero, the DEU halts and the DEU error interrupt signal is asserted to the controller (see Section 19.5.4.2.2, "Interrupt Status Register (ISR)"). In addition, if the DEU is being operated through channel-controlled access, then an interrupt signal is generated to the channel to which this EU is assigned. The EU error then appears in bit 55 of the channel status register (see Table 19-15) and generates a channel error interrupt to the controller.

If the interrupt status register is written from the host, 1s in the value written are recorded in the interrupt status register if the corresponding bit is unmasked in the interrupt mask register. All other bits are cleared. This register can also be cleared by setting the RI bit of the DEU reset control register.

Offset 0x3_2030 Access: Read only

	0–49	50	51	52	53	54	55	56	57	58	59	60	61	62	63
R	—	KPE	IE	ERE	CE	KSE	DSE	ME	AE	OFE	IFE	IFU	IFO	OFU	OFO
W															
Reset		All zeros													

Figure 19-53. DEU Interrupt Status Register

Table 19-46 describes DEU interrupt status register fields.

Table 19-46. DEU Interrupt Status Register Field Descriptions

Bits	Name	Description
0–49	—	Reserved
50	KPE	Key Parity Error. Defined parity bits in the keys written to the key registers did not reflect odd parity correctly. (Note that key register 2 and key register 3 are checked for parity only if the appropriate DEU mode register bit indicates triple DES. Also, key register 3 is checked only if key size reg = 24. Key register 2 is checked only if key size reg = 16 or 24.) 0 No error detected 1 Key parity error
51	IE	Internal Error. An internal processing error was detected while performing encryption. 0 No error detected 1 Internal error **Note:** This bit is asserted any time an enabled error condition occurs and can only be cleared by setting the corresponding bit in the interrupt mask register or by resetting the DEU.
52	ERE	Early Read Error. The DEU IV register was read while the DEU was performing encryption. 0 No error detected 1 Early read error
53	CE	Context Error. A DEU key register or the key size register, data size register, mode register, or IV register was modified while DEU was performing encryption. 0 No error detected 1 Context error
54	KSE	Key Size Error. An inappropriate value (8 being appropriate for single DES, and 16 and 24 being appropriate for triple DES) was written to the DEU key size register 0 No error detected 1 Key size error
55	DSE	Data Size Error (DSE): A value was written to the DEU data size register that is not a multiple of 64 bits if ECB, CBC, or CFB mode is selected. If OFB mode is selected, any data size value is permitted. 0 No error detected 1 Data size error
56	ME	Mode error. An illegal value was detected in the mode register. Note: writing to reserved bits in mode register is likely source of error. 0 No error detected 1 Mode error
57	AE	Address error. An illegal read or write address was detected within the DEU address space. 0 No error detected 1 Address error
58	OFE	Output FIFO error. The DEU output FIFO was detected non-empty upon write of DEU data size register. 0 No error detected 1 Output FIFO non-empty error
59	IFE	Input FIFO error. The DEU input FIFO was detected non-empty upon generation of done interrupt. 0 No error detected 1 Input FIFO non-empty error

Table 19-46. DEU Interrupt Status Register Field Descriptions (continued)

Bits	Name	Description
60	IFU	Input FIFO Underflow. The DEU input FIFO was read while empty. 0 No error detected 1 Input FIFO has had underflow error
61	IFO	Input FIFO Overflow. The DEU input FIFO was pushed while full. 0 No error detected 1 Input FIFO has overflowed **Note:** When operated through channel-controlled access, the SEC implements flow control, and FIFO size is not a limit to data input. When operated through host-controlled access, the DEU cannot accept FIFO inputs larger than 256 bytes without overflowing.
62	OFU	Output FIFO Underflow. The DEU output FIFO was read while empty. 0 No error detected 1 Output FIFO has underflow error
63	OFO	Output FIFO Overflow. The DEU output FIFO was pushed while full. 0 No error detected 1 Output FIFO has overflowed

19.7.3.7 DEU Interrupt Mask Register

The DEU interrupt mask register, shown in Figure 19-54, controls the setting of bits in the DEU interrupt status register, as described in Section 19.7.3.6, "DEU Interrupt Status Register." If a DEU interrupt mask register bit is set, then the corresponding interrupt status register bit is always zero.

Masking an error bit allows for a hardware error condition to go potentially undetected. Therefore, extreme care should be taken when masking errors, as invalid results may be produced. It is recommended that errors only be masked during debug operation. This register may be reset by resetting the DEU.

Offset 0x3_2038 Access: Read/Write

	0–49	50	51	52	53	54	55	56	57	58	59	60	61	62	63
R/W	—	KPE	IE	ERE	CE	KSE	DSE	ME	AE	OFE	IFE	IFU	IFO	OFU	OFO
Reset				1000											

Figure 19-54. DEU Interrupt Mask Register

Table 19-47 describes DEU interrupt mask register fields.

Table 19-47. DEU Interrupt Mask Register Field Descriptions

Bits	Name	Description
0–49	—	Reserved
50	KPE	Key Parity Error. The defined parity bits in the keys written to the key registers did not reflect odd parity correctly. (Note that key register 2 and key register 3 are only checked for parity if the appropriate DEU mode register bit indicates triple DES. 0 Key parity error enabled 1 Key parity error disabled

Table 19-47. DEU Interrupt Mask Register Field Descriptions

Bits	Name	Description
51	IE	Internal Error. An internal processing error was detected while performing encryption. 0 Internal error enabled 1 Internal error disabled
52	ERE	Early Read Error. The DEU IV Register was read while the DEU was performing encryption. 0 Early read error enabled 1 Early read error disabled
53	CE	Context Error. A DEU key register,or the key size register, the data size register, the mode register, or IV register was modified while DEU was performing encryption. 0 Context error enabled 1 Context error disabled
54	KSE	Key Size Error. An inappropriate value (8 being appropriate for single DES, and 16 and 24 being appropriate for Triple DES) was written to the DEU key size register 0 Key size error enabled 1 Key size error disabled
55	DSE	Data Size Error (DSE). A value that is not a multiple of 64 bits was written to the DEU data size register if ECB, CBC, or CFB mode is selected. If OFB mode is selected, any data size value is permitted. 0 Data size error enabled 1 Data size error disabled
56	ME	Mode Error. An illegal value was detected in the mode register. 0 Mode error enabled 1 Mode error disabled
57	AE	Address Error. An illegal read or write address was detected within the DEU address space. 0 Address error enabled 1 Address error disabled
58	OFE	Output FIFO Error. The DEU output FIFO was detected non-empty upon write of DEU data size register 0 Output FIFO non-empty error enabled 1 Output FIFO non-empty error disabled
59	IFE	Input FIFO Error. The DEU input FIFO was detected non-empty upon generation of done interrupt 0 Input FIFO non-empty error enabled 1 Input FIFO non-empty error disabled
60	IFU	Input FIFO Underflow. The DEU input FIFO was read while empty. 0 Input FIFO Underflow error enabled 1 Input FIFO Underflow error disabled
61	IFO	Input FIFO Overflow. The DEU input FIFO was pushed while full. 0 Input FIFO overflow error enabled 1 Input FIFO overflow error disabled **Note:** When operated through channel-controlled access, the SEC implements flow control, and FIFO size is not a limit to data input. When operated through host-controlled access, the DEU cannot accept FIFO inputs larger than 256 bytes without overflowing.

Table 19-47. DEU Interrupt Mask Register Field Descriptions

Bits	Name	Description
62	OFU	Output FIFO Underflow. The DEU output FIFO was read while empty. 0 Output FIFO underflow error enabled 1 Output FIFO underflow error disabled
63	OFO	Output FIFO Overflow. The DEU output FIFO was pushed while full. 0 Output FIFO Overflow error enabled 1 Output FIFO Overflow error disabled

19.7.3.8 DEU End of Message Register

The DEU end of message register, shown in Figure 19-55, is used to signal to the DEU that the final message block has been written to the input FIFO (in channel-driven access, this signaling is done automatically). The DEU will not process the last block of data in its input FIFO until this register is written. Once the end of message register is written, the DEU processes any remaining data in the input FIFO and generates the done interrupt.

The value written to this register does not matter. A read of this register always returns a zero value.

Figure 19-55. DEU End of Message Register

19.7.3.9 DEU IV Register

For CBC mode, the initialization vector is written to and read from the DEU IV register. The value of this register changes as a result of the encryption process and reflects the context of DEU. Reading this memory location while the module is processing data generates an error interrupt.

19.7.3.10 DEU Key Registers

The DEU uses three write-only key registers, K1, K2, and K3, to perform encryption and decryption. In Single DES mode, only K1 may be written. The value written to K1 is simultaneously written to K3, auto-enabling the DEU for 112-bit Triple DES if the key size register indicates 2 key 3DES is to be performed (key size = 16 bytes). To operate in 168-bit Triple DES, K1 must be written first, followed by the write of K2, then K3.

Reading any of these memory locations generates an address error interrupt.

19.7.3.11 DEU FIFOs

DEU uses an input FIFO/output FIFO pair to hold data before and after the encryption process. Normally, the channels control all access to these FIFOs. For host-controlled operation, a write to anywhere in the

DEU FIFO address space enqueues data to the DEU input FIFO, and a read from anywhere in the DEU FIFO address space dequeues data from the DEU output FIFO.

Writes to the input FIFO go first to a staging register which can be written by byte, word (4 bytes), or dword (8 bytes). When all 8 bytes of the staging register have been written, the entire dword is automatically enqueued into the FIFO. If any byte is written twice between enqueues, it causes an error interrupt of type AE from the EU. Since the DEU data length should always be a multiple of 8 bytes, the last write should complete a dword. However, if there is any partial dword in the staging register when the DEU end of message register is written, the partial dword is automatically padded with zeros to a full 8 bytes and enqueued to the input FIFO.

The output FIFO is readable by byte, word, or dword. When all 8 bytes of the head dword have been read, that dword is automatically dequeued from the FIFO so that the next dword (if any) becomes available for reading. If any byte is read twice between dequeues, it causes an error interrupt of type AE from the EU.

Overflows and underflows caused by reading or writing the DEU FIFOs are reflected in the DEU interrupt status register.

19.7.4 Message Digest Execution Unit (MDEU)

This section contains details about the Message Digest Execution Unit (MDEU), including modes of operation, status and control registers, and FIFO.

Most of the registers described here would not normally be accessed by the host. They are documented here mainly for debug purposes. In typical operation, the MDEU is used through channel-controlled access, which means that most reads and writes of MDEU registers are directed by the SEC channels. Driver software would perform host-controlled register accesses only on a few registers for initial configuration and error handling.

19.7.4.1 ICV Checking in MDEU

This EU includes an ICV checking feature, that is, it can generate an ICV and compare it to another supplied ICV. The pass/fail result of this ICV check can be returned to the host either by interrupt by a writeback of EU status fields into host memory, but not by both methods at once.

To signal the ICV checking result by status writeback, turn on either the IWSE bit or AWSE bit in the Channel Configuration Register (see Section 19.4.4.1, “Channel Configuration Register (CCR)”), and mask the ICE bit in the interrupt mask register (Section 19.7.4.9, “MDEU Interrupt Mask Register”). In this case the normal done signaling (by interrupt or writeback) is undisturbed.

To signal the ICV checking result by interrupt, unmask the ICE bit in the interrupt mask register and turn off the IWSE and AWSE bits in the Channel Configuration Register. If there is no ICV mismatch, then the normal done signaling (by interrupt or writeback) occurs. When there is an ICV mismatch, there is an error interrupt to the host, but no channel done interrupt or writeback.

19.7.4.2 MDEU Mode Register

The MDEU Mode Register is used to program the function of the MDEU. In channel-driven access, bits 56-63 of this register are specified by the user through the MODE0 or MODE1 field of the descriptor header. The remaining two bits are supplied by the channel and thus are not under direct user control.

The two bits supplied by the channel are bits that control the meanings of other mode register fields. They are the MDEU_B bit, and the NEW bit.

The MDEU_B bit determines which of two sets of algorithms is available through the ALG bits. The two sets of algorithms are referred to as the MDEU-A set (MD5, SHA-1, SHA-224, and SHA-256) and the MDEU-B set (SHA-224, SHA-256, SHA-384, and SHA-512). MDEU_B = 0 selects the MDEU-A set, and MDEU_B = 1 selects the MDEU-B set. In channel-driven operation, the MDEU_B mode bit is supplied by the channel, based on the EU_SEL field of the descriptor header, where the user can choose MDEU-A or MDEU-B (see Table 19-6).

The NEW bit determines the configuration of other mode register fields as shown in Figure 19-56 and Figure 19-57. The “new” configuration (NEW = 1) is used only by TLS/SSL descriptor types (1000_1, 1001_1). The old configuration (NEW = 0) is used by all other descriptor types. The old configuration is the same as the one used in SEC 2.0, except for the CICV and SMAC bits. When MDEU is configured by the Polychannel, the value of NEW is determined by the descriptor type field of the descriptor header.

The mode register is cleared when the MDEU is reset or re-initialized. Setting a reserved mode bit generates a data error. If the mode register is modified during processing, a context error is generated.

Address 0x3_6000 Access: Read/Write

	0–50	51	52–53	54	55	56	57	58	59	60	61	62–63
R/W	—	MDEU_B	—	NEW=0	—	CONT	CICV	SMAC	INIT	HMAC	PD	ALG
Reset	All zeros											

Figure 19-56. MDEU Mode Register in Old Configuration

Table 19-48 describes MDEU Mode Register fields in old configuration.

Table 19-48. MDEU Mode Register in Old Configuration

Bits	Name	Description
The following bits are described for information only. They are not under direct user control.		
0–50	—	Reserved
51	MDEU_B	Selects which algorithms are enabled by the ALG bits. 0 MDEU-A enables selection between SHA-1, SHA-256, MD5, and SHA-224 1 MDEU-B enables selection between SHA-384, SHA-256, SHA-512, and SHA-224.
52–53	—	Reserved, must be cleared.
54	NEW (=0)	Determines the configuration of the MDEU Mode Register. This table shows the configuration for NEW = 0.
55	—	Reserved, must be cleared.
The following bits are controlled through the MODE0 or MODE1 fields of the descriptor header.		

Table 19-48. MDEU Mode Register in Old Configuration (continued)

Bits	Name	Description
56	CONT	Continue: Most operations require this bit to be cleared. It is set only when the data to be hashed is spread across multiple descriptors. The value programmed in PD must be opposite to the value in this bit. 0 Do autopadding and complete the message digest. Used when the entire hash is performed with one descriptor, or on the last of a sequence of descriptors. 1 This hash is continued in a subsequent descriptor. Do not autopad and do not complete the message digest.
57	CICV	Compare Integrity Check Values: 0 Normal operation; no ICV checking. 1 After the message digest (ICV) is computed, compare it to the data in the MDEU's input FIFO. If the ICVs do not match, send an error interrupt to the channel. The number of bytes to be compared is given by the ICV size register. Only applicable to descriptor types that provide for reading an ICV in value.
58	SMAC	Specifies whether to perform an SSL-MAC operation: 0 Normal operation 1 Perform an SSL3.0 MAC operation. This requires a key and key length. If this is set then the HMAC bit should be 0.
59	INIT	Initialization Bit: Most operations require this bit to be set. Cleared only for operations that load context from a known intermediate hash value. 0 Do not initialize digest registers. In this case the registers must be loaded from a hash context pointer in the descriptor. When the data to be hashed is spread across multiple descriptors, this bit must be 0 on all but the first descriptor. 1 Do an algorithm-specific initialization of the digest registers.
60	HMAC	Specifies whether to perform an HMAC operation: 0 Normal operation 1 Perform an HMAC operation. This requires a key and key length. If this is set then the SMAC bit should be 0.
61	PD	This bit must be programmed opposite to the CONT bit.
62-63	ALG	Message Digest algorithm selection 00 if MDEU-B, then SHA-384. If MDEU-A, then SHA-160 algorithm (full name for SHA-1) 01 SHA-256 algorithm 10 if MDEU-B, then SHA-512. If MDEU-A, then MD5 algorithm 11 SHA-224 algorithm

Address 0x3_6000 Access: Read/Write

	0–50	51	52	53	54	55	56	57	58	59	60	61	62–63
R/W	—	MDEU_B	—	STIB	NEW=1	—	CONT	CICV	SMAC	INIT	HMAC	EALG	ALG
Reset	All zeros												

Figure 19-57. MDEU Mode Register in New Configuration

	0–50	51	52	53	54	55	56	57	58	59	60	61	62–63
Field	—	MDEU_B	—	STIB	NEW=1	—	CONT	CICV	SMAC	INIT	HMAC	EALG	ALG
Reset	0												
R/W	R/W												
Addr	MDEU 0x3_6000												

Figure 19-58. MDEU Mode Register in New Configuration

Table 19-49 describes MDEU mode register fields in new configuration.

Table 19-49. MDEU Mode Register in New Configuration

Bits	Name	Description
The following bits are described for information only. They are not under direct user control.		
0–50	—	Reserved
51	MDEU_B	Selects which algorithms are enabled by the ALG bits. 0 MDEU-A enables selection between SHA-1, SHA-256, MD5, and SHA-224 1 MDEU-B enables selection between SHA-384, SHA-256, SHA-512, and SHA-224.
52	—	Reserved, must be cleared.
53	STIB	SSL/TLS inbound, block cipher: 0 Normal operation. 1 Special operation only for SSL/TLS inbound, block cipher. Upon receiving end of message notification, the MDEU performs a calculation involving the last valid byte of data written into its input FIFO (which is Pad Length) to compute a final data size. The MDEU then processes the amount of data specified by this data size, and completes the message digest.
54	NEW (=1)	Determines the configuration of the MDEU Mode Register. This table shows the configuration for NEW = 1.
55	—	Reserved, must be cleared.
The following bits are controlled through the MODE0 or MODE1 fields of the descriptor header.		
56	CONT	Continue: Most operations require this bit to be cleared. Set only when the data to be hashed is spread across multiple descriptors. 0 Do autopadding and complete the message digest. Used when the entire hash is performed with one descriptor, or on the last of a sequence of descriptors. 1 This hash is continued in a subsequent descriptor. Do not autopad and do not complete the message digest.
57	CICV	Compare Integrity Check Values: 0 Normal operation; no ICV checking. 1 After the message digest (ICV) is computed, compare it to the data in the MDEU's input FIFO. If the ICVs do not match, send an error interrupt to the channel. The number of bytes to be compared is given by the ICV size register.
58	SMAC	Specifies whether to perform an SSL-MAC operation: 0 Normal operation 1 Perform an SSL3.0 MAC operation. This requires a key and key length. If this is set then the HMAC bit should be 0.

Table 19-49. MDEU Mode Register in New Configuration (continued)

Bits	Name	Description
59	INIT	Initialization Bit: Most operations require this bit to be set. Cleared only for operations that load context from a known intermediate hash value. 0 Do not initialize digest registers. In this case the registers must be loaded from a hash context pointer in the descriptor. When the data to be hashed is spread across multiple descriptors, this bit is set on all but the first descriptor. 1 Do an algorithm-specific initialization of the digest registers.
60	HMAC	Specifies whether to perform an HMAC operation: 0 Normal operation 1 Perform an HMAC operation. This requires a key and key length. If this is set then the SMAC bit should be 0.
61	EALG	The EALG (Extended Algorithm bit) and ALG (Algorithm) bits together specify the message digest algorithm, as follows: 000 if MDEU-B, then SHA-384. If MDEU-A, then SHA-160 algorithm (full name for SHA-1) 001 SHA-256 algorithm 010 if MDEU-B, then SHA-512. If MDEU-A, then MD5 algorithm 011 SHA-224 algorithm others: Reserved
62-63	ALG	

19.7.4.3 Recommended Settings for MDEU Mode Register

The most common task likely to be executed by the MDEU is HMAC generation. HMACs are used to provide message integrity within a number of security protocols, including IPsec, and TLS. The SSL 3.0 protocol uses a slightly different SSL-MAC. If an HMAC or SSL-MAC is to be performed using a single descriptor (with the MDEU acting as sole or secondary EU), the mode register bit settings shown in Table 19-50 should be used.

Table 19-50. Mode Register—HMAC or SSL-MAC Generated by Single Descriptor

Bits	Field	Value	
		for HMAC	for SSL-MAC
56	CONT	0 (off)	0 (off)
58	SMAC	0(on)	1(on)
59	INIT	1(on)	1(on)
60	HMAC	1(on)	0(on)

To generate an HMAC for a message that is spread across a sequence of descriptors, the mode register bit settings shown in Table 19-51 should be used.

Table 19-51. Mode Register—HMAC Generated Across a Sequence of Descriptors

Bits	Field	Value		
		First Descriptor	Middle Descriptor(s)	Final Descriptor
56	CONT	1 (on)	1 (on)	0 (off)
59	INIT	1 (on)	0 (off)	0 (off)
60	HMAC	1 (on)	0 (off)	1 (on)

All descriptors other than the final descriptor must output the intermediate message digest for the next descriptor to reload as MDEU context.

SSL-MAC operations cannot be spread across a sequence of descriptors.

Additional information on descriptors can be found in Section 19.3, “Descriptors.”

19.7.4.4 MDEU Key Size Register

Displayed in Figure 19-59, this value indicates the number of bytes of key memory that should be used in HMAC generation. MDEU supports at most one block of key. MDEU generates a key size error if the value written to this register exceeds 64 bytes for MD5, SHA-1, SHA-224, or SHA-256. If algorithms SHA-384 or SHA-512 are selected, then MDEU generates a key size error if the value written to this register exceeds 128 bytes.

Figure 19-59. MDEU Key Size Register

19.7.4.5 MDEU Data Size Register

The MDEU data size register, shown in Figure 19-60, specifies the number of bits of data to be processed.

The data size field is a 21-bit signed number. Values written to this register are added to the current register value. Multiple writes are allowed. The MDEU processes data when there is a positive value in this register and there is data available in the MDEU input FIFO. (Negative values can arise in inbound processing, when it is necessary to hold back data from the MDEU until the pad length has been decrypted.)

Since the MDEU does not support bit offsets, bits 61–63 must be written as 0 and are always read as zero. Furthermore, when the CONT bit of the MDEU mode register is set, the data size must be a multiple of the block size (512 bits for MD5, SHA-1, SHA-224 and SHA-256; 1024 bits for SHA-384 and SHA-512). Violating either of these conditions causes a data size error (DSE in the MDEU interrupt status register).

This register is cleared when the MDEU is reset or re-initialized. At the end of processing, its contents have been decremented down to zero (unless there is an error interrupt).

NOTE

Writing to the data size register allows the MDEU to enter auto-start mode. Therefore, the required context registers must be written prior to writing the data size.

Figure 19-60. MDEU Data Size Register

19.7.4.6 MDEU Reset Control Register

This register, shown in Figure 19-61, allows three levels reset of just the MDEU, as defined by the three self-clearing bits.

Figure 19-61. MDEU Reset Control Register

Table 19-52 describes MDEU reset control register fields.

Table 19-52. MDEU Reset Control Register Field Descriptions

Bits	Name	Description
0–60	—	Reserved
61	RI	Reset Interrupt. Writing this bit active high causes MDEU interrupts signaling done and error to be reset. It further resets the state of the MDEU interrupt status register. 0 No reset 1 Reset interrupt logic
62	MI	Module initialization is nearly the same as software reset, except that the MDEU Interrupt mask register remains unchanged. 0 No reset 1 Reset most of MDEU
63	SR	Software reset is functionally equivalent to hardware reset (the RESET# pin), but only for the MDEU. All registers and internal state are returned to their defined reset state. 0 No reset 1 Full MDEU reset

19.7.4.7 MDEU Status Register

This status register, as seen in Figure 19-62, reflects the state of the MDEU internal signals. The majority of these internal signals reflect the state of low-level MDEU functions, such as data padding, key padding, and so on, and are not important to the user, however the user should be aware that reads of this register especially during processing are likely to return non-zero values for many bits between 0:57. The 4 signals shown are those which are most likely to be of interest to the user.

The MDEU status register is read only. Writing to this location results in address error being reflected in the MDEU interrupt status register.

Offset 0x3_6028 Access: Read only

	0–57	58	59–60	61	62	63
R	—	HALT	ICCR	EI	DI	RD
W						
Reset	All zeros					

Figure 19-62. MDEU Status Register

Table 19-53 describes MDEU status register fields.

Table 19-53. MDEU Status Register Field Descriptions

Bits	Name	Description
0–57	—	Reserved
58	HALT	Halt. Indicates that the MDEU has halted due to an error. 0 MDEU not halted 1 MDEU halted **Note:** Because the error causing the MDEU to stop operating may be masked before reaching the interrupt status register, the MDEU interrupt status register is used to provide a second source of information regarding errors preventing normal operation.
59-60	ICCR	Integrity Check Comparison Result 00 No integrity check comparison was performed. 01 The integrity check comparison passed. 10 The integrity check comparison failed. 11 Reserved **Note:** A “passed” or “failed” result is generated only if ICV checking is enabled.
61	EI	Error interrupt: This status bit reflects the state of the error interrupt signal, as sampled by the controller interrupt status register (Section 19.5.4.2.2, “Interrupt Status Register (ISR)”). 0 MDEU is not signaling error 1 MDEU is signaling error

Table 19-53. MDEU Status Register Field Descriptions

Bits	Name	Description
62	DI	Done interrupt: This status bit reflects the state of the done interrupt signal, as sampled by the Controller interrupt status register (Section 19.5.4.2.2, “Interrupt Status Register (ISR)”). 0 MDEU is not signaling done 1 MDEU is signaling done
63	RD	Reset Done. This status bit, when high, indicates that MDEU has completed its reset sequence, as reflected in the signal sampled by the appropriate channel. 0 Reset in progress 1 Reset done **Note:** Reset Done resets to 0, but has typically switched to 1 by the time a user checks the register, indicating the EU is ready for operation.

19.7.4.8 MDEU Interrupt Status Register

The interrupt status register indicates which unmasked errors have occurred and have generated error interrupts to the channel. Each bit in this register can only be set if the corresponding bit of the MDEU interrupt mask register is zero (see Section 19.7.4.9, “MDEU Interrupt Mask Register”).

If the MDEU interrupt status register is non-zero, the MDEU halts and the MDEU error interrupt signal is asserted to the controller (see Section 19.5.4.2.2, “Interrupt Status Register (ISR)”). In addition, if the MDEU is being operated through channel-controlled access, then an interrupt signal is generated to the channel to which this EU is assigned. The EU error then appears in bit 55 of the Channel Status Register (see Table 19-15) and generates a channel error interrupt to the controller.

If the interrupt status register is written from the host, 1s in the value written are recorded in the interrupt status register if the corresponding bit is unmasked in the interrupt mask register. All other bits are cleared. This register can also be cleared by setting the RI bit of the MDEU reset control register.

The MDEU interrupt status register fields are shown in Figure 19-63, and described in Table 19-54.

Offset 0x3_6030 Access: Read

	0–48	49	50	51	52	53	54	55	56	57	58	60	61	62	63
R/W	—	ICE	—	IE	ERE	CE	KSE	DSE	ME	AE	—		IFO	—	
Reset	All zeros														

Figure 19-63. MDEU Interrupt Status Register

Table 19-54 describes MDEU interrupt status register fields.

Table 19-54. MDEU Interrupt Status Register Field Descriptions

Bits	Name	Description
0–48	—	Reserved
49	ICE	Integrity Check Error: 0 No error detected 1 Integrity check error detected. An ICV check was performed and the supplied ICV did not match the one computed by the MDEU.

Table 19-54. MDEU Interrupt Status Register Field Descriptions (continued)

Bits	Name	Description
50	—	Reserved
51	IE	Internal Error. Indicates the MDEU has been locked up and requires a reset before use. 0 No internal error detected 1 Internal error detected **Note:** This bit is asserted any time an enabled error condition occurs and can only be cleared by resetting the MDEU.
52	ERE	Early Read Error. The MDEU context was read before the MDEU completed the hashing operation. 0 No error detected 1 Early read error
53	CE	Context Error. The MDEU key register, key size register, or data size register was modified while MDEU was hashing. 0 No error detected 1 Context error
54	KSE	Key Size Error. Two possible causes: • A value greater than permitted was written to the MDEU key size register (128 bytes for SHA-384 and SHA-512; 64 bytes otherwise) • In either a HMAC or SMAC operation, key size was not written prior to writing data size or receiving an end of message command. 0 No error detected 1 Key size error
55	DSE	Data Size Error. A value not a multiple of 512 bits (1024 bits for SHA-384 and SHA-512) while the MDEU mode register CONT bit is high. 0 No error detected 1 Data size error
56	ME	Mode Error. Bit is set if any of these error conditions is detected: • any reserved bit of the Mode register is set • the ALG field of the Mode register contains an illegal value 0 No error detected 1 Mode error
57	AE	Address Error. An illegal read or write address was detected within the MDEU address space. 0 No error detected 1 Address Error
58–60	—	Reserved
61	IFO	Input FIFO Overflow. The MDEU Input FIFO was pushed while full. 0 No overflow detected 1 Input FIFO has overflowed **Note:** When operated through channel-controlled access, the SEC implements flow control, and FIFO size is not a limit to data input size. When operated through host-controlled access, the MDEU cannot accept FIFO inputs larger than 256 bytes without overflowing.
62–63	—	Reserved

19.7.4.9 MDEU Interrupt Mask Register

The MDEU interrupt mask register, shown in Figure 19-64, controls the result of detected errors. For a given error (as defined in Section 19.7.4.8, “MDEU Interrupt Status Register”), if the corresponding bit in this register is set, the error is disabled; no error interrupt occurs and the interrupt status register is not updated to reflect the error. If the corresponding bit is not set, then upon detection of an error, the interrupt status register is updated to reflect the error. This causes assertion of the error interrupt signal and causes the module to halt processing.

Offset 0x3_6038 Access: Read

	0–31
R/W	—
Reset	All zeros

	32–48	49	50	51	52	53	54	55	56	57	58–59	60–61	62–63
R/W	—	ICE	—	IE	ERE	CE	KSE	DSE	ME	AE	—	IFO	—
Reset	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0	0	1	0	0	0	0	0	0	0 0	0 0	0 0

Figure 19-64. MDEU Interrupt Mask Register

Table 19-54 describes MDEU interrupt status register fields.

Table 19-55. MDEU Interrupt Mask Register Field Descriptions

Bits	Name	Description
0–48	—	Reserved
49	ICE	Integrity Check Error. The supplied ICV did not match the one computed by the MDEU. 0 Integrity check error enabled. WARNING: Do not enable this if using EU status writeback (see bits IWSE and AWSE in Section 19.4.4.1, “Channel Configuration Register (CCR)”). 1 Integrity check error disabled
50	—	Reserved
51	IE	Internal Error. An internal processing error was detected while performing hashing. 0 Internal error enabled 1 Internal error disabled
52	ERE	Early Read Error. The MDEU register was read while the MDEU was performing hashing. 0 Early read error enabled 1 Early read error disabled
53	CE	Context Error. The MDEU key register, the key size register, the data size register, or the mode register, was modified while the MDEU was performing hashing. 0 Context error enabled 1 Context error disabled
54	KSE	Key Size Error. A value outside the bounds was written to the MDEU key size register 0 Key size error enabled 1 Key size error disabled

Table 19-55. MDEU Interrupt Mask Register Field Descriptions (continued)

Bits	Name	Description
55	DSE	Data Size Error. An inconsistent value was written to the MDEU data size register: 0 Data size error enabled 1 Data size error disabled
56	ME	Mode Error. An illegal value was detected in the mode register. 0 Mode error enabled 1 Mode error disabled
57	AE	Address Error. An illegal read or write address was detected within the MDEU address space. 0 Address error enabled 1 Address error disabled
58–60	—	Reserved
61	IFO	Input FIFO Overflow. The MDEU input FIFO was pushed while full. 0 Input FIFO overflow error enabled 1 Input FIFO overflow error disabled
62–63	—	Reserved

19.7.4.10 MDEU ICV Size Register

The MDEU ICV size register, shown in Figure 19-65, specifies the number of bytes of the ICV result to be compared if the MDEU performs ICV checking (see Section 19.7.4.2, “MDEU Mode Register”). The data to be compared to the MDEU result is supplied to the MDEU through its input FIFO.

This register is cleared when the MDEU is reset or re-initialized.

Figure 19-65. MDEU ICV Size Register

19.7.4.11 MDEU End of Message Register

The MDEU end of message register, shown in Figure 19-66, is used to signal to the MDEU that the final message block has been written to the input FIFO (in channel-driven access, this signaling is done automatically). The MDEU will not process the last block of data in its input FIFO until this register is written.

The value written to this register does not matter: ordinarily, zero is written. A read of this register always returns a zero value.

Figure 19-66. MDEU End of Message Register

19.7.4.12 MDEU Context Registers

For MDEU, context consists of the hash plus the message length count. Write access to this register block allows continuation of a previous hash. Reading these registers provide the resulting message digest or HMAC, along with an aggregate bit count.

NOTE

All SHA algorithms are big endian. MD5 is little endian. The MDEU module internally reverses the byte order of the five registers A, B, C, D, and E upon writing to or reading from the MDEU context if the MDEU mode register indicates MD5 is the hash of choice. Most other endian considerations are performed as 8-byte swaps. In this case, 4-byte endianness swapping is performed within the A, B, C, D, and E fields as individual registers. Reading this memory location while the module is not done generates an error interrupt.

After a power on reset, all the MDEU context register values are cleared to 0. Figure 19-67 shows how the MDEU context registers are initialized if the INIT bit is set in the MDEU mode register. All registers are initialized, regardless of mode selected, however only the appropriate context register values are used in hash generation per the mode selected. The user typically doesn’t care about the MDEU context register initialization values; they are documented for completeness in the event the user reads these registers using

host-controlled access. MDEU reset through the MDEU reset control register (Figure 19-67) or SEC global software reset (Figure 19-20) does not clear these registers.

	0 – 31	32 – 63	Register
Algorithm			Context offset 0x3_6100
MD-5	A = 0x01234567	B = 0x89ABCDEF	
SHA-1	A = 0x67452301	B = 0xEFCDAB89	
SHA-224	A = 0xC1059ED8	B = 0x367CD507	
SHA-256	A = 0x6A09E667	B = 0xBB67AE85	
SHA-384	A = 0xCBBB_9D5D_C105_9ED8		
SHA-512	A = 0x6A09_E667_F3BC_C908		
Algorithm			Context offset 0x3_6108
MD-5	C = 0xFEDCBA98	D = 0x76543210	
SHA-1	C = 0x98BADCFE	D = 0x10325476	
SHA-224	C = 0x3070DD17	D = 0xF70E5939	
SHA-256	C = 0x3C6EF372	D = 0xA54FF53A	
SHA-384	B = 0x629A_292A_367C_D507		
SHA-512	B = 0xBB67_AE85_84CA_A73B		
Algorithm			Context offset 0x3_6110
MD-5	E = 0xF0E1D2C3	F = 0x8C68059B	
SHA-1	E = 0xC3D2E1F0	F = 0x9B05688C	
SHA-224	E = 0xFFC00B31	F = 0x68581511	
SHA-256	E = 0x510E527F	F = 0x9B05688C	
SHA-384	C = 0x9159_015A_3070_DD17		
SHA-512	C = 0x3C6E_F372_FE94_F82B		

Figure 19-67. MDEU Context Registers

Algorithm			Context offset 0x3_6118
MD-5	G = 0xABD9831F	H = 0x19CDE05B	
SHA-1	G = 0x1F83D9AB	H = 0x5BE0CD19	
SHA-224	G = 0x64F98FA7	H = 0xBEFA4FA4	
SHA-256	G = 0x1F83D9AB	H = 0x5BE0CD19	
SHA-384	D = 0xh152fecd8hf70e5939		
SHA-512	D = 0xha54ff53ah5f1d36f1		
Algorithm			Context offset 0x3_6120
MD5, SHA1, SHA-224, SHA-256	Message Length Count = 0		
SHA-384	E = 0x67332667ffc00b31		
SHA-512	E = 0x510e527fade682d1		
Algorithm			Context offset 0x3_6128
MD5, SHA1, SHA-224, SHA-256	reserved		
SHA-384	F = 0x8eb44a8768581511		
SHA-512	F = 0x9b05688c2b3e6c1f		
Algorithm			Context offset 0x3_6130
MD5, SHA1, SHA-224, SHA-256	reserved		
SHA-384	G = 0xdb0c2e0d64f98fa7		
SHA-512	G = 0x1f83d9abfb41bd6b		
Algorithm			Context offset 0x3_6138
MD5, SHA1, SHA-224, SHA-256	reserved		
SHA-384	H = 0x47b5481dbefa4fa4		
SHA-512	H = 0x5be0cd19137e2179		
Algorithm			Context offset 0x3_6140
MD5, SHA1, SHA-224, SHA-256	reserved		
SHA-384, SHA-512	Message Length Count = 0		

Figure 19-67. MDEU Context Registers (continued)

If SHA-384 or SHA-512 are selected, each of the registers A, B, C, D, E, F, G, H are 64-bits (instead of 32 bits for other hash algorithms). As a result, the base address for each context register is shifted to adjust.

19.7.4.13 MDEU Key Registers

The MDEU maintains sixteen 64-bit registers for writing an HMAC key; only the first eight are used for MD5, SHA-1, SHA-224, or SHA-256. The IPAD and OPAD operations are performed automatically on the key data when required.

NOTE

All SHA algorithms are big endian. MD5 is little endian. The MDEU module internally reverses the endianness of the key upon writing to or reading from the MDEU key registers if the MDEU mode register indicates MD5 is the hash of choice.

19.7.4.14 MDEU FIFOs

MDEU uses an input FIFO to hold data to be hashed (followed in some case by an ICV value for ICV checking). Normally, the channels control all access to this FIFO. For host-controlled operation, a write to anywhere in the MDEU FIFO address space enqueues data to the MDEU input FIFO and a read from anywhere in this address space returns all zeros.

When the host writes to the MDEU FIFO (using host-controlled access), it can write to any FIFO address by byte, word (4 bytes), or dword (8 bytes). The MDEU assembles these bytes from left to right, so that the first bytes written are placed in the most significant bit-positions. Whenever the MDEU accumulates 8 bytes, this dword is automatically enqueued into the FIFO, and any remaining bytes are left-justified in preparation for assembling the next dword. It is not necessary to fill all bytes of the final dword. Any last bytes remaining in the staging register are automatically padded with zeros and forced into the input FIFO when the MDEU end of message register is written.

Overflows caused by writing the MDEU FIFO are reflected in the MDEU interrupt status register.

19.7.5 Public Key Execution Units (PKEU)

This section contains details about the public key execution unit (PKEU), including modes of operation, status and control registers, and parameter RAMs.

Most of the registers described here would not normally be accessed by the host. They are documented here mainly for debug purposes. In typical operation, the PKEU is used through channel-controlled access, which means that most reads and writes of PKEU registers are directed by the SEC channels. Driver software would perform host-controlled register accesses only on a few registers for initial configuration and error handling.

19.7.5.1 PKEU Mode Register

This register specifies the internal PKEU routine to be executed. The mode register is cleared when the PKEU is reset or re-initialized. Setting a reserved mode bit generates a data error. If the mode register is modified during processing, a context error is generated.

Figure 19-68 shows the PKEU Mode Register, and Table 19-56 lists the possible values for the ROUTINE field.

Offset 0x3_C000 Access: Read/Write

	0 – 55	56 – 63
R / W	—	ROUTINE
Reset	All zeros	

Figure 19-68. PKEU Mode Register

For channel-controlled access to the PKEU, the descriptor type is determined by the ROUTINE to be used. The descriptor type used with each ROUTINE is listed in Table 19-56.

Table 19-56 provides the ROUTINE field description.

Table 19-56. ROUTINE Field Description

Mode [56-63]	Routine Name	Routine Description	Descriptor Type
0x00	RESERVED	Reserved	NA
0x01	CLEARMEMORY	Clear memory	pkeu_mm
0x02	MOD_EXP	FP: Exponentiate mod N and deconvert from Montgomery format	pkeu_mm
0x03	MOD_R2MODN	FP: Compute Montgomery converter (R^2 mod N)	pkeu_mm
0x04	MOD_RRMODP	FP: Compute Montgomery converter for Chinese Remainder Theorem (R_nR_p mod N)	pkeu_mm
0x05	EC_FP_AFF_PTMULT	FP EC: Multiply scalar times point in affine coordinates	pkeu_ptmul
0x06	EC_F2M_AFF_PTMULT	F2m EC: Multiply scalar times point in affine coordinates	pkeu_ptmul
0x07	EC_FP_PROJ_PTMULT	FP EC: Multiply scalar times point in projective coordinates	pkeu_ptmul
0x08	EC_F2M_PROJ_PTMULT	F2m EC: Multiply scalar times point in projective coordinates	pkeu_ptmul
0x09	EC_FP_ADD	FP EC: Add two points in projective coordinates	pkeu_ptadd_dbl
0x0A	EC_FP_DOUBLE	FP EC: Double a point in projective coordinates	pkeu_ptadd_dbl
0x0B	EC_F2M_ADD	F2m EC: Add two points in projective coordinates	pkeu_ptadd_dbl
0x0C	EC_F2M_DOUBLE	F2m EC: Double a point in projective coordinates	pkeu_ptadd_dbl
0x0D	F2M_R2	F2m: Compute Montgomery converter (R^2 mod N)	pkeu_mm
0x0E	F2M_INV	F2m: Invert mod N	pkeu_mm
0x0F	MOD_INV	FP: Invert mod N	pkeu_mm
0x10	MOD_ADD	FP: Add mod N	pkeu_mm
0x20	MOD_SUB	FP: Subtract mod N	pkeu_mm
0x30	MOD_MULT1_MONT	FP: Multiply mod N in Montgomery format	pkeu_mm
0x40	MOD_MULT2_DECONV	FP: Multiply mod N and deconvert from Montgomery format	pkeu_mm
0x50	F2M_ADD	F2m: Add mod N	pkeu_mm
0x60	F2M_MULT1_MONT	F2m: Multiply mod N in Montgomery format	pkeu_mm

Table 19-56. ROUTINE Field Description (continued)

Mode [56-63]	Routine Name	Routine Description	Descriptor Type
0x70	F2M_MULT2_DECONV	F2m: Multiply mod N and deconvert from Montgomery format	pkeu_mm
0x80	RSA_SSTEP	FP: Exponentiate mod N (combines MOD_R2MODN, POLY_F2M_MULT1_MONT, and MOD_EXP)	pkeu_mm
0x1d	MOD_EXP_TEQ	FP: Exponentiate mod N and deconvert from Montgomery format with timing equalization	pkeu_mm
0x1e	RSA_SSTEP_TEQ	FP: Exponentiate mod N with timing equalization (combines MOD_R2MODN, EC_F2M_MULT1_MONT, and MOD_EXP_TEQ)	pkeu_mm
0xFF	SPK_BUILD	Build PK data structure (data structure used by all elliptic curve routines)	pkeu_build

19.7.5.2 PKEU Key Size Register

The key size register, shown in Figure 19-69, specifies the number of significant bytes to be used from PKEU Parameter Memory E in performing modular exponentiation or elliptic curve point multiplication. The range of values for this register, when performing either modular exponentiation or elliptic curve point multiplication, is from 1 to 512. Specifying a key size outside of this range causes a key size error (KSE) in the PKEU interrupt status register.

Figure 19-69. PKEU Key Size Register

19.7.5.3 PKEU AB Size Register

The AB size register (Figure 19-70) represents the size of each operand written into parameter memory A and parameter memory B in bits. An exact size in bits must be provided since a big- to little-endian re-alignment is performed based on this value. No error checking is performed as to whether the operand sizes are greater than the prime modulus or the field size written in N-ram. In other words, it is assumed that operands are modular reduced before being written into the PKEU module.

This register must be written to before each write to parameter memory A or parameter memory B. It also must be written before each read of parameter memory A and parameter memory B if the amount of data being taken out is different than the amount of data put in A or B. The value written to the AB size register must also adhere to the constraints on parameters A and B, set by the chosen routine (see Table 19-56). The AB size register should not be read or written to while the PKEU is processing as this causes a data

modify during processing error. This register is cleared when the PKEU is reset. The maximum size acceptable is 4096 bits.

Figure 19-70. PKEU AB Size Register

19.7.5.4 PKEU Data Size Register

The PKEU Data Size Register, Figure 19-71, specifies the size (in bits) of the significant portion of the modulus or irreducible polynomial. The minimum size valid for all routines to operate properly is 33 bits. The maximum size to operate properly is 4096 bits. A value in bits larger than 4096 results in a data size error (see the DSE bit in Table 19-59).

Figure 19-71. PKEU Data Size Register

19.7.5.5 PKEU Reset Control Register

This register, Figure 19-72, contains three reset options specific to the PKEU.

Figure 19-72. PKEU Reset Control Register

Table 19-57 describes the PKEU reset control register's fields.

Table 19-57. PKEU Reset Control Register Field Descriptions

Bits	Name	Description
0–60	—	Reserved
61	RI	Reset interrupt. Writing this bit active high causes PKEU interrupts signaling done and error to be reset. It further resets the state of the PKEU interrupt status register. 0 Do not reset 1 Reset interrupt logic

Table 19-57. PKEU Reset Control Register Field Descriptions (continued)

Bits	Name	Description
62	MI	Module initialization. Module initialization is nearly the same as Software Reset, except that the interrupt mask register remains unchanged. This module initialization includes execution of an initialization routine, completion of which is indicated by the RESET_DONE bit in the PKEU status register (Section 19.7.5.6, "PKEU Status Register"). 0 Do not reset 1 Reset most of PKEU
63	SR	SW reset. Software reset is functionally equivalent to hardware reset (the RESET# pin), but only for the PKEU. All registers and internal state are returned to their defined reset state. Upon negation of SW_RESET, the PKEU enters a routine to perform proper initialization of the parameter memories. The RESET_DONE bit in the PKEU status register indicates when this initialization routine is complete (Section 19.7.5.6, "PKEU Status Register"). 0 Do not reset 1 Full PKEU reset

19.7.5.6 PKEU Status Register

This status register, shown in Figure 19-73, contains six fields which reflect the state of PKEU internal fields.

The PKEU status register is read only. Writing to this location results in address error being reflected in the PKEU interrupt status register.

Figure 19-73. PKEU Status Register

Table 19-58 describes the PKEU status register's fields.

Table 19-58. PKEU Status Register Field Descriptions

Bits	Name	Description
0–55	—	Reserved
56	I	Infinity. This bit reflects the state of the PKEU infinity detect bit when last sampled. Only particular instructions within routines cause infinity to be modified, so this bit should be used with great care.
57	Z	Zero. This bit reflects the state of the PKEU zero detect bit when last sampled. Only particular instructions within routines cause zero to be modified, so this bit should be used with great care.
58	HALT	Halt indicates that the PKEU has halted due to an error. 0 PKEU not halted 1 PKEU halted **Note:** Because the error causing the PKEU to stop operating may be masked before reaching the interrupt status register, the PKEU interrupt status register is used to provide a second source of information regarding errors preventing normal operation.

Table 19-58. PKEU Status Register Field Descriptions (continued)

Bits	Name	Description
59-60	—	Reserved
61	EI	Error interrupt: This status bit reflects the state of the error interrupt signal, as sampled by the controller interrupt status register (Section 19.5.4.2.2, “Interrupt Status Register (ISR)”). 0 PKEU is not signaling error 1 PKEU is signaling error
62	DI	Done interrupt: This status bit reflects the state of the done interrupt signal, as sampled by the Controller interrupt status register (Section 19.5.4.2.2, “Interrupt Status Register (ISR)”). 0 PKEU is not signaling done 1 PKEU is signaling done
63	RD	Reset Done. This status bit, when high, indicates that PKEU has completed its reset sequence, as reflected in the signal sampled by the appropriate channel. 0 Reset in progress 1 Reset done **Note:** Reset Done resets to 0, but has typically switched to 1 by the time a user checks the register, indicating the EU is ready for operation.

19.7.5.7 PKEU Interrupt Status Register

The interrupt status register indicates which unmasked errors have occurred and have generated error interrupts to the channel. Each bit in this register can only be set if the corresponding bit of the PKEU interrupt mask register is zero (see Section 19.7.5.8, “PKEU Interrupt Mask Register”).

If the PKEU interrupt status register is non-zero, the PKEU halts and the PKEU error interrupt signal is asserted to the controller (see Section 19.5.4.2.2, “Interrupt Status Register (ISR)”). In addition, if the PKEU is being operated through channel-controlled access, then an interrupt signal is generated to the channel to which this EU is assigned. The EU error then appears in bit 55 of the channel status register (see Table 19-15) and generates a channel error interrupt to the controller.

If the interrupt status register is written from the host, 1s in the value written are recorded in the interrupt status register if the corresponding bit is unmasked in the interrupt mask register. All other bits are cleared. This register can also be cleared by setting the RI bit of the PKEU reset control register.

Figure 19-74 shows the PKEU interrupt status register.

Offset 0x3_C030 Access: Read

	0–48	49	50	51	52	53	54	55	56	57	58–63
R/W	—	EVM	INV	IE	BE	CE	KSE	DSE	ME	AE	—
Reset	All zeros										

Figure 19-74. PKEU Interrupt Status Register

Table 19-59 describes the PKEU interrupt status register signals.

Table 19-59. PKEU Interrupt Status Register Field Descriptions

Bits	Name	Description
0–48	—	Reserved
49	EVM	Even modulus error. Indicates that an even modulus was supplied for a PK operation that requires an odd modulus. 0 No even modulus error detected 1 Even modulus error detected
50	INV	Inversion error. Indicates that the inversion routine has a zero operand. 0 No inversion error detected 1 Inversion error detected
51	IE	Internal error. An internal processing error was detected while the PKEU was operating. 0 No error detected 1 Internal error **Note:** This bit is asserted any time an enabled error condition occurs and can only be cleared by setting the corresponding bit in the interrupt mask register or by resetting the PKEU.
52	BE	Boot Error. Indicates that either at boot (reset) sequence, RAM locations are not reset correctly. 0 No boot error detected 1 Boot error
53	CE	Context error. A PKEU key register, the key size register, the data size register, or mode register was modified while the PKEU was operating. 0 No error detected 1 Context error
54	KSE	Key size error. Value outside the bounds of 1–256 bytes was written to the PKEU key size register 0 No error detected 1 Key size error detected
55	DSE	Data size error. Value outside the bounds 97– 4096 bits was written to the PKEU data size register 0 No error detected 1 Data size error detected
56	ME	Mode error. An illegal value was detected in the mode register. 0 No error detected 1 Mode error **Note:** Writing to reserved bits in a mode register is a likely source of error.
57	AE	Address error. Illegal read or write address was detected within the PKEU address space. 0 No error detected 1 Address error
58–63	—	Reserved

19.7.5.8 PKEU Interrupt Mask Register

The PKEU interrupt mask register (shown in Figure 19-75) controls the result of detected errors. For a given error (as defined in Section 19.7.5.7, “PKEU Interrupt Status Register”), if the corresponding bit in this register is set, then the error is disabled; no error interrupt occurs and the interrupt status register is not updated to reflect the error. If the corresponding bit is not set, then upon detection of an error, the PKEU

interrupt status register is updated to reflect the error, causing assertion of the error interrupt signal, and causing the module to halt processing.

Offset 0x3_C038 Access: Read only

	0 … 31
R / W	—
Reset	All zeros

	32 … 48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63
R	—	EVM	INV	IE	BE	CE	KSE	DSE	ME	AE	—					
W																
Reset	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0

Figure 19-75. PKEU Interrupt Mask Register

Table 19-60 describes the PKEU interrupt mask register fields.

Table 19-60. PKEU Interrupt Mask Register Field Descriptions

Bits	Name	Description
0–48	—	Reserved
49	EVM	Even modulus error 0 Even modulus error enabled 1 Even modulus error disabled
50	INV	Inversion error 0 Inversion error enabled 1 Inversion error disabled
51	IE	Internal error 0 Internal error enabled 1 Internal error disabled
52	BE	Boot error 0 Boot error enabled 1 Boot error disabled
53	CE	Context error 0 Context error enabled 1 Context error disabled
54	KSE	Key size error 0 Key size error enabled 1 Key size error disabled
55	DSE	Data size error 0 Data size error enabled 1 Data size error disabled
56	ME	Mode error 0 Mode error enabled 1 Mode error disabled

Table 19-60. PKEU Interrupt Mask Register Field Descriptions (continued)

Bits	Name	Description
57	AE	Address error 0 Address error enabled 1 Address error disabled
58–63	—	Reserved

19.7.5.9 PKEU End of Message Register

The PKEU end of message register, shown in Figure 19-76, in the PKEU is used to indicate the start of a new computation. Writing to this register causes the PKEU to execute the function requested by the ROUTINE field, according to the contents of the parameter memories described in Section 19.7.5.10, "PKEU Parameter Memories."

The value written to this register does not matter: ordinarily, all zeros are written. A read of this register always returns a zero value.

Figure 19-76. PKEU End of Message Register

19.7.5.10 PKEU Parameter Memories

The PKEU uses four 4096-bit memories to receive and store operands for the arithmetic operations the PKEU is asked to perform. In addition, results are stored in one particular parameter memory.

Data addressing within these memories is big endian, that is, the most significant byte is stored in the lowest address.

19.7.5.10.1 PKEU Parameter Memory A

This 4096 bit memory is used typically as an input parameter memory space. For modular arithmetic routines, this memory operates as one of the operands of the desired function. For elliptic curve routines, this memory is segmented into four 1024 bit memories and is used to specify particular curve parameters and input values.

19.7.5.10.2 PKEU Parameter Memory B

This 4096-bit memory is used typically as an input parameter memory space, as well as the result memory space. For modular arithmetic routines, this memory operates as one of the operands of the desired function, as well as the result memory space. For elliptic curve routines, this memory is segmented in to four 1024 bit memories and is used to specify particular curve parameters and input values, as well as to store result values.

19.7.5.10.3 PKEU Parameter Memory E

This 4096-bit memory is non-segmentable, and specifies the exponent for modular exponentiation, or the multiplier k for elliptic curve point multiplication. This memory space is write only; a read of this memory space causes address error to be reflected in the PKEU interrupt status register.

19.7.5.10.4 PKEU Parameter Memory N

This 4096-bit memory is non-segmentable, and specifies the modulus for modular arithmetic and F_p elliptic curve routines. For F_2m elliptic curve routines, this memory specifies the irreducible polynomial.

19.7.6 Random Number Generator Unit (RNGU)

This section contains details about the random number generator unit, including modes of operation, status and control registers, and FIFO.

The RNGU is an execution unit capable of generating 64-bit random numbers. It contains a True Random Number Generator (TRNG) and a deterministic Pseudo-RNG, based on SHA, as described in FIPS 186-2, Appendix 3.1. The RNGU is designed to comply with the FIPS-140 standard for randomness and non-determinism.

The RNGU consists of five major functional blocks:

- 64-bit internal bus interface, registers, and FIFO
- True Random Number Generator (ring oscillator, LFSRs, Statistical Checker)
- Xseed Generator
- Pseudo-Random Number Generator (XKEY, SHA-1, FSM)
- Simultaneous Reseed LFSR

The states of the LFSRs in the TRNG are advanced at an unknown frequency determined by the ring oscillator clock. The entropy generated by this structure is then added into the XKEY structure of the PRNG during seed generation. Seed generation takes approximately 2,000,000 cycles as 20,000 bits of entropy are sampled from the output of the LFSRs of the TRNG.

After the initial seeding, the RNGU turns off the TRNG and uses solely the PRNG to generate random data. After 1,000,000 times through the algorithm the RNGU is once again seeded. This second seed occurs the next time through the algorithm by using data from the Simultaneous Reseed LFSR to modify the algorithm. The data in the simultaneous reseed LFSR comes directly from the TRNG as well and was being generated during the first 20,000 times through the PRNG algorithm after the initial seed was completed.

Most of the registers described here would not normally be accessed by the host. They are documented here mainly for debug purposes. In typical operation, the RNGU is used through channel-controlled access, which means that most reads and writes of RNGU registers are directed by the SEC channels. Driver software would perform host-controlled register accesses only on a few registers for initial configuration and error handling.

19.7.6.1 RNGU Mode Register

The RNGU mode register is a writable location but all mode bits are currently reserved. It is documented for the sake of consistency with the other EUs. The RNGU mode register is shown in Figure 19-77.

Figure 19-77. RNGU Mode Register

19.7.6.2 RNGU Data Size Register

The RNGU data size register, shown in Figure 19-78, is used to tell the RNGU to begin generating random data. The actual contents of the data size register does not affect the operation of the RNGU. After a reset and prior to the first write of data size, the RNGU builds entropy without pushing data onto the FIFO. Once the data size register is written, the RNGU begins pushing data onto the FIFO. One dword (64 bits) of data is pushed onto the FIFO every 112 cycles until the FIFO is full. The RNGU then attempts to keep the FIFO full.

Figure 19-78. RNGU Data Size Register

19.7.6.3 RNGU Reset Control Register

The RNGU reset control register, shown in Figure 19-79, contains three reset options specific to the RNGU.

Figure 19-79. RNGU Reset Control Register

Table 19-61 describes RNGU reset control register fields.

Table 19-61. RNGU Reset Control Register Field Descriptions

Bits	Name	Description
0–60	—	Reserved
61	RI	Reset Interrupt. Writing this bit active high causes RNGU interrupts signaling done and error to be reset. It further resets the state of the RNGU interrupt status register. 0 No reset 1 Reset interrupt logic
62	MI	Module Initialization. This reset value performs enough of a reset to prepare the RNGU for another request, without forcing the internal control machines and the output FIFO to be reset, thereby invalidating stored random numbers or requiring reinvocation of a warm-up period. Module initialization is nearly the same as software reset, except that the interrupt mask register remains unchanged. 0 No reset 1 Reset most of RNGU
63	SR	Software reset is functionally equivalent to hardware reset (the RESET# pin), but only for the RNGU. All registers and internal state are returned to their defined reset state. 0 No reset 1 Full RNGU reset

19.7.6.4 RNGU Status Register

The RNGU status register, shown in Figure 19-80, contains six fields that reflect the state of the RNGU internal signals.

The RNGU status register is read only. Writing to this location results in an address error being reflected in the RNGU interrupt status register.

Figure 19-80. RNGU Status Register

Table 19-62 describes RNGU status register fields.

Table 19-62. RNGU Status Register Field Descriptions

Bits	Name	Description
0–39	—	Reserved
40–47	OFL	The number of dwords currently in the output FIFO
48–57	—	Reserved

Table 19-62. RNGU Status Register Field Descriptions (continued)

Bits	Name	Description
58	HALT	Halt. Indicates that the RNGU has halted due to an error. 0 RNGU not halted 1 RNGU halted Note: Because the error causing the RNGU to stop operating may be masked before reaching the interrupt status register, the RNGU interrupt status register is used to provide a second source of information regarding errors preventing normal operation.
59–60	—	Reserved
61	EI	Error interrupt: This status bit reflects the state of the error interrupt signal, as sampled by the Controller interrupt status register (Section 19.5.4.2.2, "Interrupt Status Register (ISR)"). 0 RNGU is not signaling error 1 RNGU is signaling error
62	DI	Done interrupt: This status bit reflects the state of the done interrupt signal, as sampled by the controller interrupt status register (Section 19.5.4.2.2, "Interrupt Status Register (ISR)"). 0 RNGU is not signaling done 1 RNGU is signaling done
63	RD	Reset Done. This status bit, when high, indicates that the RNGU has completed its reset sequence. 0 Reset in progress 1 Reset done **Note:** Reset Done resets to 0, but has typically switched to 1 by the time a user checks the register, indicating the EU is ready for operation.

19.7.6.5 RNGU Interrupt Status Register

The RNGU interrupt status register indicates which unmasked errors have occurred and have generated error interrupts to the channel. Each bit in this register can only be set if the corresponding bit of the RNGU interrupt mask register is zero (see Section 19.7.6.6, "RNGU Interrupt Mask Register").

If the RNGU interrupt status register is non-zero, the RNGU halts and the RNGU error interrupt signal is asserted to the controller (see Section 19.5.4.2.2, "Interrupt Status Register (ISR)"). In addition, if the RNGU is being operated through channel-controlled access, then an interrupt signal is generated to the channel to which this EU is assigned. The EU error then appears in bit 55 of the Channel Pointer Status Register (see Table 19-15) and generates a channel error interrupt to the controller.

If the interrupt status register is written from the host, 1s in the value written are recorded in the interrupt status register if the corresponding bit is unmasked in the interrupt mask register. All other bits are cleared. This register can also be cleared by setting the RI bit of the RNGU Reset Control Register.

The bit fields of the RNGU interrupt status register are shown in Figure 19-81.

Offset 0x3_A030 Access: Read

	0 … 50	51	52 … 55	56	57	58 … 61	62	63
R W	—	IE	—	ME	AE	—	OFU	—
Reset	All zeros							

Figure 19-81. RNGU Interrupt Status Register

Table 19-63 describes the RNGU interrupt status register fields.

Table 19-63. RNGU Interrupt Status Register Field Descriptions

Bits	Name	Description
0–50	—	Reserved
51	IE	Internal Error 0 No internal error detected 1 Internal error
52–55	—	Reserved
56	ME	Mode Error. Indicates that the host has attempted to write an illegal value to the mode register 0 Valid data 1 Invalid data error
57	AE	Address Error. An illegal read or write address was detected within the RNGU address space. 0 No error detected 1 Address error
58–61	—	Reserved
62	OFU	Output FIFO Underflow. The RNGU Output FIFO was read while empty. 0 No overflow detected 1 Output FIFO has underflowed
63	—	Reserved

19.7.6.6 RNGU Interrupt Mask Register

The RNGU interrupt mask register controls the result of detected errors. For a given error (as defined in Section 19.7.6.5, “RNGU Interrupt Status Register”), if the corresponding bit in this register is set, the error is disabled; no error interrupt occurs and the interrupt status register is not updated to reflect the error. If the corresponding bit is not set, then upon detection of an error, the interrupt status register is updated to reflect the error. This causes assertion of the error interrupt signal, and the module to halt processing.

The bit fields of the RNGU interrupt mask register are shown in Figure 19-82.

Offset 0x3_A038 Access: Read only

	0–50	51	52–55	56	57	58–61	62	63
R	—	IE	—	ME	AE	—	OFU	—
W								
Reset	All zeros							

Figure 19-82. RNGU Interrupt Mask Register

Table 19-64 describes RNGU interrupt status register fields.

Table 19-64. RNGU Interrupt Mask Register Field Descriptions

Bits	Name	Description
0–50	—	Reserved
51	IE	Internal Error. An internal processing error was detected while generating random numbers. This error is no longer maskable and can only be cleared by setting one of the reset bits in the Reset Control Register 0 Internal error enabled 1 Internal error disabled
52–55	—	Reserved
56	ME	Mode Error. An illegal value was detected in the mode register. 0 Mode error enabled 1 Mode error disabled
57	AE	Address Error. An illegal read or write address was detected within the RNGU address space. 0 Address error enabled 1 Address error disabled
58–61	—	Reserved
62	OFU	Output FIFO Underflow. RNGU Output FIFO was read while empty. 0 Output FIFO underflow error enabled 1 Output FIFO underflow error disabled
63	—	Reserved

19.7.6.7 RNGU End of Message Register

The RNGU end of message register (shown in Figure 19-83) is a write-only register that can be used to start the RNGU. A write of any value to this register causes the RNGU to begin to produce random numbers in the FIFO.

Figure 19-83. RNGU End of Message Register

19.7.6.8 RNGU Entropy Registers

RNGU allows the user to input entropy bits into the PRNG algorithm to modify the randomness of the RNGU. This group of registers are write-only, and all writes to these registers are ignored when the RNGU is busy. However when the RNGU is idle (FIFO is full or RNGU has not yet been started), all data written to these registers is used to modify the internal XKEY structure. These 64-bit registers cannot be written back-to-back—there must be a clock cycle in between writes, since the RNGU only processes 32 bits per cycle.

19.7.6.9 RNGU FIFO

RNGU uses an output FIFO to collect periodically sampled random 64-bit-words, with the intent that random data always be available for reading. Normally, the channels control all access to this FIFO. For host-controlled operation, a read from anywhere in the RNGU FIFO address space dequeues data from the RNGU output FIFO.

The output FIFO is readable by byte, word, or dword. When all 8 bytes of the head dword have been read, that dword is automatically dequeued from the FIFO so that the next dword (if any) becomes available for reading. If any byte is read twice between dequeues, it causes an error interrupt of type AE from the EU.

Underflows caused by reading or writing the RNGU output FIFO are reflected in the RNGU interrupt status register. Also, a write to the RNGU output FIFO space is reflected as an addressing error in the RNGU interrupt status register.

NOTE

Host reads of the RNGB FIFO should be performed on an 8-byte basis, regardless of how many bits of random number is actually required. Partial host reads can leave the RNGB FIFO in a state that results in a channel error.

Part IV
Global Functions and Debug

Part IV defines other global blocks of the P1021. The following chapters are included:

- Chapter 20, “Global Utilities,” defines the global utilities of the P1021. These include power management, I/O device enabling, power-on-reset (POR) configuration monitoring, general-purpose I/O signal use, and multiplexing for the interrupt and local bus chip select signals
- Chapter 21, “Device Performance Monitor,” describes the performance monitor.
- Chapter 22, “Debug Features and Watchpoint Facility,” describes the debug features and watchpoint monitor.

Chapter 20
Global Utilities

This chapter describes the global utilities of the P1021. It provides signal descriptions, register descriptions, and a functional description of these utilities.

20.1 Overview

The global utilities block controls power management, I/O device enabling, power-on-reset (POR) configuration monitoring, alternate function selection for multiplexed signals, and clock control.

20.2 Global Utilities Features

This section provides an overview of global utilities features.

20.2.1 Power Management and Block Disables

The following features affect the device's overall power consumption:

- Dynamic power management mode
- Software-controlled power management (doze, nap, sleep)
- Externally controlled power management (doze, sleep)
- Static power management (I/O block disables)

20.2.2 Accessing Current POR Configuration Settings

The POR configuration values of all device parameters sampled from pins at reset are available through memory-mapped registers in the global utilities block.

20.2.3 Clock Control

The global utilities block also selects the internal clock signal driven on CLK_OUT.

20.3 External Signal Description

The following subsections provide information about signals that serve as global utilities.

20.3.1 Signals Overview

Table 20-1 summarizes the external signals used by the global utilities block.

Table 20-1. External Signal Summary

Signal Name	I/O	Description	Reference
ASLEEP	O	Signals that the device has reached a sleep state	20.5.1.5.3/20-44
CKSTP_IN0	I	Checkstop input 0	Table 20-2
CKSTP_IN1	I	Checkstop input 1	Table 20-2
CKSTP_OUT0	O	Checkstop output 0	Table 20-2
CKSTP_OUT1	O	Checkstop output 1	Table 20-2
CLK_OUT	O	Clock out. Selected by CLKOCR values	20.4.1.27/20-32

20.3.2 Detailed Signal Descriptions

Table 20-2 describes signals in the global utilities block in detail.

Table 20-2. Detailed Signal Descriptions

Signal	I/O	Description	
ASLEEP	O	Asleep. See Section 20.5.1.5.3, “Sleep Mode.” After negation of $\overline{\text{HRESET}}$, ASLEEP is asserted until the device completes its power-on reset sequence and reaches its ready state.	
		State Meaning	Asserted—Indicates that the device is either still in its power-on reset sequence or it has reached a sleep state after a power-down command is issued by software. Negated—The device is not in sleep mode. (It has either awakened from a power-down state, or has completed the POR sequence.)
		Timing	Assertion—May occur at any time; may be asserted asynchronously to the input clocks. Negation—Negates synchronously with SYSCLK when leaving power-on sequence; otherwise negation is asynchronous.
$\overline{\text{CKSTP_IN0}}$	I	Checkstop in 0.	
		State Meaning	Asserted—Indicates that the e500 core 0 must enter a hard stop condition. All e500 clocks are turned off. $\overline{\text{CKSTP_OUT0}}$ is asserted. The rest of the device logic, including memory controllers, internal memories and registers, and I/O interfaces, remains functional. Negated—Indicates that normal operation should proceed.
		Timing	Assertion—May occur at any time; may be asserted asynchronously to the input clocks. Negation—Must remain asserted until the device is reset with assertion of $\overline{\text{HRESET}}$.
$\overline{\text{CKSTP_IN1}}$	I	Checkstop in 1.	
		State Meaning	Asserted—Indicates that the e500 core 1 must enter a hard stop condition. All e500 core 1 clocks are turned off. $\overline{\text{CKSTP_OUT1}}$ is asserted. The rest of the device logic, including memory controllers, internal memories and registers, and I/O interfaces, remains functional. Negated—Indicates that normal operation should proceed.
		Timing	Assertion—May occur at any time; may be asserted asynchronously to the input clocks. Negation—Must remain asserted until the device is reset with assertion of $\overline{\text{HRESET}}$.

Table 20-2. Detailed Signal Descriptions (continued)

Signal	I/O	Description	
$\overline{\text{CKSTP_OUT0}}$	O	Checkstop out 0.	
		State Meaning	Asserted—Indicates that the e500 core 0 of the device is in a checkstop state. The rest of the device logic remains functional. Negated—Indicates normal operation. After $\overline{\text{CKSTP_OUT0}}$ has been asserted, it is negated after the next negation (low-to-high transition) of $\overline{\text{HRESET}}$.
		Timing	Assertion—May occur at any time; may be asserted asynchronously to the input clocks. Negation—Must remain asserted until the device has been reset with a hard reset.
$\overline{\text{CKSTP_OUT1}}$	O	Checkstop out 1.	
		State Meaning	Asserted—Indicates that the e500 core 1 of the device is in a checkstop state. The rest of the device logic remains functional. Negated—Indicates normal operation. After $\overline{\text{CKSTP_OUT1}}$ has been asserted, it is negated after the next negation (low-to-high transition) of $\overline{\text{HRESET}}$.
		Timing	Assertion—May occur at any time; may be asserted asynchronously to the input clocks. Negation—Must remain asserted until the device has been reset with a hard reset.
CLK_OUT	O	Clock out. Reflects clock signal selected by CLKOCR (see Section 20.4.1.27, “Clock Out Control Register (CLKOCR)”).	
		State Meaning	Asserted—If CLKOCR[ENB] = 1, clock signal selected by CLKOCR[CLK_SEL] is driven. High impedance—If CLKOCR[ENB] = 0.
		Timing	Assertion/Negation—Depends on the value of CLKOCR[CLK_SEL].

20.4 Memory Map/Register Definition

Table 20-3 summarizes the global utilities registers and their addresses.

In this table and in the register figures and field descriptions, the following access definitions apply:

- Reserved fields are always ignored for the purposes of determining access type.
- R/W, R, and W (read/write, read only, and write only) indicate that all the non-reserved fields in a register have the same access type.
- w1c indicates that all of the non-reserved fields in a register are cleared by writing ones to them.
- Mixed indicates a combination of access types.
- Special is used when no other category applies. In this case the register figure and field description table should be read carefully.

Table 20-3. Global Utilities Block Register Summary

Global Utilities—Block Base Address 0xE_0000				
Offset	**Register**	**Access**	**Reset**	**Section/page**
Power-On Reset Configuration Values				
0x000	PORPLLSR—POR PLL ratio status register	R	0x*nnnn_nnnn*	20.4.1.1/20-5
0x004	PORBMSR—POR boot mode status register	R	0x*nnnn*_0000	20.4.1.2/20-6
0x00C	PORDEVSR—POR device status register	R	0x*nnnn_nnn*7	20.4.1.3/20-8

Table 20-3. Global Utilities Block Register Summary (continued)

Global Utilities—Block Base Address 0xE_0000				
Offset	**Register**	**Access**	**Reset**	**Section/page**
0x010	PORDBGMSR—POR debug mode status register	R	0x0*n*00_0000	20.4.1.4/20-9
0x014	PORDEVSR2—POR device status register 2	R	0x*nnnn*_*nnnn*	20.4.1.5/20-10
0x020	GPPORCR—General-purpose POR configuration register	R	0x*nnnn*_0000	20.4.1.6/20-11
Signal Multiplexing				
0x060	PMUXCR—Alternate function signal multiplex control	R/W	0x0000_0000	20.4.1.7/20-11
Device Disables				
0x070	DEVDISR—Device disable control register	R/W	0x*nnn*8_*nnnn*	20.4.1.8/20-14
Power Management Registers				
0x080	POWMGTCSR—Power management control and status register	Mixed	0x0000_0000	20.4.1.9/20-17
0x08C	PMCDR —Power management clock disable register	R/W	0x0000_00E0	20.4.1.10/20-18
Interrupt and Reset Status and Control				
0x090	MCPSUMR—Machine check summary register	w1c	0x0000_0000	20.4.1.11/20-19
0x094	RSTRSCR—Reset request status and control register	Mixed	0x0000_0000	20.4.1.12/20-20
0x098	ECTRSTCR—Exception reset control register	Mixed	0x0000_0000	20.4.1.13/20-21
0x09C	AUTORSTSR—Automatic reset status register	Mixed	0x0000_0000	20.4.1.14/20-22
Version Registers				
0x0A0	PVR—Processor version register	R	0x8021_2050	20.4.1.15/20-23
0x0A4	SVR—System version register	R	0x80E*n*_0110	20.4.1.16/20-24
Control Registers				
0x0B0	RSTCR—Reset control register	R/W	0x0000_0000	20.4.1.17/20-24
0x0C0	IOVSELSR—I/O voltage select status register	R	0x0000_0000	20.4.1.18/20-24
QUICC Engine Block Pin Muxing Registers				
0xE_0100	CPODRA—Open drain register	R/W	0x0000_0000	20.4.1.19/20-25
0xE_0104	CPDATA—Data register	R/W	0x0000_0000	20.4.1.20/20-26
0xE_0108	CPDIR1A—Direction register	R/W	0x0000_0000	20.4.1.21/20-27
0xE_010C	CPDIR2A—Direction register	R/W	0x0000_0000	20.4.1.21/20-27
0xE_0110	CPPAR1A—Pin assignment register	R/W	0x0000_0000	20.4.1.22/20-28
0xE_0114	CPPAR2A—Pin assignment register	R/W	0x0000_0000	20.4.1.22/20-28
0xE_0120	CPODRB—Open drain register	R/W	0x0000_0000	20.4.1.19/20-25
0xE_0124	CPDATB—Data register	R/W	0x0000_0000	20.4.1.20/20-26
0xE_0128	CPDIR1B—Direction register	R/W	0x0000_0000	20.4.1.21/20-27
0xE_012C	CPDIR2B—Direction register	R/W	0x0000_0000	20.4.1.21/20-27
0xE_0130	CPPAR1B—Pin assignment register	R/W	0x0000_0000	20.4.1.22/20-28
0xE_0134	CPPAR2B—Pin assignment register	R/W	0x0000_0000	20.4.1.22/20-28

Table 20-3. Global Utilities Block Register Summary (continued)

Global Utilities—Block Base Address 0xE_0000				
Offset	**Register**	**Access**	**Reset**	**Section/page**
0xE_0140	CPODRC—Open Drain register	R/W	0x0000_0000	20.4.1.19/20-25
0xE_0144	CPDATC—Data register	R/W	0x0000_0000	20.4.1.20/20-26
0xE_0148	CPDIR1C—Direction register	R/W	0x0000_0000	20.4.1.21/20-27
0xE_014C	CPDIR2C—Direction register	R/W	0x0000_0000	20.4.1.21/20-27
0xE_0150	CPPAR1C—Pin assignment register	R/W	0x0000_0000	20.4.1.22/20-28
0xE_0154	CPPAR2C—Pin assignment register	R/W	0x0000_0000	20.4.1.22/20-28
QUICC Engine Block Interrupt Muxing Registers				
0xE_0200	CEIMXCR0—CE Interrupt multiplexing control register 0	R/W	0x0000_0000	20.4.1.23/20-29
0xE_0204	CEIMXCR1—CE Interrupt multiplexing control register 1	R/W	0x0000_0000	20.4.1.23/20-29
0xE_0208	CEIMXCR2—CE Interrupt multiplexing control register 2	R/W	0x0000_0000	20.4.1.23/20-29
0xE_020C	CEIMXCR3—CE Interrupt multiplexing control register 3	R/W	0x0000_0000	20.4.1.23/20-29
0xE_0210	CEIMXMASK—CE Interrupt mask register	R/W	0x0000_0000	20.4.1.24/20-30
0xE_0214	CEIMXPOLAR—CE Interrupt polarity register	R/W	0x0000_0000	20.4.1.25/20-31
Control Registers				
0xB28	DDRCLKDR—DDR clock disable register	R/W	0x0000_0000	20.4.1.26/20-31
Debug Control Registers				
0xE00	CLKOCR—Clock out control register	R/W	0x0000_0000	20.4.1.27/20-32
0xE20	ECMCR—ECM control register	R/W	0x0000_0000	20.4.1.28/20-33
SerDes Registers (Block Base Address 0xE_3000)				
0x000	SRDSCR0—SRDS Control Register 0	R/W	0x1100_*nn*30	20.4.1.29/20-33
0x004	SRDSCR1—SRDS Control Register 1	R/W	0x1100_*nn*30	20.4.1.30/20-35
0x008	SRDSCR2—SRDS Control Register 2	R/W	0x0080_2040	20.4.1.31/20-36
0x00C	SRDSCR3—SRDS Control Register 3	R/W	0x0*n*00_0000	20.4.1.32/20-37
0x010	SRDSCR4—SRDS Control Register 4	R/W	0x0*n*00_0000	20.4.1.33/20-40

20.4.1 Register Descriptions

This section describes the global utilities registers in detail.

20.4.1.1 POR PLL Status Register (PORPLLSR)

PORPLLSR, shown in Figure 20-1, contains the settings for the PLL ratios as set by the cfg_sys_pll[0:2], cfg_ddr_pll[0:3], cfg_core0_pll[0:1], and cfg_core1_pll[0:1] POR configuration pins. See Section 4.4.3.1, “System PLL Ratio,” Section 4.4.3.2, “DDR PLL Ratio,” and Section 4.4.3.3, “e500 Core PLL Ratios,” for more information.

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Offset 0xE_0000 Access: Read Only

	0 1	2 7	8 9	10 15	16 17	18 22	23	24 25	26 30	31
R	—	e500_1_Ratio	—	e500_0_Ratio	—	DDR_Ratio	—		Plat_Ratio	—
W										
Reset	0 1	n n n n n n	0 1	n n n n n n n n	0 0	n n n n n n		0 0	n n n n n n	

Figure 20-1. POR PLL Status Register (PORPLLSR)

Table 20-4 describes the bit settings of PORPLLSR.

Table 20-4. PORPLLSR Field Descriptions

Bits	Name	Description
0–1	—	Reserved
2–7	e500_1_Ratio	Clock ratio between the e500 core 1 and the CCB clock. The 3 lsbs of this field correspond to the values on cfg_core1_pll[0:2] at the negation of HRESET. Patterns not shown are reserved. (See Section 4.4.3.3, "e500 Core PLL Ratios.") 000010 1:1 000110 3:1 000011 3:2 000111 7:2 000100 2:1 001000 4:1 000101 5:2 001001 9:2
8–9	—	Reserved
10–15	e500_0_Ratio	Clock ratio between the e500 core 0 and the CCB clock. The 3 lsbs of this field correspond to the values on cfg_core0_pll[0:2] at the negation of HRESET. Patterns not shown are reserved. (See Section 4.4.3.3, "e500 Core PLL Ratios.") 000010 1:1 000110 3:1 000011 3:2 000111 7:2 000100 2:1 001000 4:1 000101 5:2 001001 9:2
16–17	—	Reserved
18–22	DDR_Ratio	Clock ratio between the DDR Complex clock and DDRCLK. Patterns not shown are reserved. 00011 3:1 01010 10:1 00100 4:1 01100 12:1 00110 6:1 01110 Reserved 01000 8:1 00111 Synchronous Mode-DDR Complex Clocked by CCB clock
23	—	Reserved
26–30	Plat_Ratio	Clock ratio between the CCB (platform) clock and SYSCLK. Patterns not shown are reserved. 00100 4:1 01010 10:1 00101 5:1 01100 12:1 00110 6:1 01000 8:1
31	—	Reserved

20.4.1.2 POR Boot Mode Status Register (PORBMSR)

The PORBMSR, shown in Figure 20-2, reports setting of the POR configuration pins that control the boot mode settings (described in Section 4.4.3.4, "Boot ROM Location," Section 4.4.3.7, "CPU Boot

Configuration," and Section 4.4.3.8, "Boot Sequencer Configuration") and the default settings of PCI Express host/agent mode (described in Section 4.4.3.5, "Host/Agent Configuration").

Offset 0xE_0004 Access: Read Only

	0 1	2 3	4 7	8 9	10 11	12	13 15	16 31
R	BCFG	—	ROM_LOC	—	BSCFG	—	HA	—
W								
Reset	*n* *n*	0 0	0 *n* *n* *n*	*n* 0	*n* *n*	0	*n* *n* *n*	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

Figure 20-2. POR Boot Mode Status Register (PORBMSR)

Figure 20-5 describes the bit settings of the PORBMSR.

Table 20-5. PORBMSR Field Descriptions

Bits	Name	Description
0–1	BCFG	CPU boot configuration (See Section 4.4.3.7, "CPU Boot Configuration.") For BCFG: cfg_cpu0_boot, cfg_cpu1_boot, see Table 4-16.
2–3	—	Reserved
4–7	ROM_LOC	Location of boot ROM. (See Section 4.4.3.4, "Boot ROM Location.") For ROM_LOC: cfg_rom_loc[0:3], see Table 4-13.
8–9	—	Reserved
10–11	BSCFG	Boot sequencer configuration (See Section 4.4.3.8, "Boot Sequencer Configuration.") For BSCFG: cfg_boot_seq[0:1], see Table 4-17.
12	—	Reserved
13–15	HA	Host/agent mode configuration. When the device is an agent on an interface, it is prevented from mastering transactions on that interface until the external host configures the interface appropriately. (See Section 4.4.3.5, "Host/Agent Configuration.") For HA: cfg_host_agt[0:2], see Table 4-14.
16–31	—	Reserved

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

20.4.1.3 POR Device Status Register (PORDEVSR)

Shown in Figure 20-3, PORDEVSR reports other POR settings for I/O devices as described in Section 4.4.3.10, “SerDes Reference Clock Configuration,” and Section 4.4.3.11, “eTSECn Configuration.”

Offset 0xE_000C — Access: Read Only

	0	1		3	4	5	6	7	8	9			12	13	14	15
R	ECW	—			SGMII3_DIS	—	ECP1		—	IO_SEL				—		LECC
W																
Reset	*n*	0	0	0	*n*	0	*n*	*n*	0	*n*	*n*	*n*	*n*	0	0	*n*

	16			19	20		21	22		24	25	26				31
R	—				ECP3			—			RTYPE	—				
W																
Reset	0	0	*n*	*n*	*n*		*n*	0	0	0	*n*	0	0	0	1	1	1

Figure 20-3. POR Device Status Register (PORDEVSR)

Table 20-6 describes the bit settings of PORDEVSR.

Table 20-6. PORDEVSR Field Descriptions

Bits	Name	Description
0	ECW	eTSEC1 controller width (See Section 4.4.3.11, “eTSECn Configuration.”) For ECW: cfg_tsec_reduce, see Table 4-23
1–3	—	Reserved
4	SGMII3_DIS	eTSEC3 SGMII mode disabled (See Section 4.4.3.11, “eTSECn Configuration.”) For SGMII3_DIS: cfg_sgmii3, see Table 4-22.
5	—	Reserved
6–7	ECP1	eTSEC1 controller protocol (See Section 4.4.3.11, “eTSECn Configuration.”) For ECP1: cfg_tsec1_prtcl[0:1], see Table 4-24.
8	—	Reserved
9–12	IO_SEL	I/O port selection mode (See Section 4.4.3.6, “I/O Port Selection.”) For IO_SEL: cfg_io_ports[0:3], see Table 4-15.
13–14	—	Reserved
15	LECC	eLBC ECC enable 0 eLBC ECC checking is disabled 1 eLBC ECC checking is enabled
16–19	—	Reserved
20–21	ECP3	eTSEC3 controller protocol (See Section 4.4.3.11, “eTSECn Configuration.”) For ECP3: cfg_tsec3_prtcl[0:1], see Table 4-25.
22–24	—	Reserved

Table 20-6. PORDEVSR Field Descriptions (continued)

Bits	Name	Description
25	RTYPE	DRAM type for DDR Controller (See Section 4.4.3.9, “DDR SDRAM Type.”) cfg_dram_type For RTYPE: cfg_dram_type, see Table 4-18.
26–31	—	Reserved

20.4.1.4 POR Debug Mode Status Register (PORDBGMSR)

PORDBGMSR, shown in Figure 20-4, holds debug mode settings from the POR configuration pins as described in Section 4.4.3.12, “Memory Debug Configuration,”and Section 4.4.3.13, “DDR Debug Configuration.”

Offset 0xE_0010 Access: Read Only

	0				4	5	6	7	8																				31
R	—					MEM_ SEL	—	DDR_ DGB	—																				
W																													
Reset	0	0	0	0	*n*	*n*	0	*n*	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 20-4. POR Debug Mode Status Register (PORDBGMSR)

Table 20-7 describes the bit settings of PORDBGMSR.

Table 20-7. PORDBGMSR Field Descriptions

Bits	Name	Description
0–4	—	Reserved
5	MEM_SEL	Memory select. Indicates which controller is driving MSRCID[0:4] and MDVAL. (See Section 4.4.3.12, “Memory Debug Configuration.”) For MEM_SEL: cfg_mem_debug, see Table 4-26.
6	—	Reserved
7	DDR_DBG	DDR controller debug configuration (See Section 4.4.3.13, “DDR Debug Configuration.”) For DDR_DBG: cfg_ddr_debug, see Table 4-27.
8–31	—	Reserved

20.4.1.5 POR Device Status Register 2 (PORDEVSR2)

Shown in Figure 20-5,the PORDEVSR2 reports POR settings.

Offset 0xE_0014 Access Read Only

	0				7	8	9	10	11	12	13	14	15
R	—					ENG_USE6	—		ENG_USE3	CORE0_SPEED	CORE1_SPEED	PLAT_SPEED0	DDR_SPEED
W													
Reset	*n*	0	0	0	*n* 0 *n* *n*	*n*	*n*	*n*	*n*	*n*	*n*	*n*	*n*

	16	17	18	19	20	21	22	23	24	25	26	27	31
R	—		SRDS_REFCLK	—		SYS_SPEED	—	SDHC_CD_POL_SEL	ENG_USE2	ENG_USE1	ENG_USE0	—	
W										6			
Reset	*n*	0	0	0	0	*n*	*n*	*n*	*n*	*n*	*n*	n	0 0 *n* *n*

Figure 20-5. POR Device Status Register 2 (PORDEVSR2)

Table 20-8 describes the bit settings of PORDEVSR2.

Table 20-8. PORDEVSR2 Field Descriptions

Bits	Name	Description
0–7	—	Reserved
8	ENG_USE6	For future engineering use 6 (driven by POR reset signal)
9–10	—	Reserved
11	ENG_USE3	For future engineering use 3 (driven by POR reset signal)
12	CORE0_SPEED	Core 0 Speed (see Section 4.4.3.19, “Core 0 Speed”) For CORE0_SPEED: cfg_core0_speed, see Table 4-33.
13	CORE1_SPEED	Core 1 Speed (see Section 4.4.3.20, “Core 1 Speed”) For CORE1_SPEED: cfg_core1_speed, see Table 4-34.
14	PLAT_SPEED0	Platform 0 Speed (see Section 4.4.3.18, “Platform Speed”) For PLAT_SPEED0: cfg_plat_speed, see Table 4-32.
15	DDR_SPEED	DDR Speed (see Section 4.4.3.21, “DDR Speed”) For DDR_SPEED: cfg_ddr_speed, see Table 4-35.
16–17	—	Reserved
18	SRDS_REFCLK	SerDes reference clock (see Section 4.4.3.10, “SerDes Reference Clock Configuration”) For SRDS_REFCLK: cfg_srds_refclk, see Table 4-19.
19–20	—	Reserved
21	SYS_SPEED	System Speed (see Section 4.4.3.17, “System Speed”) For SYS_SPEED: cfg_sys_speed, see Table 4-31.
22	—	Reserved

Table 20-8. PORDEVSR2 Field Descriptions (continued)

Bits	Name	Description
23	SDHC_CD_POL_SEL	0 Invert the card-detect polarity. 1 Card-detect polarity is not inverted.
24	ENG_USE2	For future engineering use 2 (Driven by POR reset signal)
25	ENG_USE1	For future engineering use 1 (Driven by POR reset signal)
26	ENG_USE0	For future engineering use 0 (Driven by POR reset signal)
27–31	—	Reserved

20.4.1.6 General-Purpose POR Configuration Register (GPPORCR)

GPPORCR stores the value sampled from the local bus address/data signals, LAD[0:15], during POR, as described in Section 4.4.3.14, "General-Purpose POR Configuration." Software can use this value to inform the operating system about initial system configuration. Typical interpretations include circuit board type, board ID number, or a list of available peripherals.

GPPORCR is shown in Figure 20-6.

Offset 0xE_0020 Access: Read Only

	0												15	16															31
R	POR_CFG_VEC													—															
W																													
Reset	*n*	*n*	*n*	*n*	*n*	*n*	*n*	*n*	*n*	*n*	*n*	*n*	*n*	*n*	*n*	*n*	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 20-6. General-Purpose POR Configuration Register (GPPORCR)

Table 20-9 describes the bit settings of GPPORCR.

Table 20-9. GPPORCR Field Descriptions

Bits	Name	Description
0–15	POR_CFG_VEC	General-purpose POR configuration vector sampled from local bus address/data signals at the negation of $\overline{\text{HRESET}}$. Note that if nothing is driven on these signals during reset, the value of this register is indeterminate.
16–31	—	Reserved

20.4.1.7 Alternate Function Signal Multiplex Control Register (PMUXCR)

Shown in Figure 20-7, PMUXCR contains bits that enable the exposure of an alternate function replacing the pins' primary functions.

Specifically, eSDHC, eTSEC1, eTSEC3, and USB each have features that can be exposed replacing the primary functions of certain SPI and QUICC Engine pins.

Offset 0xE_0060 Access: Read/Write

	0	1	2	3	4	5	6	7		12	13	14	15
R W	SD_ DATA	SDHC _CD	SDHC _WP	—		USB_PCTL		—			TSEC1 _GTX_ CLK125	—	
Reset	All zeros												

	16	17	18	19	20	21	23	24	25	26	27	28	29	31
R W	QE0	QE1	QE2	QE3	QE4	—		QE8	QE9	QE10	QE11	QE12	—	
Reset	All zeros													

Figure 20-7. Alternate Function Signal Multiplex Control Register (PMUXCR)

NOTE

CE_PA[31], CE_PB[0:1], CE_PB[4:7], CE_PB[11], CE_PB[29:31], and CE_PC[0] always functions as QE pins irrespective of the status of PMUXCR bits.

Table 20-10 describes the bit settings of PMUXCR.

Table 20-10. PMUXCR Field Descriptions

Bits	Name	Description
0	SD_DATA	Exposes SDHC_DAT[4:7] signals used for MMC 8-bit mode. 0 SDHC_DAT[4:7] is not exposed to pins. The pins retain their primary function as SPI. 1 SDHC_DAT[4:7] is exposed to pins as follows: SPI_CS[0] functions as SDHC_DAT[4] SPI_CS[1] functions as SDHC_DAT[5] SPI_CS[2] functions as SDHC_DAT[6] SPI_CS[3] functions as SDHC_DAT[7]
1	SDHC_CD	Exposes $\overline{\text{SDHC_CD}}$ signal used for Secure Digital card detection. 0 The pin functions as CE_PB[12] 1 The pin retains its function as $\overline{\text{SDHC_CD}}$.
2	SDHC_WP	Exposes SDHC_WP signal used for Secure Digital write protect detection. 0 The pin functions as CE_PB[13] 1 The pin retains its function as SDHC_WP.
3–4	—	Reserved
5–6	USB_PCTL	Exposes USB1_PCTL0 and USB1_PCTL1 signals used for host-mode USB port status indication. 00 The pins retain their function as CE_PB[8] and CE_PA[15] 01 Reserved 10 USB_PCTL0 and USB_PCTL1 signals are exposed to pins as follows: CE_PB[8] functions as USB_PCTL0 CE_PA[15] functions as USB_PCTL1 11 Reserved
7–12	—	Reserved

Table 20-10. PMUXCR Field Descriptions (continued)

Bits	Name	Description
13	TSEC1_GTX_CLK125	Selects the 125 MHz reference clock source for TSEC1 0 Selects EC_GTX_CLK125 as the clock source (shared) 1 Selects TSEC1_TX_CLK as the clock source (dedicated) This configuration field provides the option to select a shared or dedicate clock source for TSEC1. When TSEC1 is configured for RGMII, the TSEC1_TX_CLK may be used as 125 MHz reference clock source for TSEC1. Note that 1588 accuracy can be adversely impacted in the systems using multiple unsynchronized gigabit Ethernet ports. To enable IEEE 1588 accuracy in such systems, a dedicated reference clock may be selected. **Note:** TSEC3 always uses EC_GTX_CLK125 and TSEC2 is in SGMII mode only.
14–15	—	Reserved
16	QE0	Exposes QUICC Engine pins 0 QUICC Engine pins are not exposed on eLBC pins 1 QUICC Engine pins are exposed as: LA[16:31] as CE_PA[4:10], CE_PA[17:21], CE_PA[13], CE_PA[25:26], CE_PA[30] LDP[0:1] as CE_PA[11:12] LCS[4:7] as CE_PA[22:24], CE_PA[27] LGPL5 as CE_PA[14] LCLK[1] as CE_PA[16] CE_PB[2:3] and CE_PB[10] are exposed when QE0 bit is set.
17	QE1	Exposes QUICC Engine pins 0 QUICC Engine pins are not exposed on LAD[8] 1 CE_PA[0] is exposed on LAD[8]
18	QE2	Exposes QUICC Engine pins 0 QUICC Engine pins are not exposed on LCLK[0] 1 CE_PA[28] is exposed on LCLK[0]
19	QE3	Exposes QUICC Engine pins 0 QUICC Engine pins are not exposed on LWE1 1 CE_PB[9] is exposed on LWE1
20	QE4	Exposes QUICC Engine pins 0 QUICC Engine pins are not exposed on LGPL0, LGPL1, LGPL3 1 QUICC Engine pins are exposed as LGPL0 as CE_PA[1] LGPL1 as CE_PA[2] LGPL3 as CE_PA[3]
21–23	—	Reserved
24	QE8	Exposes QUICC Engine pins 0 QUICC Engine pins are not exposed on UART1 1 QUICC Engine pins are exposed as UART_SOUT1 as CE_PB[17] UART_SIN1 as CE_PB[16] UART_CTS1 as CE_PB[14] UART_RTS1 as CE_PB[15]

Table 20-10. PMUXCR Field Descriptions (continued)

Bits	Name	Description
25	QE9	Exposes QUICC Engine pins 0 QUICC Engine pins are not exposed on configuration pins 1 QUICC Engine pins are exposed as CFG_MEM_DEBUG as CE_PB[19] CFG_DDR_DEBUG as CE_PA[29] CE_PB[18] is exposed when QE9 bit is set
26	QE10	Exposes QUICC Engine pins 0 QUICC Engine pins are not exposed on I^2C2 1 QUICC Engine pins are exposed as IIC2_SDA as CE_PB[21] IIC2_SCL as CE_PB[22]
27	QE11	Exposes QUICC Engine pins 0 QUICC Engine pins are not exposed on debug pins 1 QUICC Engine pins are exposed as MSRCID[0:4] as CE_PB[23:27] MDVAL as CE_PB[28]
28	QE12	Exposes QUICC Engine pins 0 QUICC Engine pins are not exposed on LBCTL 1 QUICC Engine pins are exposed as LBCTL as CE_PB[20]
29–31	—	Reserved

20.4.1.8 Device Disable Register (DEVDISR)

DEVDISR, shown in Figure 20-8, contains disable bits for various functional blocks.

Offset 0xE_0070 Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	14	15
R/W	—		PCIE1	—	LBC	PCIE2	—	SEC	USB	—	eSDHC	—		DDR
Reset	0	0	*n*	*n*	0	*n*	1	*n*	0	*n*	0	0	1 0 0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R/W	E500_ CORE0	TB0	E500_ CORE1	TB1	QE	DMA	—		TSEC1	TSEC2	TSEC3	—	SPI	I2C	DUART	—
Reset	0	0	*n*	n	*n*	0	0	0	0	*n*	*n*	0	0	0	0	*n*

Figure 20-8. Device Disable Register (DEVDISR)

Note that bits with a reset value of *n* depend on the state of POR configuration signals at reset.

All functional blocks are enabled after reset; unneeded blocks can be disabled to reduce power consumption. Blocks disabled by DEVDISR must not be re-enabled without a hard reset. Section 20.5.1.4, “Shutting Down Unused Blocks,” has more information on the use of DEVDISR. Table 20-11 describes DEVDISR fields.

Table 20-11. DEVDISR Field Descriptions

Bits	Name	Description
0–1	—	Reserved
2	PCIE1	PCI Express 1 controller disable 0 PCI Express 1 controller enable 1 PCI Express 1 controller disable
3	—	Reserved
4	LBC	Local bus controller disable 0 Local bus controller enable 1 Local bus controller disable
5	PCIE2	PCI Express 2 controller disable 0 PCI Express 2 controller enable 1 PCI Express 2 controller disable
6	—	Reserved
7	SEC	Security disable 0 Security enable 1 Security disable
8	USB	USB disable 0 USB enable 1 USB disable
9	—	Reserved
10	eSDHC	eSDHC disable 0 eSDHC enable 1 eSDHC disable
11–14	—	Reserved
15	DDR	DDR controller disable 0 DDR SDRAM controller enable 1 DDR SDRAM controller disable
16	E500_CORE0	e500 core 0 disable 0 e500 0 core enable 1 e500 0 core disable. Places the core in the core_stopped state in which it does not respond to interrupts. Equivalent to nap mode. Instruction fetching is stopped, snooping is disabled, and clocks are shut down to all functional units of the core including the timer facilities. For more information, see Section 20.5.1.4, “Shutting Down Unused Blocks.”
17	TB0	Time base (timer facilities) of the e500 core 0 disable 0 Timer facilities enabled 1 Timer facilities disabled
18	E500_CORE1	e500 core 1 disable 0 e500 1 core enable 1 e500 1 core disable. Places the core in the core_stopped state in which it does not respond to interrupts. Equivalent to nap mode. Instruction fetching is stopped, snooping is disabled, and clocks are shut down to all functional units of the core including the timer facilities. For more information, see Section 20.5.1.4, “Shutting Down Unused Blocks.”

Table 20-11. DEVDISR Field Descriptions (continued)

Bits	Name	Description
19	TB1	Time base (timer facilities) of the e500 core 1 disable 0 Timer facilities enabled 1 Timer facilities disabled
20	QE	QUICC Engine disable 0 QUICC Engine enabled 1 QUICC Engine disabled
21	DMA	DMA controller disabled 0 DMA controller enabled 1 DMA controller disabled
22–23	—	Reserved
24	TSEC1	Three-speed Ethernet controller 1 disable 0 eTSEC1 enabled 1 eTSEC1 disabled **Note:** Ethernet management interface is not available when TSEC1 is disabled.
25	TSEC2	Three-speed Ethernet controller 2 disable 0 eTSEC2 enabled 1 eTSEC2 disabled
26	TSEC3	Three-speed Ethernet controller 3 disable 0 eTSEC3 enabled 1 eTSEC3 disabled
27	—	Reserved
28	SPI	SPI controller disable 0 SPI enabled 1 SPI disabled
29	I2C	I^2C controllers disabled 0 I^2C controllers enabled 1 I^2C controllers disabled
30	DUART	Dual UART controller disabled 0 DUART enabled 1 DUART disabled
31	—	Reserved

20.4.1.9 Power Management Control and Status Register (POWMGTCSR)

Shown in Figure 20-9, POWMGTCSR contains bits for placing the device into low power states and for controlling when it wakes up. It also contains power management status bits. See Section 20.5.1.8.2, “Interrupts and Power Management Controlled by POWMGTCSR,” for more information.

Offset 0xE_0080 Access: Mixed

	0	1	2	3	4 – 11	12	13	14	15
R W	CORE0_ IRQ_MSK	CORE0_ CI_MSK	CORE1_ IRQ_MSK	CORE1_ CI_MSK	—	CORE0_ DOZ	CORE1_ DOZ	SLP	—
Reset	All zeros								

	16 – 25	26	27	28	29	30	31
R	—	CORE1_ DOZING	CORE1_ NAPPING	CORE0_ DOZING	CORE0_ NAPPING	SLPING	QSCED
W							
Reset	All zeros						

Figure 20-9. Power Management Control and Status Register (POWMGTCSR)

Table 20-12 describes the bit settings of POWMGTCSR.

Table 20-12. POWMGTCSR Field Descriptions

Bits	Name	Description
0	CORE0_ IRQ_MSK	Core 0 interrupt input mask 0 Interrupts cause the device to wake up from a low-power state. 1 Interrupts are masked as a wake-up condition. The device remains in a low-power state despite the presence of an interrupt request.
1	CORE0_ CI_MSK	Core 0 critical interrupt input mask 0 Critical interrupts cause the device to wake up from a low power state. 1 Critical interrupts are masked as a wake-up condition. The device remains in a low-power state despite the presence of a critical interrupt.
2	CORE1_ IRQ_MSK	Core 1 interrupt input mask 0 Interrupts cause the device to wake up from a low-power state. 1 Interrupts are masked as a wake-up condition. The device remains in a low-power state despite the presence of an interrupt request.
3	CORE1_CI_ MSK	Core 1 critical interrupt input mask 0 Critical interrupts cause the device to wake up from a low power state. 1 Critical interrupts are masked as a wake-up condition. The device remains in a low-power state despite the presence of a critical interrupt.
4–11	—	Reserved
12	CORE0_ DOZ	Core 0 doze mode 0 No request to put device in doze mode. Note that this bit is automatically cleared on $\overline{\text{MCP}}$, $\overline{\text{UDE}}$, $\overline{\text{SRESET}}$, *core_tbint* (from the core) and also $\overline{int}$ and $\overline{cint}$ if not masked. 1 Device is to be placed in doze mode. Instruction fetching is halted in the e500 core 0. Note that this bit is logically ORed with HID0[DOZE].

Table 20-12. POWMGTCSR Field Descriptions (continued)

Bits	Name	Description
13	CORE1_ DOZ	Core 1 doze mode. 0 No request to put device in doze mode. Note that this bit is automatically cleared on $\overline{\text{MCP}}$, $\overline{\text{UDE}}$, $\overline{\text{SRESET}}$, *core_tbint* (from the core) and also $\overline{int}$ and $\overline{cint}$ if not masked. 1 Device is to be placed in doze mode. Instruction fetching is halted in the e500 core 1. Note that this bit is logically ORed with HID0[DOZE].
14	SLP	Sleep mode 0 No request to put device in sleep mode. 1 Device is to be placed in sleep mode. Instruction fetching is halted, snooping of L1 caches is disabled, and most functional blocks are shut down in both the e500 cores and the system logic.
15–25	—	Reserved
26	CORE1_ DOZING	Core 1 doze status 0 Device is not in doze mode. 1 The device is in doze mode because POWMGTCSR[DOZ] is set or because HID0[DOZE] and MSR[WE] (in the e500 core 1) are set. The core has halted instruction fetching, but all other functional blocks in the core and device are running.
27	CORE1_ NAPPING	Core 1 nap status 0 Device is not in nap mode. 1 The device is in nap mode because HID0[NAP] and MSR[WE] are set. The core has halted instruction fetching, snooping of the L1 caches is disabled, and all of the core's functional units except the timer facilities are shut down. All functional blocks in the device are running.
28	CORE0_ DOZING	Core 0 doze status 0 Device is not in doze mode. 1 The device is in doze mode because POWMGTCSR[DOZ] is set or because HID0[DOZE] and MSR[WE] (in the e500 core 0) are set. The core has halted instruction fetching, but all other functional blocks in the core and device are running.
29	CORE0_ NAPPING	Core 0 nap status 0 Device is not in nap mode. 1 The device is in nap mode because HID0[NAP] and MSR[WE] are set. The core has halted instruction fetching, snooping of the L1 caches is disabled, and all of the core's functional units except the timer facilities are shut down. All functional blocks in the device are running.
30	SLPING	Sleep status 0 Device is not attempting to reach sleep mode. 1 The device is attempting to SLEEP because POWMGTCSR[SLP] is set or because HID0[SLEEP] and MSR[WE] (in the e500 core) are set. Most functional blocks in the core and device are shut down or are attempting to shut down.
31	QSCED	Quiesce status 0 Device is not in quiesce mode. 1 The device is quiesced because POWMGTCSR[QSC] is set, or because of a device debug event. All memories, configuration registers, and most I/O blocks are accessible, but only the system access port (SAP) may master reads and writes into the device. All other mastering interfaces are shut down.

20.4.1.10 Power Management Clock Disable Register (PMCDR)

The power management clock disable register (PMCDR) is shown in Figure 20-10. The register contains disable bits for various functional blocks. The register determine the blocks which will shut down the clock in the sleep power states.

Offset 0xE_008C Access: Read/Write

	0–23	24	25	26	27–31
R/W	—	TSEC1	TSEC2	TSEC3	—
Reset	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1	1	1	0 0 0 0 0

Figure 20-10. Power Management Clock Disable Register (PMCDR)

Table 20-13 describes PMCDR fields.

Table 20-13. PMCDR Register Field Descriptions

Bits	Name	Description
0–23	—	Reserved
24	TSEC1	Three-speed Ethernet controller 1 disable clock in sleep mode. 0 eTSEC1 enabled clock 1 eTSEC1 disabled clock
25	TSEC2	Three-speed Ethernet controller 2 disable clock in sleep mode. 0 eTSEC2 enabled clock 1 eTSEC2 disabled clock
26	TSEC3	Three-speed Ethernet controller 3 disable clock in sleep mode. 0 eTSEC3 enabled clock 1 eTSEC3 disabled clock
27–31	—	Reserved

20.4.1.11 Machine Check Summary Register (MCPSUMR)

Shown in Figure 20-11, MCPSUMR contains bits summarizing some of the sources of a pending machine check interrupt. All MCPSUMR bits function as write-1-to-clear.

NOTE

Register fields designated as write-1-to-clear are cleared only by writing ones to them. Writing zeros to them has no effect.

Note that other conditions can cause a machine check condition not summarized in MCPSUMR. For example, read errors that are not correctable cause the assertion of *core_fault_in*, which may directly cause a machine check (if HID1[RFXE] = 1). If RFXE = 0, the assertion of *core_fault_in* does not directly cause a machine check interrupt, but must be handled by the block that generated the error. For more information about RFXE, see Section 5.3, “Summary of Core Integration Details.”

Offset 0xE_0090 Access: w1c

	0–23	24	25	26	27	28	29	30	31
R	—	MCP_RSP_CKSTP_P0	MPC_RSP_CKSTP_P1	WRS1	MCP1_IN	—	WRS0	SRESET	MCP0_IN
W		w1c	w1c	w1c	w1c		w1c	w1c	w1c
Reset	All zeros								

Figure 20-11. Machine Check Summary Register (MCPSUMR)

Table 20-14 describes the bit settings of MCPSUMR.

Table 20-14. MCPSUMR Field Descriptions

Bits	Name	Description
0–23	—	Reserved
24	MCP_RSP_ CKSTP_P0	Machine check to core 0 in response to checkstop from core 0 0 Machine check exception was not caused by checkstop of core 0 1 Machine check exception was caused by checkstop of core 0
25	MCP_RSP_ CKSTP_P1	Machine check to core 1 in response to checkstop from core 1 0 Machine check exception was not caused by checkstop of core 1 1 Machine check exception was caused by checkstop of core 1
26	WRS1	Core 1 watchdog timer machine check 0 Machine check exception was not caused by watchdog timer. 1 Machine check was caused by a soft reset condition from the e500_1 watchdog timer as configured in the core1's TSR. Specifically, TSR[WRS] = 01 and a watchdog reset condition occurred. (See Section 5.3, "Summary of Core Integration Details.")
27	MCP1_IN	$\overline{\text{MCP1}}$ signal asserted 0 Machine check exception was not caused by $\overline{\text{MCP1}}$ assertion. 1 Machine check exception was caused by the assertion of the $\overline{\text{MCP1}}$ input signal.
28	—	Reserved
29	WRS0	Core 0 watchdog timer machine check 0 Machine check exception was not caused by watchdog timer. 1 Machine check was caused by a soft reset condition from the e500_core0 watchdog timer as configured in the core0's TSR. Specifically, TSR[WRS] = 01 and a watchdog reset condition occurred. (See Section 5.3, "Summary of Core Integration Details.")
30	SRESET	Soft reset machine check 0 Machine check exception was not caused by $\overline{\text{SRESET}}$ assertion. 1 Machine check exception was caused by the assertion of the $\overline{\text{SRESET}}$ input signal.
31	MCP0_IN	$\overline{\text{MCP0}}$ signal asserted 0 Machine check exception was not caused by $\overline{\text{MCP0}}$ assertion. 1 Machine check exception was caused by the assertion of the $\overline{\text{MCP0}}$ input signal.

20.4.1.12 Reset Request Status and Control Register (RSTRSCR)

Shown in Figure 20-14, the RSTRSCR contains status for boot sequencer, watchdog timer, and a software settable reset request bit.

Offset 0xE_0094 Access: Mixed

	0 – 8	9	10	11	12	13	14 – 31
R	—	NFLSH_RR	BS_RR	WDT0_RR	SW_RR	WDT1_RR	—
W							
Reset	All zeros						

Figure 20-12. Reset Request Status and Control Register (RSTRSCR)

Table 20-17 describes the bit settings of RSTRSCR.

Table 20-15. RSTRSCR Field Descriptions

Bits	Name	Description
0–8	—	Reserved
9	NFLSH_RR	NAND Flash ECC error during boot reset request.
10	BS_RR	Boot sequence reset request
11	WDT0_RR	Watchdog timer reset request in core 0. Occurs when TSR[WRS] = 10 for core 0 and a watchdog reset condition is reached. (See Section 5.3, “Summary of Core Integration Details.”)
12	SW_RR	Software settable reset request
13	WDT1_RR	Watchdog timer reset request in core 1. Occurs when TSR[WRS] = 10 for core 0 and a watchdog reset condition is reached. (See Section 5.3, “Summary of Core Integration Details.”)
14–31	—	Reserved

20.4.1.13 Exception Reset Control Register (ECTRSTCR)

Shown in Figure 20-14, the ECTRSTCR contains control bits for the exception reset of core 0 and core 1 in response to checkstop.

Offset 0xE_0098 Access: Mixed

	0	1	2 3	4	5	6 7	8	9	10 31
R W	RST_CKSTP_P0_EN	RST_CKSTP_P1_EN	—	CKSTP_OUT0_DIS	CKSTP_OUT1_DIS	—	MCP_RSP_CKSTP_P0_EN	MCP_RSP_CKSTP_P1_EN	—
Reset	All zeros								

Figure 20-13. Exception Reset Control Register (ECTRSTCR)

Table 20-17 describes the bit settings of ECTRSTCR.

Table 20-16. ECTRSTCR Field Descriptions

Bits	Name	Description
0	RST_CKSTP_P0_EN	Enable automatic reset of core 0 in response to checkstop
1	RST_CKSTP_P1_EN	Enable automatic reset of core 1 in response to checkstop
2–3	—	Reserved
4	CKSTP_OUT0_DIS	Disable assertion of $\overline{\text{CKSTP_OUT0}}$ pin
5	CKSTP_OUT1_DIS	Disable assertion of $\overline{\text{CKSTP_OUT1}}$ pin
6–7	—	Reserved
8	MCP_RSP_CKSTP_P0_EN	Enable machine check to core 0 in response to check stop from core 1
9	MCP_RSP_CKSTP_P1_EN	Enable machine check to core 1 in response to check stop from core 0
10–31	—	Reserved

20.4.1.14 Automatic Reset Status Register (AUTORSTSR)

Shown in Figure 20-14, the AUTORSTSR contains the automatic reset status bits for core 0 and core 1.

Offset 0xE_009C — Access: Mixed

	0	1	2 3	4	5	6 7	8	9	10 11	12	13	14 15
R	RST_ CKSTP_P0	RST_ CKSTP_P1	—	RST_WRS_ P0	RST_WRS_ P1	—	RST_ MPIC_P0	RST_ MPIC_P1	—	RST_ CORE_P0	RST_ CORE_P1	—
W	w1c	w1c		w1c	w1c		w1c	w1c		w1c	w1c	
Reset	All zeros											

	16	17	18				31
R	READY_ P0	READY_ P1	—				
W							
Reset	All zeros						

Figure 20-14. Automatic Reset Status Register (AUTORSTSR)

Table 20-17 describes the bit settings of AUTORSTSR.

Table 20-17. AUTORSTSR Field Descriptions

Bits	Name	Description
0	RST_CKSTP_P0	Core 0 was reset in response to check stop 0 No reset 1 Reset occurred.
1	RST_CKSTP_P1	Core 1 was reset in response to check stop 0 No reset 1 Reset occurred.
2–3	—	Reserved
4	RST_WRS_P0	Core 0 was reset in response to its watchdog timer expiration. (See Section 5.3, “Summary of Core Integration Details.”) 0 No reset 1 Reset occurred
5	RST_WRS_P1	Core 1 was reset in response to its watchdog timer expiration. (See Section 5.3, “Summary of Core Integration Details.”) 0 No reset 1 Reset occurred
6–7	—	Reserved
8	RST_MPIC_P0	Core 0 was reset in response to MPIC reset request 0 No reset 1 Reset occurred
9	RST_MPIC_P1	Core 1 was reset in response to MPIC reset request 0 No reset 1 Reset occurred
10–11	—	Reserved

Table 20-17. AUTORSTSR Field Descriptions (continued)

Bits	Name	Description
12	RST_CORE_P0	Core 0 was reset in response to internal core request to reset itself by setting bit DBCR0[RST] register 0 No reset 1 Reset occurred
13	RST_CORE_P1	Core 1 was reset in response to internal core request to reset itself by setting bit DBCR0[RST] register 0 No reset 1 Reset occurred
14–15	—	Reserved
16	READY_P0	Core 0 ready pin. This bit reflects what is driven on the READY_P0 external signal. 0 Core 0 not ready 1 Core 0 ready
17	READY_P1	Core 1 ready pin. This bit reflects what is driven on the READY_P1 external signal. 0 Core 1 not ready 1 Core 1 ready
18–31	—	Reserved

20.4.1.15 Processor Version Register (PVR)

Shown in Figure 20-15, the PVR contains the e500 processor version number. It is a memory-mapped copy of the PVR in the e500 core (and is therefore accessible to external devices). Section 5.3.1, "Processor Version Register (PVR) and System Version Register (SVR)," lists the complete values for the P1021.

Offset 0xE_00A0 Access: Read only

	0															15	16															31
R	Version																Revision															
W																																
Reset	1	0	0	0	0	0	0	0	0	0	1	0	0	0	0	1	0	0	1	0	0	0	0	0	0	1	0	1	0	0	0	0

Figure 20-15. Processor Version Register (PVR)

Table 20-18 describes the fields of PVR.

Table 20-18. PVR Field Descriptions

Bits	Name	Description
0–15	Version	A 16-bit number that identifies the version of the processor. Different version numbers indicate major differences between processors, such as which optional facilities and instructions are supported. (See Section 5.3.1, "Processor Version Register (PVR) and System Version Register (SVR)," for specific values.)
16–31	Revision	A 16-bit number that distinguishes between implementations of the version. Different revision numbers indicate minor differences between processors having the same version number, such as clock rate and engineering change level. (See Section 5.3.1, "Processor Version Register (PVR) and System Version Register (SVR)," for specific values.)

20.4.1.16 System Version Register (SVR)

Shown in Figure 20-16, the SVR contains the system version number for the P1021 implementation. This value can also be read though the SVR SPR of the e500 core. Section 5.3.1, “Processor Version Register (PVR) and System Version Register (SVR),” lists the complete values for the P1021.

Offset 0xE_00A4 Access: Read only

	0																															31
R	System Version																															
W																																
Reset	1	0	0	0	0	0	0	0	1	1	1	0	*n*	1	0	*n*	0	0	0	0	0	0	0	1	0	0	0	1	0	0	0	0

Figure 20-16. System Version Register (SVR)

Table 20-19 describes the fields of SVR.

Table 20-19. SVR Field Descriptions

Bits	Name	Description
0–31	SV	System version numbers for the P1021 system logic • 0x80E_C_01_10—P1021 with security • 0x80E_4_01_10—P1021 without security • 0x80E_D_01_10—P1012 with security • 0x80E_5_01_10—P1012 without security

20.4.1.17 Reset Control Register (RSTCR)

Shown in Figure 20-17, the RSTCR contains the reset control bits.

Offset 0xE_00B0 Access: Read/Write

	0							29	30	31
R W	—								HRESET_REQ	—
Reset	All zeros									

Figure 20-17. Reset Control Register (RSTCR)

Table 20-20 describes the bit settings of RSTCR.

Table 20-20. RSTCR Field Descriptions

Bits	Name	Description
0–29	—	Reserved
30	HRESET_REQ	Hardware reset request
31	—	Reserved

20.4.1.18 IO Voltage Select Status Register (IOVSELSR)

Shown in Figure 20-18, the IOVSELSR contains voltage configuration status bits for the chip driver/receivers on the BVDD (local bus, CE_PB12, CE_PB13, CE_PB8, CE_PA15, CE_PB29,

CE_PB30, CE_PB31, CE_PC0), CVDD (eSDHC, eSPI, USB), and LVDD (eTSEC1, eTSEC2, eTSEC3) power planes. Voltage selection is achieved by tying the associated dedicated configuration inputs: LVDD_VSEL, BVDD_VSEL[0:1], and CVDD_VSEL[0:1] appropriately.

Offset 0xE_00C0 Access: Read Only

	0–21	22–23	24–25	26–27	28–29	30–31
R	—	CVDDV	—	BVDDV	—	LVDDV
W						
Reset	All zeros					

Figure 20-18. IO Voltage Select Status Register (IOVSELSR)

Table 20-21 describes the bit settings of IOVSELSR.

Table 20-21. IOVSELSR Field Descriptions

Bits	Name	Description
0–21	—	Reserved
22–23	CVDDV	Selects the I/O voltage for the Secure Digital Bus, eSPI, and USB on the CVDD supply. 00 3.3 V (Default) 01 2.5 V 10 1.8 V 11 Reserved
24–25	—	Reserved
26–27	BVDDV	Selects the I/O voltage for the local bus and CE_PB12, CE_PB13, CE_PB8, CE_PA15, CE_PB29, CE_PB30, CE_PB31, and CE_PC0 on the BVDD supply. 00 3.3 V (default) 01 2.5 V 10 1.8 V 11 Reserved
28–29	—	Reserved
30–31	LVDDV	Selects the I/O voltage for eTSEC1, eTSEC2, eTSEC3, and ethernet management interfaces on the LVDD supply. 00 3.3 V (default) 01 2.5 V 10 Reserved 11 Reserved

20.4.1.19 Port Open-Drain Registers (CPODRA–CPODRC)

There are three I/O ports, A to C. All pins on all ports are bidirectional and the pin values may be read while the pin is connected to an on-chip peripheral. In addition to this, each pin may be configured as a genera-purpose I/O signal or as a dedicated peripheral interface signal.

For each pin for each port, there is one bit that describes the open drain configuration. The value of the control bit determines whether the corresponding pin is actively driven as an output or is an open-drain driver. For ports with less than 32 pins, only the relevant bits are used.

Figure 20-19 shows the port open-drain registers.

Offset CPODRA : 0xE_0100 Access: Read/Write
CPODRB : 0xE_0120
CPODRC : 0xE_0140

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	OD0	OD1	OD3	OD4	OD5	OD6	OD6	OD7	OD8	OD9	OD10	OD11	OD12	OD13	OD14	OD15
Reset	All zeros															

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	OD16	OD17	OD18	OD19	OD20	OD21	OD22	OD23	OD24	OD25	OD26	OD27	OD28	OD29	OD30	OD31
Reset	All zeros															

Figure 20-19. Port Open Drain Register (CPODRA–CPODRC)

Table 20-22 describes the fields.

Table 20-22. CPODRA–CPODRC Field Descriptions

Bits	Name	Description
0–31	OD*n*	Open-drain configuration. Determines whether the corresponding pin is actively driven as an output or is an open-drain driver. 0 The I/O pin is actively driven as an output. 1 The I/O pin is an open-drain driver. As an output, the pin is driven active-low; otherwise it is three-stated.

20.4.1.20 Port Data Registers (CPDATA–CPDATC)

There is one bit per pin for each port. When the CPDATA register is read, it returns the data at the pin independent of whether the pin was defined as an input or output.

A write to CPDAT is latched. If the corresponding CPDIR bits have configured the port pin as an output, the latched value is driven onto the respective pin. However, if the corresponding CPDIR bits have configured the port pin as an input the latched value is prevented from reaching the pin. CPDAT may be read or written to at any time and is not initialized. For ports with less than 32 pins, only the relevant bits are used.

Figure 20-20 shows the port data registers.

Offset CPDATA : 0xE_0104 Access: Read/Write
CPDATB : 0xE_0124
CPDATC : 0xE_0144

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R/W	D0	D1	D3	D4	D5	D6	D6	D7	D8	D9	D10	D11	D12	D13	D14	D15
Reset	All zeros															

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R/W	D16	D17	D18	D19	D20	D21	D22	D23	D24	D25	D26	D27	D28	D29	D30	D31
Reset	All zeros															

Figure 20-20. Port Data Register (CPDATA–CPDATC)

Table 20-23 describes the fields.

Table 20-23. CPODRA–CPODRC Field Descriptions

Bits	Name	Description
0–31	D*n*	Contains data for the respective port.

20.4.1.21 Port Direction Registers (CPDIR1A–CPDIR1C and CPDIR2A–CPDIR2C)

These registers, shown in Figure 20-21 and Figure 20-22, describe the I/O direction of the CE_PA, CE_PB, and CE_PC ports. CPDIR1A, CPDIR1B, and CPDIR1C are used for configuring CE_PA[0:15], CE_PB[0:15], and CE_PC[0:15], respectively. CPDIR2A, CPDIR2B, and CPDIR2C are used for configuring CE_PA[16:31], CE_PB[16:31], and CE_PC[16:31], respectively. For ports with less than 32 pins, only the relevant bits are used.

Offset CPDIR1A : 0xE_0108 Access: Read/Write
CPDIR1B : 0xE_0128
CPDIR1C : 0xE_0148

	0 1	2 3	4 5	6 7	8 9	10 11	12 13	14 15
R/W	DIR0	DIR1	DIR2	DIR3	DIR4	DIR5	DIR6	DIR7
Reset	All zeros							

	16 17	18 19	20 21	22 23	24 25	26 27	28 29	30 31
R/W	DIR8	DIR9	DIR10	DIR11	DIR12	DIR13	DIR14	DIR15
Reset	All zeros							

Figure 20-21. Port Direction Register (CPDIR1A–CPDIR1C)

Offset CPDIR2A : 0xE_010C
CPDIR2B : 0xE_012C
CPDIR2C : 0xE_014C

Access: Read/Write

	0 1	2 3	4 5	6 7	8 9	10 11	12 13	14 15
R W	DIR16	DIR17	DIR18	DIR19	DIR20	DIR21	DIR22	DIR23
Reset	All zeros							

	16 17	18 19	20 21	22 23	24 25	26 27	28 29	30 31
R W	DIR24	DIR25	DIR26	DIR27	DIR28	DIR29	DIR30	DIR31
Reset	All zeros							

Figure 20-22. Port Direction Register (CPDIR2A–CPDIR2C)

Table 20-24 describes the fields.

Table 20-24. CPDIR1A-CPDIR1C and CPDIR2A–CPDIR2C Field Descriptions

Bits	Name	Description
0–1, 2–3, and so on	DIR*n*	Determines the I/O characteristics of pin *n*. 00 Disabled 01 Output Only 10 Input Only 11 Input and Output

20.4.1.22 Port Pin Assignment Registers (CPPAR1A–CPPARD1C and CPPAR2A–CPPAR2C)

These registers, shown in Figure 20-23 and Figure 20-24, are used to select the alternate functionality for the CE_PA[0:31], CE_PB[0:31], and CE_PC[0:31] ports. Depending on the alternate functionality selected, these bits need to be configured as described in Table 20-25. CPPAR1A, CPPAR1B, and CPPAR1C are used for configuring CE_PA[0:15], CE_PB[0:15], and CE_PC[0:15], respectively. CPPAR2A, CPPAR2B, and CPPAR2C are used for configuring CE_PA[16:31], CE_PB[16:31], and CE_PC[16:31], respectively. For ports with less than 32 pins, only the relevant bits are used.

Offset CPPAR1A : 0xE_0110
CPPAR1B : 0xE_0130
CPPAR1C : 0xE_0150

Access: Read/Write

	0 1	2 3	4 5	6 7	8 9	10 11	12 13	14 15
R W	SEL0	SEL1	SEL2	SEL3	SEL4	SEL5	SEL6	SEL7
Reset	All zeros							

	16 17	18 19	20 21	22 23	24 25	26 27	28 29	30 31
R W	SEL8	SEL9	SEL10	SEL11	SEL12	SEL13	SEL14	SEL15
Reset	All zeros							

Figure 20-23. Port Pin Assignment Register (CPPAR1A–CPPAR1C)

Offset CPPAR2A : 0xE_0114 Access: Read/Write
CPPAR2B : 0xE_0134
CPPAR2C : 0xE_0154

	0 1	2 3	4 5	6 7	8 9	10 11	12 13	14 15
R W	SEL16	SEL17	SEL18	SEL19	SEL20	SEL21	SEL22	SEL23
Reset	All zeros							

	16 17	18 19	20 21	22 23	24 25	26 27	28 29	30 31
R W	SEL24	SEL25	SEL26	SEL27	SEL28	SEL29	SEL30	SEL31
Reset	All zeros							

Figure 20-24. Port Pin Assignment Register (CPPAR2A–CPPAR2C)

Table 20-25 describes the fields.

Table 20-25. CPPAR1A–CPPAR1C and CPPAR2A–CPPAR2C Field Descriptions

Bits	Name	Description
0–1, 2–3, and so on	SEL*n*	Determines the function of Pin *n*. 00 Selects functionality in column FUNC0 of Table 3-7, Table 3-8, and Table 3-9. 01 Selects functionality in column FUNC1 of Table 3-7, Table 3-8, and Table 3-9. 10 Selects functionality in column FUNC2 of Table 3-7, Table 3-8, and Table 3-9. 11 Selects functionality in column FUNC3 of Table 3-7, Table 3-8, and Table 3-9.

20.4.1.23 CE Interrupt Mux Control Register 0–3 (CEIMXCR0–CEIMXCR3)

This register programs the routing of the interrupt signals from hardware accelerators in the P1021 to the QUICC Engine EXT[1..4] SNUMs. Refer to the “External Hardware Request” section of the “Configuration” chapter in the *QUICC Engine Block Reference Manual with Protocol Interworking* (QEIWRM). Interrupt signal connections can be routed either to the programmable interrupt controller (PIC) or to the QUICC Engine block. Routing to the QUICC Engine block allows it to handle the interrupts, which frees up the CPU.

Contact Freescale for the availability of microcode packages taking advantage of this feature. Note that the interrupt to the host CPU should be masked consistently with the programming of this register.

Figure 20-25 shows the CEIMXCR*n* registers.

Offset CEIMXCR0 : 0xE_0200 Access: Read/Write
CEIMXCR1 : 0xE_0204
CEIMXCR2 : 0xE_0208
CEIMXCR3 : 0xE_020C

	0 26	27 31
R W	—	CE_INT_SEL
Reset	All Zeros	

Figure 20-25. CE Interrupt Mux Control Register (CEIMXCR0–CEIMXCR3)

Table 20-26 describes the CEIMXCR*n* fields.

Table 20-26. CEIMXCR0–CEIMXCR3 Field Descriptions

Bits	Name	Description
0–26	—	Reserved
27–31	CE_INT_SEL[0:4]	QUICC Engine interrupt selection. 00000 EXTx 00001 Security_2 00010 Security_1 00011 $\overline{\text{IRQ_OUT}}$ 00100–11111 Reserved

20.4.1.24 CE Multiplexed Interrupt Mask Register (CEIMXMASK)

This register programs the routing of the interrupt signals from hardware accelerators in the P1021 to the QUICC Engine EV_Threads SNUMs. Refer to “External Hardware Request” section of the “Configuration” chapter in the *QUICC Engine Block Reference Manual with Protocol Interworking* (QEIWRM). Interrupt signal connections can be routed either to the programmable interrupt controller (PIC) or to the QUICC Engine block. Routing to the QUICC Engine block allows it to handle the interrupts, which frees up the CPU.

Contact Freescale for the availability of microcode packages taking advantage of this feature. Note that the interrupt to the host CPU should be masked consistently with the programming of this register.

Shown in Figure 20-26, the CEIMXMASK contains bits that allow the masking of platform interrupts served by the QUICC Engine block.

Offset 0xE_0210 Access: Read/Write

	0	1	2	3							31
R W	security_2	security_1	$\overline{\text{IRQ_OUT}}$	—							
Reset	All Zeros										

Figure 20-26. CE Multiplexed Interrupt Mask Register (CEIMXMASK)

Table 20-27 describes the CEIMXMASK fields.

Table 20-27. CEIMXMASK Field Descriptions

Bits	Name	Description
0	security_2	For all bits: 0 Interrupt to the RISC is masked 1 Interrupt to the RISC is enabled
1	security_1	
2	$\overline{\text{IRQ_OUT}}$	
3–31	—	Reserved

20.4.1.25 CE Interrupt Polarity Register (CEIMXPOLAR)

Shown in Figure 20-27, the CEIMXPOLAR selects the polarity for platform interrupts served by the QUICC Engine block.

Offset 0xE_0214 Access: Read/Write

	0–2	3–31
R/W	QEINTPOLAR	—
Reset	All Zeros	

Figure 20-27. CE Interrupt Polarity Register (CEIMXPOLAR)

Table 20-28 describes the CEIMXPOLAR fields.

Table 20-28. CEIMXPOLAR Field Descriptions

Bits	Name	Description
0–2	QEINTPOLAR	QUICC Engine interrupt polarity. 0 Interrupt is enabled when signal is active high 1 Interrupt is enabled when signal is active low
3–31	—	Reserved

20.4.1.26 DDR Clock Disable Register (DDRCLKDR)

Shown in Figure 20-28, the DDRCLKDR contains bits that allow disabling the clocks of the DDR SDRAM controller.

Offset 0xE_0B28 Access: Read/Write

	0–15	16–17	18–25	26	27	28	29	30–31
R/W	—	DDR_DIV	—	DDR_MCK0_DIS	DDR_MCK1_DIS	DDR_MCK2_DIS	DDR_MCK3_DIS	—
Reset	All zeros							

Figure 20-28. DDR Clock Disable Register (DDRCLKDR)

Table 20-29 describes the bit settings of DDRCLKDR.

Table 20-29. DDRCLKDR Field Descriptions

Bits	Name	Description
0–15	—	Reserved.
16–17	DDR_DIV	DDR controller complex clock divided by 2 or 4 to generate bus clock. 0 Divided by 2 1 Divided by 4
18–25	—	Reserved
26	DDR_MCK0_DIS	DDR controller clock 0 disable 0 MCK0 is enabled. 1 MCK0 is disabled.

Table 20-29. DDRCLKDR Field Descriptions (continued)

Bits	Name	Description
27	DDR_MCK1_DIS	DDR controller clock 1 disable 0 MCK1 is enabled. 1 MCK1 is disabled.
28	DDR_MCK2_DIS	DDR controller clock 2 disable 0 MCK2 is enabled. 1 MCK2 is disabled.
29	DDR_MCK3_DIS	DDR controller clock 3 disable 0 MCK3 is enabled. 1 MCK3 is disabled.
30–31	—	Reserved

20.4.1.27 Clock Out Control Register (CLKOCR)

Shown in Figure 20-29, the CLKOCR contains control bits that select the clock sources to be placed on the clock out (CLK_OUT) signal.

Offset 0xE_0E00 Access: Read/Write

	0	1–25	26–31
R W	ENB	—	CLK_SEL
Reset		All zeros	

Figure 20-29. Clock Out Control Register (CLKOCR)

Table 20-30 describes the bit settings of CLKOCR.

Table 20-30. CLKOCR Field Descriptions

Bits	Name	Description
0	ENB	Clock out enable. 0 CLK_OUT signal is three-stated. 1 CLK_OUT signal is driven according to CLKOCR[CLK_SEL].
1–25	—	Reserved
26–31	CLK_SEL	Clock out select 000000 CCB (platform) clock 000001 CCB (platform) clock divided by 2 000010 SYSCLK (echoes SYSCLK input) 000011 SYSCLK divided by 2 (demonstrates platform PLL lock) others Reserved

20.4.1.28 ECM Control Register (ECMCR)

The ECMCR contains the four uppermost bits of the USB and eSDHC address bus for transactions initiated by these blocks.

Offset 0xE_0E20 Access: Read/Write

	0–3	4–7	8–31
R/W	USB_UPRADR	ESDHC_UPRADR	—
Reset	All zeros		

Figure 20-30. ECM Control Register (ECMCR)

Table 20-31 describes the bit settings of ECMCR.

Table 20-31. ECMCR Field Descriptions

Bits	Name	Description
0–3	USB_UPRADR	The uppermost bits of the USB address bus for all transactions initiated by the USB.
4–7	ESDHC_UPRADR	The uppermost bits of the ESDHC address bus for all transactions initiated by the ESDHC.
8–31	—	Reserved

20.4.1.29 SRDS Control Register 0 (SRDSCR0)

The SRDS control register 0, as shown in Figure 20-31, contains the functional control bits for the SerDes logic.

Offset 0xE_3000 Access: Read/Write

	0–15															
R/W	—															
Reset	0	0	0	1	0	0	0	1	0	0	0	0	0	0	0	0

	16	17–19			20	21–23			24	25			26–31			
R/W	—	TXEQ0			—	TXEQ1			SDPD	—						
Reset	0	*n*	*n*	*n*	0	*n*	*n*	*n*	0	0	1	1	0	0	0	0

Figure 20-31. SRDS Control Register 0 (SRDSCR0)

Table 20-32 describes the SRDSCR0 bit settings.

Table 20-32. SRDSCR0 Field Descriptions

Bits	Name	Description
0–16	—	Reserved
17–19	TXEQ0	Transmit equalization selection bus for lane 0. Sets the peak value for output swing of transmitters and the amount of transmit equalization for lane 0. 000 No equalization 001 1.09 × relative amplitude 010 1.2 × relative amplitude 011 1.33 × relative amplitude 100 1.5 × relative amplitude 101 1.71 × relative amplitude 110 2.0 × relative amplitude 111 Reserved Recommended setting per protocol: • PCI Express: 100 • SGMII: 100
20	—	Reserved
21–23	TXEQ1	Transmit equalization selection bus for lane 1. Sets the peak value for output swing of transmitters and the amount of transmit equalization for lane 1. 000 No equalization 001 1.09 × relative amplitude 010 1.2 × relative amplitude 011 1.33 × relative amplitude 100 1.5 × relative amplitude 101 1.71 × relative amplitude 110 2.0 × relative amplitude 111 Reserved Recommended setting per protocol: • PCI Express: 100 • SGMII: 100
24	SDPD	SerDes power down. This power down signal shuts down the PLL, all of the receiver amplifiers, all of the samplers and places the transmitters in three-state. 0 Application mode 1 Block power down Recommended setting: 0
25–31	—	Reserved

20.4.1.30 SRDS Control Register 1 (SRDSCR1)

Shown in Figure 20-32, the SRDSCR1 contains the functional control bits for the SerDes logic.

Offset 0xE_3004 Access: Read/Write

	0			1				1								15
R W	—															
Reset	0	0	0	1	0	0	0	1	0	0	0	0	0	0	0	0

	16	17		19	20	21		23	24							31
R W	—	TXEQ2			—	TXEQ3			—							
Reset	0	*n*	*n*	*n*	0	*n*	*n*	*n*	0	0	1	1	0	0	0	0

Figure 20-32. SRDS Control Register 1 (SRDSCR1)

Table 20-33 describes the SRDSCR1 fields.

Table 20-33. SRDSCR1 Field Descriptions

Bits	Name	Description
0–16	—	Reserved
17–19	TXEQ2	Transmit equalization selection bus for lane 2. Sets the peak value for output swing of transmitters and the amount of transmit equalization for lane 2. 000 No equalization 001 1.09 × relative amplitude 010 1.2 × relative amplitude 011 1.33 × relative amplitude 100 1.5 × relative amplitude 101 1.71 × relative amplitude 110 2.0 × relative amplitude 111 Reserved Recommended setting per protocol: • PCI Express: 100 • SGMII: 100
20	—	Reserved
21–23	TXEQ3	Transmit equalization selection bus for lane 3. Sets the peak value for output swing of transmitters and the amount of transmit equalization for lane 3. 000 No equalization 001 1.09 × relative amplitude 010 1.2 × relative amplitude 011 1.33 × relative amplitude 100 1.5 × relative amplitude 101 1.71 × relative amplitude 110 2.0 × relative amplitude 111 Reserved Recommended setting per protocol: PCI Express: 100 SGMII: 100
24–31	—	Reserved

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

20.4.1.31 SRDS Control Register 2 (SRDSCR2)

Shown in Figure 20-33, the SRDSCR2 contains the functional control bits for the SerDes logic. Individual lanes can be powered down using SRDSCR2[0:7]. It requires the entire SerDes to reset in order to activate a lane from powerdown.

Offset 0xE_3008 Access: Read/Write

	0	1	2	3	4	5	6		9	10	11	12	13	14	15
R/W	PD0	PD1	—		PD2	PD3	—			X3S0	X3S1	—		X3S2	X3S3
Reset	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0

	16															31
R/W	—															
Reset	0	0	1	0	0	0	0	0	0	1	0	0	0	0	0	0

Figure 20-33. SRDS Control Register 2 (SRDSCR2)

Table 20-34 describes the SRDSCR2 fields.

Table 20-34. SRDSCR2 Field Descriptions

Bits	Name	Description
0	PD0	Lane 0 power down 0 Normal 1 Power down Lane 0
1	PD1	Lane 1 power down 0 Normal 1 Power down Lane 1
2–3	—	Reserved
4	PD2	Lane 2 power down 0 Normal 1 Power down Lane 2
5	PD3	Lane 3 power down 0 Normal 1 Power down Lane 3
6–9	—	Reserved
10	X3S0	Lane 0 transmitter three-state 0 Normal 1 The transmitter output is disabled and place in a three-state condition
11	X3S1	Lane 1 transmitter three-state 0 Normal 1 The transmitter output is disabled and place in a three-state condition
12–13	—	Reserved
14	X3S2	Lane 2 transmitter three-state 0 Normal 1 The transmitter output is disabled and place in a three-state condition

Table 20-34. SRDSCR2 Field Descriptions

Bits	Name	Description
15	X3S3	Lane 3 transmitter three-state 0 Normal 1 The transmitter output is disabled and place in a three-state condition
16–31	—	Reserved

20.4.1.32 SRDS Control Register 3 (SRDSCR3)

Show in Figure 20-34, the SRDSCR3 contains the functional control bits used for the SerDes logic.

Offset 0xE_300C — Access: Read/Write

	0	1	2	3	4	5	6	7	8	9				13	14	15
R/W	RPT0	RPT1	RPT2	RPT3	HSEN0	HSEN1	—		VDD	—					TIMP CALS	RIMP CALS
Reset	0	0	0	0	*n*	*n*	0	0	0	0	0	0	0	0	0	0

	16		18	19				23	24		26	27				31
R/W	—			EIC0					—			EIC1				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 20-34. SRDS Control Register 3 (SRDSCR3)

Table 20-35 describes the SRDSCR3 fields.

Table 20-35. SRDSCR3 Field Descriptions

Bits	Name	Description
0	RPT0	To enable repeater mode on Lane 0. Enables data received on serial inputs to be repeated back through to the transmitter outputs after data sampling and transition recovery on Lane 0. 0 Repeater mode disabled 1 Enable repeater mode on Lane 0
1	RPT1	To enable repeater mode on Lane 1. Enables data received on serial inputs to be repeated back through to the transmitter outputs after data sampling and transition recovery on Lane 1. 0 Repeater mode disabled 1 Enable repeater mode on Lane 1
2	RPT2	To enable repeater mode on Lane 2. Enables data received on serial inputs to be repeated back through to the transmitter outputs after data sampling and transition recovery on Lane 2. 0 Repeater mode disabled 1 Enable repeater mode on Lane 2
3	RPT3	To enable repeater mode on Lane 3. Enables data received on serial inputs to be repeated back through to the transmitter outputs after data sampling and transition recovery on Lane 3. 0 Repeater mode disabled 1 Enable repeater mode on Lane 3

Table 20-35. SRDSCR3 Field Descriptions (continued)

Bits	Name	Description
0–3	RPT*n*	To enable repeater mode on Lane *n*. Enables data received on serial inputs to be repeated back through to the transmitter outputs after data sampling and transition recovery on Lane *n*. 0 Repeater mode disabled 1 Enable repeater mode on Lane *n* **Note:** The repeater mode does not support frequency offset. If repeater mode is to be used, P1012 SerDes and SerDes of the switch on the other side should be fed from the same clock source.
4	HSEN0	Half-speed mode enable for Lane 0 0 Serial bit rate is not changed 1 Serial bit rate will be halved Recommended setting per protocol: • PCI Express: 0 • SGMII: n/a
5	HSEN1	Half-speed mode enable for Lane 1 0 Serial bit rate is not changed 1 Serial bit rate will be halved Recommended setting per protocol: • PCI Express: 0 • SGMII: n/a
6–7	—	Reserved
8	VDD	Describes to SerDes block the value of VDD being applied at xcorevdd. 0 1.0 V 1 1.2 V Recommended setting per protocol: • PCI Express: 0 • SGMII: 0
9–13	—	Reserved
14	TIMPCALS	Transmitter impedance calibration stop command. Allows user to stop calibration of transmitter impedances. 0 Run transmit impedance calibration 1 Stop transmit impedance calibration Recommended setting per protocol: • PCI Express: 0 • SGMII: 0
15	RIMPCALS	Receiver impedance calibration stop command. Allows user to stop calibration of receiver impedances. 0 Run receive impedance calibration 1 Stop receive impedance calibration Recommended setting per protocol: • PCI Express: 0 • SGMII: 0
16–18	—	Reserved

Table 20-35. SRDSCR3 Field Descriptions (continued)

Bits	Name	Description
19–23	EIC0	Receiver electrical idle detection control for Lane 0 000 Loss of signal detect function is disabled 001 Default SGMII levels (low = 30 mV, high = 100 mV) 010 Intermediate level (low = 38 mV, high = 120 mV) 011 Intermediate level (low = 50 mV, high = 150 mV) 100 Default PCI Express levels (low = 65 mV, high = 175mV) 101 Low = 75 mV, high = 200 mV 110 Intermediate level (low = 88 mV, high = 225 mV) 111 Intermediate level (low = 100 mV, high = 250mV) PCI Express receiver electrical idle detection control for Lane 0. 00 Exit from idle ≈88 UI and unexpected idle detect ≈1 µs (application mode) 01 Exit from idle ≈88 UI and unexpected idle detect ≈10 µs 10 Exit from idle ≈48 UI and unexpected idle detect ≈1 µs 11 Bypass Recommended setting per protocol: • PCI Express: 10011 • SGMII: 00100 **Note:** If this lane is used for PCI Express protocol per I/O Port Selection, to ensure successful link training and correct functionality, this bit field must be set to 10011, which is different from the reset default value of 10000. This can be achieved by adding the required register configuration procedure at the early stage of the device initialization code right after the HRESET de-assertion such that the correct link training can take place. A delay of 100 ms between this code and the code of checking LTSSM = 0x16 is required to verify a successful link up.
24–26	—	Reserved
27–31	EIC1	Receiver electrical idle detection control for Lane 1 000 Loss of signal detect function is disabled 001 Default SGMII levels (low = 30 mV, high = 100 mV) 010 Intermediate level (low = 38 mV, high = 120 mV) 011 Intermediate level (low = 50 mV, high = 150 mV) 100 Default PCI Express levels (low = 65 mV, high = 175 mV) 101 Low = 75 mV, high = 200 mV 110 Intermediate level (low = 88 mV, high = 225 mV) 111 Intermediate level (low = 100 mV, high = 250 mV) PCI Express receiver electrical idle detection control for Lane 1. 00) Exit from idle ≈88 UI and unexpected idle detect ≈1 µs (application mode) 01 Exit from idle ≈88 UI and unexpected idle detect ≈10 µs 10 Exit from idle ≈48 UI and unexpected idle detect ≈1 µs 11 Bypass Recommended setting per protocol: • PCI Express: 10011 • SGMII: 00100 **Note:** If this lane is used for PCI Express protocol per I/O Port Selection, to ensure successful link training and correct functionality, this bit field must be set to 10011, which is different from the reset default value 10000. This can be achieved by adding the required register configuration procedure at the early stage of the device initialization code right after the HRESET de-assertion such that the correct link training can take place. A delay of 100 ms between this code and the code of checking LTSSM = 0x16 to verify a successful link up.

20.4.1.33 SRDS Control Register 4 (SRDSCR4)

Show in Figure 20-35, the SRDSCR4 contains the functional control bits used for the SerDes logic.

Offset 0xE_3010 Access: Read/Write

	0–3	4	5	6–15
R/W	—	HSEN2	HSEN3	—
Reset	0 0 0 0	*n*	*n*	0 0 0 0 0 0 0 0 0 0

	16–18	19–23	24–26	27–31
R/W	—	EIC2	—	EIC3
Reset	0 0 0	0 0 0 0 0	0 0 0	0 0 0 0 0

Figure 20-35. SRDS Control Register 4 (SRDSCR4)

Table 20-36. SRDSCR4 Field Descriptions

Bits	Name	Description
0–3	—	Reserved
4	HSEN2	Half-speed mode enable for Lane 2 1= serial bit rate will be halved 0= serial bit rate is not changed
5	HSEN3	Half-speed mode enable for Lane 3 1= serial bit rate will be halved 0= serial bit rate is not changed
6–18	—	Reserved

Table 20-36. SRDSCR4 Field Descriptions (continued)

19–23	EIC2	Receiver electrical idle detection control for Lane 2 000 - Loss of signal detect function is disabled 001 - Default SGMII levels (Low=30mV, High=100mV) 010 - Intermediate level (Low=38mV, High=120mV) 011 - Intermediate level (Low=50mV, High=150mV) 100 - Default PEX levels(Low=65mV, High=175mV) 101 - Low=75mV, High=200mV 110 - Intermediate level (Low=88mV, High=225mV) 111 - Intermediate level (Low=100mV, High=250mV) PCI-EXP receiver electrical idle detection control for Lane 2. 00) Exit from Idle ~88UI and Unexpected Idle Detect ~1us(Application Mode) 01) Exit from Idle ~88UI and Unexpected Idle Detect ~10us 10) Exit from Idle ~48UI and Unexpected Idle Detect ~1us 11) Bypass Recommended Setting per protocol: PCI Express: 10011 SGMII: 00100 **Note:** If this lane is used for PCI Express protocol per I/O Port Selection, to ensure successful link training and correct functionality, this bit field must be set to 10011, which is different from the reset default value of 10000. This can be achieved by adding the required register configuration procedure at the early stage of the device initialization code right after the $\overline{\text{HRESET}}$ de-assertion such that the correct link training can take place. A delay of 100 ms between this code and the code of checking LTSSM = 0x16 is required to verify a successful link up.
24–26	—	Reserved
27–31	EIC3	Receiver electrical idle detection control for Lane 3 000 - Loss of signal detect function is disabled 001 - Default SGMII levels (Low=30mV, High=100mV) 010 - Intermediate level (Low=38mV, High=120mV) 011 - Intermediate level (Low=50mV, High=150mV) 100 - Default PEX levels(Low=65mV, High=175mV) 101 - Low=75mV, High=200mV 110 - Intermediate level (Low=88mV, High=225mV) 111 - Intermediate level (Low=100mV, High=250mV) PCI-EXP receiver electrical idle detection control for Lane 3. 00) Exit from Idle ~88UI and Unexpected Idle Detect ~1us(Application Mode) 01) Exit from Idle ~88UI and Unexpected Idle Detect ~10us 10) Exit from Idle ~48UI and Unexpected Idle Detect ~1us 11) Bypass Recommended Setting per protocol: PCI Express: 10011 SGMII: 00100 **Note:** If this lane is used for PCI Express protocol per I/O Port Selection, to ensure successful link training and correct functionality, this bit field must be set to 10011, which is different from the reset default value 10000. This can be achieved by adding the required register configuration procedure at the early stage of the device initialization code right after the $\overline{\text{HRESET}}$ de-assertion such that the correct link training can take place. A delay of 100 ms between this code and the code of checking LTSSM = 0x16 to verify a successful link up.

20.5 Functional Description

This section describes the global utilities from a functional perspective.

20.5.1 Power Management

The P1021 has features to minimize power consumption at several levels. Dynamic power management locally minimizes power consumption when a block is idle. Software can also shut down clocks to individual blocks when they are not needed through a memory-mapped register (DEVDISR). Additionally, software running on the e500 cores can access the cores's SPRs to put the device into doze or nap power down state. Finally, software can access a memory-mapped register (POWMGTCR) in the global utilities block to put the device in the doze or sleep states.

Note that the software that writes to either DEVDISR or POWMGTCR can be running either on the e500 cores or on an external master that can write to the P1021 memory-mapped registers through the PCI Express interfaces.

These features are described in further detail in this section.

20.5.1.1 Relationship Between Both Cores and Device Power Management States

The P1021 has three low-power states: doze, nap, and sleep. The mapping of both cores and device power management states is shown in Figure 20-36 showing state transitions from the perspective of the e500 cores.

Figure 20-36. e500 Cores Power Management State Diagram

For each operating state represented in the diagram, the cores's state is listed first, with the corresponding state of the device shown beneath it in parenthesis. Note that there are many other variables that control

the state transitions between device power management states. These additional variables are described in more detail in Section 20.5.1.7, "Power-Down Sequence Coordination."

Table 20-37 lists basic characteristics of the low-power modes and the full on mode.

Table 20-37. P1021 Power Management Modes—Basic Description

Mode	Description	Core Responds To		Signal States	
		Snoop	Interrupts	READY_P0 or READY_P1	ASLEEP
Full On	All units operating normally.	Yes	Yes	Asserted	Negated
Doze0/1	Core 0 or stops dispatching new instructions (core 0 or 1 is halted)	Yes	Yes	Negated	Negated
Nap0/1	Core 0 or 1 is stopped with clocks off except to time base Should flush data cache before entering	No	Yes	Negated	Negated
Sleep	Core is stopped with clocks off. Clocks powered down to all blocks (including core time base) except to the interrupt controller (PIC) unit	No	Yes	Negated	Asserted

20.5.1.2 $\overline{\text{CKSTP_IN0/1}}$ is Not Power Management

$\overline{\text{CKSTP_IN0/1}}$ are not described here because they are not considered power management signals, although asserting these do stop the cores and a stopped core is technically in a low-power mode. $\overline{\text{CKSTP_IN0/1}}$ are described in Section 20.3.2, "Detailed Signal Descriptions."

20.5.1.3 Dynamic Power Management

Many blocks in the P1021 can dynamically turn off clocks within the block when sections of the block are idle. This feature is always enabled and occurs automatically.

20.5.1.4 Shutting Down Unused Blocks

As described in Section 20.4.1.8, "Device Disable Register (DEVDISR)," DEVDISR provides a way to shut down certain functional blocks within the device when they are not needed in a particular system. DEVDISR can be written by the both e500 cores or by an external master. Powering down a block in this way turns off all clocks to that block.

DEVDISR was designed with the expectation that, once initialized by software, it would be modified only by a hard system reset ($\overline{\text{HRESET}}$). It is recommended that this register be written only during system initialization. Blocks disabled by DEVDISR must not be re-enabled without a hard reset. (Setting DEVDISR[TB0/1] disables the cores's timer facilities, and setting DEVDISR[E500_CORE0/1] places the cores in the core_stopped state in which they do not respond to interrupts.) The results of re-enabling previously disabled blocks (by clearing the corresponding DEVDISR field) without a hard reset are boundedly undefined.

NOTE

Functional blocks disabled using DEVDISR cannot respond to configuration accesses. Any access to configuration, control, and status registers of a disabled block is a programming error.

20.5.1.5 Software-Controlled Power-Down States

e500 software can place the device in doze or nap power-down states by writing to HID0 in the core. In addition, external masters can write to the memory-mapped POWMGTCR in the P1021 to cause the device to enter doze or sleep modes.

20.5.1.5.1 Doze Mode

In doze mode, the given e500 core suspends instruction execution, significantly reducing the power consumption of the cores. Snooping of the L1 data cache is still supported and thus the data in the data cache is kept coherent. Interrupts directed to the each core as described in Section 9.1.3, "Interrupts to the e500 Processor Core," are monitored by the device and cause the P1021 to use the defined handshake mechanism to exit the cores from doze mode to allow the cores to recognize and process the interrupt; however, unless the interrupt subroutine turns off (or masks) the control bits that enabled doze mode (MSR[WE], and HID0[DOZE]), the device re-enters doze mode after the interrupt has been serviced. See Section 20.5.1.8, "Interrupts and Power Management," for more information.

The given e500 core's timer facilities are still enabled during doze mode, and core time base interrupts can be generated. All device logic external to the core remains fully operational in doze mode.

20.5.1.5.2 Nap Mode

In nap mode all clocks internal to the e500 core are turned off except for their timer facilities clock (the core time base). The L1 caches do not respond to snoops in nap mode, so if coherency with external I/O transactions is required, the L1 cache must be flushed before entering nap mode.

Similar to doze mode, interrupts occurring in nap mode cause the device to wake up the e500 core in order to service the interrupt. However, unless the interrupt service routine changes the control bits that caused the device to enter nap mode (MSR[WE], and HID0[NAP]), the core returns to nap mode after the interrupt is serviced. See Section 20.5.1.8, "Interrupts and Power Management," for more information.

All device logic external to the e500 core remains fully operational in nap mode.

20.5.1.5.3 Sleep Mode

In sleep mode, all clocks internal to both e500 cores are turned off, including the timer facilities clock. All I/O interfaces in the device logic are also shut down except for the three eTSECs. Only the clocks to the P1021 PIC and three eTSECs (if enabled in the PMCDR) are still running so that an external interrupt, ethernet magic packet, or the PIC Global Timer can wake up the device.

After the core and I/O interfaces have shut down, ASLEEP is asserted and READY_P0 and READY_P1 are negated.

NOTE

Internal interrupt sources like the core interval timer or watchdog timer depend on an active clock for their operation and these are disabled in sleep mode.

20.5.1.6 Power Management Control Fields

The e500 cores provide the following fields to signal power management requests to the device logic.

- MSR[WE]—Used to qualify the values of HID0[DOZE0/1, NAP] in the generation of the internal *doze* and *nap* signals.
- HID0[DOZE*n*]—Signals the device to initiate doze mode for the given core.
- HID0[NAP*n*]—Signals the device to initiate nap mode for the given core.

These register fields and their functional relationship are shown in Figure 20-37. The *PowerPC e500 Core Reference Manual* has details on accessing these power management control bits.

An external master can also initiate power management requests by setting the applicable DOZ or SLP bits in the memory-mapped power management control and status register (POWMGTCSR). Because the core responds to snoops while dozing but not while napping, maintaining cache coherency requires significant preparation by the core before entering nap mode. For this reason only the core can initiate a nap during normal operation while other masters can initiate a doze.

20.5.1.7 Power-Down Sequence Coordination

To preserve cache coherency and otherwise avoid loss of system state, a core's transition to low-power modes is coordinated by a set of handshaking signals, shown in Figure 20-37, and protocols with all other P1021 functional blocks that respond to power-down requests. The mode-transition protocol is executed automatically under these conditions and is shown in Figure 20-36 and described in Table 20-38.

The column in Table 20-38 showing the global utilities block as initiating a low-power mode corresponds to the external masters that can write to the POWMGTCSR that resides in the global utilities block. For the P1021, these are the PCI Express interfaces. However, note that the core can also write to POWMGTCSR and, in this case, can initiate power management through the global utilities block.

Table 20-38. Power Management Entry Protocol and Initiating Functional Units

Low-Power Mode	Entry Protocol	Initiating Functional Unit	
		Global Utilities	Core
Doze	1. Assert *core0/1_halt* input to core. 2. Wait for *core0/1_halted* handshake from core.	√	√
Nap	1. Follow doze protocol 2. Assert *core0/1_stop* input to core. 3. Wait for *core0/1_stopped* handshake from core.	—	√
Sleep	1. Follow doze protocol; send stop requests to rest of device. 2. Follow nap protocol. 3. Wait for all interfaces to acknowledge stop requests. 4. Assert ASLEEP, negate READY, power down all clocks except to PIC unit.	√	—

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

As shown in Figure 20-37, the e500 cores enter low-power modes only in response to the *core0/1_halt*, *core0/1_stop*, or *core0/1_tben* inputs from the P1021 power management logic. These inputs may be prompted by the core (by setting the NAP0/1 or DOZE0/1 bits in the HID0 when enabled by setting MSR[WE]) or by an external master (by setting POWMGTCSR[DOZ0/1,SLP].

Figure 20-37 shows how all the clocking to the core timer facilities are disabled by clearing HID0[TB0/1EN]. When enabled, (HID0[TB0/1EN] = 1), the clock source is either the CCB clock divided by eight (the default) or a synchronized version of the RTC input. For more details, see Section 5.3, "Summary of Core Integration Details."

Figure 20-37. P1021 Power Management Handshaking Signals

20.5.1.8 Interrupts and Power Management

Whether low-power modes are automatically re-enabled after an interrupt is processed differs depending on whether the low power mode was entered due to a write to the core MSR[WE] bit or the low power mode was entered due to a write to POWMGTCSR.

20.5.1.8.1 Interrupts and Power Management Controlled by MSR[WE]

When an interrupt is asserted to the CPU, the core complex saves portions of the MSR to MCSRR1, CSRR1, or SRR1 (depending on the type of interrupt), and restores those values on return from the routine. MSR[WE], which gates the *doze* and *nap* power management outputs (internal device signals) from the core complex, is always among the bits saved and restored; hence these outputs negate to the P1021 power management logic when the interrupt begins processing in the core. They return to their previous state when the core executes an **rfi**, **rfci**, or **rfmci** instruction. Section 9.1.3, "Interrupts to the e500 Processor Core," lists interrupts that cause the device to wake up.

NOTE

Returning *doze* and *nap* signals to their original state when MSR[WE] is restored differs from how power management is implemented on earlier PowerPC devices where MSR[POW], which enables power-down requests, is cleared when the processor exits a low-power state and is not automatically restored, as it is in implementations of the embedded category in the Power ISA.

20.5.1.8.2 Interrupts and Power Management Controlled by POWMGTCSR

The IRQ_MSK and CI_MSK fields of the POWMGTCSR register prevent $\overline{int}$ interrupts or $\overline{cint}$ critical interrupts from waking the device from a low power state. This is true regardless of the method used to enter the low power state.

Any unmasked interrupt (not masked by the mask bits in the POWMGTCSR register) causes the POWMGTCSR[DOZ0/1,SLP] fields to be cleared when it occurs. When such an interrupt occurs, the device returns to the normal operating mode and does not automatically attempt to return to a low power state after the interrupt is handled.

Note that interrupts caused by the unconditional debug event ($\overline{UDE}$) and machine check ($\overline{MCP}$) signals are not masked by the IRQ_MSK and CI_MSK fields; therefore, when these signals assert, the POWMGTCSR[DOZ0/1,SLP] fields are cleared and the device will return to full power operation. See Section 20.4.1.9, "Power Management Control and Status Register (POWMGTCSR)," for detailed information about the bits of POWMGTCSR.

Note also that unmasked interrupts that occur while the device is in the process of going into the sleep state (before sleep is completely attained) can also cause the device to clear the POWMGTCSR[DOZ0/1,SLP] fields and return the device to full power operation.

20.5.1.9 Snooping in Power-Down Modes

When the device is in doze mode, the e500 core is in the core-halted state and it snoops its L1 caches and full coherency is maintained. In deeper power-down modes, however, the e500 core does not respond to snoops.

The device does not perform dynamic bus snooping as described in the *e500 Reference Manual*. That is, when the e500 core is in the core-stopped state (which is the state of the core when the device is in either the nap or sleep state), the core is not awakened to perform snoops on global transactions. Therefore, before entering nap or sleep modes, the L1 caches should be flushed if coherency is required during these power-down modes.

20.5.1.10 Software Considerations for Power Management

Setting MSR[WE] generates a request to the device logic (external to the core complex) to enter a power saving state. It is assumed that the desired power-saving state (doze or nap) was set up by setting the appropriate HID0 bit, typically at system start-up time. Setting WE has no direct effect on instruction execution, but is reflected on the internal *doze* and *nap* signals, depending on the HID0 settings. To ensure a clean transition into and out of a power-saving mode, the following program sequence is recommended:

```
        sync
        mtmsr (WE)
        isync
loop:   br loop
```

20.5.1.11 Requirements for Reaching and Recovering from Sleep State

In order to successfully reach the sleep state, I/O traffic to the device must be stopped. The logic that controls the power down sequence waits for all I/O interfaces to become idle. In some applications this may happen eventually without actively shutting down interfaces, but most likely, software will have to take steps to shut down the eTSEC and PCI Express interfaces, among others, before issuing the command (either the write to the core MSR[WE] as described above or writing to POWMGTCSR) to put the device into sleep state.

Chapter 21
Device Performance Monitor

This chapter describes the device performance monitor facility, which can be used to monitor and optimize performance. The e500 core implements a separate performance monitor for strictly core-related behavior, such as instruction timing and L1 cache operations. This is described in the *PowerPC e500 Core Reference Manual* (Freescale Document Order No. E500CORERM).

Section 21.4.7, "Performance Monitor Events," briefly describes the events that can be monitored. Refer to the individual chapters for a better understanding of these events.

21.1 Introduction

The device-level performance monitor facility that can be used to monitor and record selected behaviors of the integrated device. Although the performance monitor described here is similar in many respects to the performance monitor facility implemented on the e500 core, it differs in that it is implemented using memory-mapped registers and it counts events outside the e500 core, for example, DDR and L2 cache events.

Performance monitor counters (PMC0–PMC11) are used to count events selected by the performance monitor local control registers. PMC0 is a 64-bit counter specifically designated to count cycles. PMC1–PMC11 are 32-bit counters that can monitor 64 counter-specific events in addition to counting 64 reference events.

The benefits of the on-chip performance monitor include the following:

- Because some systems or software environments are not easily characterized by signal traces or benchmarks, the performance monitor can be used to understand the P1021 behavior in any system or software environment.
- The performance monitor facility can be used to aid system developers when bringing up and debugging systems.
- System performance can be increased by monitoring memory hierarchy behavior. This can help to optimize algorithms used to schedule or partition tasks and to refine the data structures and distribution used by each task.

21.1.1 Overview

Figure 21-1 is a high-level block diagram of the performance monitor, which consists of a global control register (PMGC0), one 64-bit counter (PMC0), eleven 32-bit counters, and two control registers per counter (24 total control registers). The global control register PMGC0 affects all counters and takes priority over local control registers. The local control registers are divided into two groups, as follows:

- Local control A registers control counter freezing, overflow condition enable, event selection, and burstiness. Local control register PMLCA0, which controls counter PMC0, does not contain event selection because PMC0 counts only cycles.
- Local control B registers control the start and stop triggering, contain the counters' threshold values, and the value of the threshold multiplier. Local control register PMLCB0, which controls PMC0, does not contain threshold information because PMC0 only counts cycles.

Figure 21-1. Performance Monitor Block Diagram

Performance monitor events are signalled by the functional blocks in the integrated device and are selectively recorded in the PMCs. Sixty-four of these events are referred to as reference events, which can be counted on any of the eleven 32-bit counters. Counter-specific events can be counted only on the counter where the event is defined.

The performance monitor can generate an interrupt on overflow. Several control registers specify how a performance monitor interrupt is signalled. The PMCs can also be programmed to freeze when an interrupt is signalled.

21.1.2 Features

The P1021 performance monitor offers a rich set of features that permits a complete performance characterization of the implementation. These features include:

- One 64-bit counter exclusively dedicated to counting cycles
- Eleven 32-bit counters that count the occurrence of selected events
- One global control register (affects all counters) and two local control registers per counter
- Ability to count up to 64 reference events that may be counted on any of the eleven 32-bit counters
- Ability to count up to 704 counter-specific events
- Triggering and chaining capability
- Duration and quantity threshold counting
- Burstiness feature that permits counting of burst events with a programmable time between bursts
- Ability to generate an interrupt on overflow

21.2 Signal Descriptions

The performance monitor does not have any signals that are driven externally (off-chip) but it does assert the internal interrupt (*int*) signal on a performance monitor interrupt condition.

21.3 Memory Map and Register Definition

Performance monitor registers reside in the run-time register block starting at offset 0xE_1000. Undefined 4-byte address spaces within offset 0x000–0xFFF are reserved. This section describes the registers implemented to support the performance monitor facilities.

21.3.1 Register Summary

The performance monitor uses twelve counter registers and a group of local control registers that are used to specify the method of counting. Two local control registers are associated with each counter in addition to a global control register that applies to all counters.

In this table and in the register figures and field descriptions, the following access definitions apply:

- Reserved fields are always ignored for the purposes of determining access type.
- R/W, R, and W (read/write, read only, and write only) indicate that all the non-reserved fields in a register have the same access type.
- w1c indicates that all of the non-reserved fields in a register are cleared by writing ones to them.
- Mixed indicates a combination of access types.
- Special is used when no other category applies. In this case the register figure and field description table should be read carefully.

Table 21-1 lists the performance monitor registers. These registers can be read or written only with 32-bit accesses.

Table 21-1. Control Register Memory Map

Performance Monitor—Block Base Address 0xE_1000				
Offset	**Register**	**Access**	**Reset**	**Section/Page**
0x000	PMGC0—Performance monitor global control register	R/W	0x0000_0000	21.3.2.1/21-6
0x010	PMLCA0—Performance monitor local control register A0	R/W	0x0000_0000	21.3.2.2/21-6
0x014	PMLCB0—Performance monitor local control register B0	R/W	0x0000_0000	21.3.2.2/21-6
0x018	PMC0 (lower)—Performance monitor counter 0 upper	R/W	0x0000_0000	21.3.3.1/21-10
0x01C	PMC0 (upper)—Performance monitor counter 0 lower	R/W	0x0000_0000	21.3.3.1/21-10
0x020	PMLCA1—Performance monitor local control register A1	R/W	0x0000_0000	21.3.2.2/21-6
0x024	PMLCB1—Performance monitor local control register B1	R/W	0x0000_0000	21.3.2.2/21-6
0x028	PMC1—Performance monitor counter 1	R/W	0x0000_0000	21.3.3.1/21-10
0x030	PMLCA2—Performance monitor local control register A2	R/W	0x0000_0000	21.3.2.2/21-6
0x034	PMLCB2—Performance monitor local control register B 2	R/W	0x0000_0000	21.3.2.2/21-6
0x038	PMC2—Performance monitor counter 2	R/W	0x0000_0000	21.3.3.1/21-10
0x040	PMLCA3—Performance monitor local control register A3	R/W	0x0000_0000	21.3.2.2/21-6
0x044	PMLCB3—Performance monitor local control register B3	R/W	0x0000_0000	21.3.2.2/21-6
0x048	PMC3—Performance monitor counter 3	R/W	0x0000_0000	21.3.3.1/21-10
0x050	PMLCA4—Performance monitor local control register A4	R/W	0x0000_0000	21.3.2.2/21-6
0x054	PMLCB4—Performance monitor local control register B4	R/W	0x0000_0000	21.3.2.2/21-6
0x058	PMC4—Performance monitor counter 4	R/W	0x0000_0000	21.3.3.1/21-10
0x060	PMLCA5—Performance monitor local control register A5	R/W	0x0000_0000	21.3.2.2/21-6

Table 21-1. Control Register Memory Map (continued)

Performance Monitor—Block Base Address 0xE_1000				
Offset	**Register**	**Access**	**Reset**	**Section/Page**
0x064	PMLCB5—Performance monitor local control register B 5	R/W	0x0000_0000	21.3.2.2/21-6
0x068	PMC5—Performance monitor counter 5	R/W	0x0000_0000	21.3.3.1/21-10
0x070	PMLCA6—Performance monitor local control register A6	R/W	0x0000_0000	21.3.3.1/21-10
0x074	PMLCB6—Performance monitor local control register B6	R/W	0x0000_0000	21.3.2.2/21-6
0x078	PMC6—Performance monitor counter 6	R/W	0x0000_0000	21.3.3.1/21-10
0x080	PMLCA7—Performance monitor local control register A7	R/W	0x0000_0000	21.3.2.2/21-6
0x084	PMLCB7—Performance monitor local control register B7	R/W	0x0000_0000	21.3.2.2/21-6
0x088	PMC7—Performance monitor counter 7	R/W	0x0000_0000	21.3.3.1/21-10
0x090	PMLCA8—Performance monitor local control register A8	R/W	0x0000_0000	21.3.2.2/21-6
0x094	PMLCB8—Performance monitor local control register B8	R/W	0x0000_0000	21.3.2.2/21-6
0x098	PMC8—Performance monitor counter 8	R/W	0x0000_0000	21.3.3.1/21-10
0x0A0	PMLCA9—Performance monitor local control register A9	R/W	0x0000_0000	21.3.2.2/21-6
0x0A4	PMLCB9—Performance monitor local control register B9	R/W	0x0000_0000	21.3.2.2/21-6
0x0A8	PMC9—Performance monitor counter 9	R/W	0x0000_0000	21.3.3.1/21-10
0x0B0	PMLCA10—Performance monitor local control register A10	R/W	0x0000_0000	21.3.2.2/21-6
0x0B4	PMLCB10—Performance monitor local control register B10	R/W	0x0000_0000	21.3.2.2/21-6
0x0B8	PMC10—Performance monitor counter 10	R/W	0x0000_0000	21.3.3.1/21-10
0x0C0	PMLCA11—Performance monitor local control register A11	R/W	0x0000_0000	21.3.2.2/21-6
0x0C4	PMLCB11—Performance monitor local control register B11	R/W	0x0000_0000	21.3.2.2/21-6
0x0C8	PMC11—Performance monitor counter 11	R/W	0x0000_0000	21.3.3.1/21-10

In addition to these registers, the interrupt control provides four pairs of mask registers that can be used to monitor message, interprocessor, timer, and external interrupts. See Section 9.3.4, “Performance Monitor Mask Registers (PMMRs),” on page 9-33.

21.3.2 Control Registers

This section describes the performance monitor control registers in detail.

21.3.2.1 Performance Monitor Global Control Register (PMGC0)

The performance monitor global control register (PMGC0), shown in Figure 21-2, is a 32-bit register used to control all PMCs.

Offset 0xE_1000 Access: Read/Write

	0	1	2	3							31
R W	FAC	PMIE	FCECE	—							
Reset	All zeros										

Figure 21-2. Performance Monitor Global Control Register (PMGC0)

Table 21-2 describes PMGC0 fields.

Table 21-2. PMGC0 Field Descriptions

Bits	Name	Description
0	FAC	Freeze all counters. 0 PMCs are incremented (if permitted by other PMGC0/PMLC bits). 1 PMCs are not incremented. Set by hardware when an interrupt is signalled and FCECE =1.
1	PMIE	Performance monitor interrupt enable. Interrupts are caused by PMC overflows. 0 Interrupts are disabled. 1 Interrupts are enabled and occur when an enabled condition or event occurs.
2	FCECE (DISCOUNT)	Freeze counters on enabled condition or event. An enabled condition or event is defined as: The msb = 1 in PMC*n* and PMLCA*n*[CE] = 1. The use of the trigger and freeze counter conditions depends on the enabled condition. 0 PMCs can be incremented (if permitted by other control bits). 1 PMCs can be incremented (if permitted by other control bits) only until an enabled condition or event occurs, at which time PMGC0[FAC] is set. It is up to software to clear FAC.
3–31	—	Reserved

21.3.2.2 Performance Monitor Local Control Registers (PMLCA*n*, PMLCB*n*)

The performance monitor local control registers (PMLCA*n* and PMLCB*n*) are used to control the operation of the PMCs. The performance monitor local control A and B registers are paired 32-bit control registers that are associated with an individual counter to specify how the counter is used and what event is monitored on that counter.

Figure 21-3 shows the performance monitor local control A0 register (PMLCA0).

Figure 21-3. Performance Monitor Local Control Register A0 (PMLCA0)

Table 21-3 describes PMLCA0 fields.

Table 21-3. PMLCA0 Field Descriptions

Bits	Name	Description
0	FC	Freeze counter. Basic counter enable. 0 The PMCs are enabled and incremented (if permitted by other SPM control bits). 1 The PMCs are disabled–they do not increment.
1–4	—	Reserved
5	CE	Condition enable. Controls counter overflow condition. Should be cleared when PMC0 is used as a trigger or is selected for chaining. 0 Overflow conditions for PMC0 cannot occur (PMC0 cannot cause interrupts or freeze counters) 1 Overflow conditions occur when PMC0[msb] is set.
6–31	—	Reserved

Figure 21-4 shows the performance monitor local control registers A1–A11.

Figure 21-4. Performance Monitor Local Control A Registers (PMLCA1–PMLCA11)

Table 21-4 describes PMLCA*n* fields.

Table 21-4. PMLCA1–PMLCA11 Field Descriptions

Bits	Name	Description
0	FC	Freeze counter 0 The PMCs are incremented (if permitted by other PMC control bits). 1 The PMCs are not incremented (if permitted by other PMC control bits).
1–4	—	Reserved
5	CE	Condition enable 0 Overflow conditions for PMC*n* cannot occur (PMC*n* cannot cause interrupts or freeze counters). Should be cleared when PMC*n* is used as a trigger or is selected for chaining. 1 Overflow conditions occur when PMC*n*[msb] is set.

Table 21-4. PMLCA1–PMLCA11 Field Descriptions (continued)

Bits	Name	Description
6–8	—	Reserved
9–15	EVENT	Event selector. Up to 128 events selectable. Note that with counter-specific events, an offset of 64 must be used when programming the field, because counter-specific events occupy the bottom 64 values of the 7-bit event field where events are numbered. For example, to specify counter-specific event 0, the event field must be programmed to 64. See Table 21-10 for definition of events.
16–20	BSIZE	Burst size. Fewest event occurrences that constitute a burst, that is, a rapid sequence of events followed by a relatively long pause. A value less than two implies regular event counting. Any non-threshold, regular event may be counted in a bursty fashion. See Section 21.4.6, “Burstiness Counting,” for more information.
21–25	BGRAN	Burst granularity. The maximum number of clock cycles between events that are considered part of a single burst. See Section 21.4.6, “Burstiness Counting.”
26–31	BDIST	Burst distance (used with TBMULT). The number of clock cycles between bursts. Must be set to a value greater than BSIZE for proper burstiness counting behavior. 00_0000 Regular counting

Figure 21-5 shows the performance monitor local control B0 register (PMLCB0).

Offset 0xE_1014 Access: Read/Write

	0 1	2 5	6 7	8 11	12 13	14 15	16 31
R W	—	TRIGONSEL	—	TRIGOFFSEL	TRIGONCNTL	TRIGOFFCNTL	—
Reset	All zeros						

Figure 21-5. Performance Monitor Local Control Register B0 (PMLCB0)

Table 21-5 describes PMLCB0 fields.

Table 21-5. PMLCB0 Field Descriptions

Bits	Name	Description
0–1	—	Reserved
2–5	TRIGONSEL	Trigger-on select. The number of the counter that starts event counting. When the specified counter’s TRIGONCNTL event overflows, the current counter begins counting. No triggering occurs if the value is self-referential, that is, when set to the current counter number.
6–7	—	Reserved
8–11	TRIGOFFSEL	Trigger-off select. The number of the counter that stops event counting. When the specified counter’s TRIGONCNTL event overflows, the current counter stops counting. No triggering occurs if the value is self-referential, that is, when set to the current counter number.
12–13	TRIGONCNTL	Trigger-on control. Indicates the condition under which triggering to start counting occurs 00 Trigger off (no triggering to start) 01 Trigger on change 10 Trigger on overflow 11 Reserved

Table 21-5. PMLCB0 Field Descriptions (continued)

Bits	Name	Description
14–15	TRIGOFFCNTL	Trigger-off control. Indicates the condition under which triggering to stop occurs 00 Trigger off (no triggering to stop) 01 Trigger on change 10 Trigger on overflow 11 Reserved
16–31	—	Reserved

Figure 21-6 shows performance monitor local control registers 1–11.

Offset 0xE_1024 0xE_1054 0xE_1084 0xE_10B4 Access: Read/Write
0xE_1034 0xE_1064 0xE_1094 0xE_10C4
0xE_1044 0xE_1074 0xE_10A4

	0 1	2 5	6 7	8 11	12 13	14 15	16 20	21 23	24 25	26 31
R W	—	TRIGONSEL	—	TRIGOFFSEL	TRIGONCNTL	TRIGOFFCNTL	—	TBMULT	—	THRESHOLD
Reset	All zeros									

Figure 21-6. Performance Monitor Local Control Register B (PMLCB1–PMLCB11)

Table 21-6 describes PMLCB*n* fields.

Table 21-6. PMLCB*n* Field Descriptions

Bits	Name	Description
0–1	—	Reserved
2–5	TRIGONSEL	Trigger-on select. Set this field equal to the number of the counter that should trigger event counting to start. When the specified counter's TRIGONCNTL event overflows, the current counter begins counting. No triggering occurs when TRIGONSEL = current counter.
6–7	—	Reserved
8–11	TRIGOFFSEL	Trigger-off select. Set this field equal to the number of the counter that should trigger event counting to stop. When the specified counter's TRIGONCNTL event overflows, the current counter stops counting. No triggering occurs when TRIGOFFSEL = current counter.
12–13	TRIGONCNTL	Trigger-on control. Indicates the condition under which triggering to start counting occurs 00 Trigger off (no triggering to start) 01 Trigger on change 10 Trigger on overflow 11 Reserved
14–15	TRIGOFFCNTL	Trigger-off control. Indicates the condition under which triggering to stop occurs 00 Trigger off (no triggering to stop) 01 Trigger on change 10 Trigger on overflow 11 Reserved
16–20	—	Reserved

Table 21-6. PMLCB*n* Field Descriptions (continued)

Bits	Name	Description
21–23	TBMULT	Threshold and burstiness multiplier. Threshold events are counted when the event duration exceeds a specified threshold value. The threshold is scaled based on the TBMULT settings.TBMULT is not used to scale the threshold value for quantity threshold events. The burst distance for burstiness counting is also scaled using the TBMULT settings. For all events that scale the threshold, the threshold field is multiplied by the factors shown below (ranging from 1 to 128). 000 1 001 2 010 4 011 8 100 16 101 32 110 64 111 128
24–25	—	Reserved
26–31	THRESHOLD	Threshold. Only events whose (number of) occurrences exceed this value are counted. By varying the threshold value, software can characterize the events subject to the threshold. For example, if PMC2 counts eTSEC BD read latencies for which the duration exceeds the threshold, software can obtain the distribution of eTSEC BD read latencies for a given program by monitoring the program using various threshold values.

21.3.3 Counter Registers

This section describes the PMCs in detail.

NOTE

Because accessing a PMC manually has priority over incrementing it due to event counting, writing a PMC while it is counting may affect the count. Likewise, writing a performance monitor control register while its target counter is counting may also affect the count.

21.3.3.1 Performance Monitor Counters (PMC0–PMC11)

PMC0–PMC11 are used to count events selected by the performance monitor local control registers. PMC0, shown in Figure 21-7, is associated with two 32-bit registers that form a 64-bit counter designated to count clock cycles. PMC0 upper represents the upper 32 bits of counter 0, and PMC0 lower represents the lower 32 bits.

Figure 21-7. Performance Monitor Counter Register 0 (PMC0)

Table 21-7 describes PMC0 fields.

Table 21-7. PMC0 Field Descriptions

Bits	Name	Description
0–63	PMC0	Event count. Counts only clock cycles

PMC1–PMC11, shown in Figure 21-8, are 32-bit counters that can monitor 64 unique events in addition to the 64 reference events that can be counted on all of these registers.

Figure 21-8. Performance Monitor Counter Register (PMC1–PMC11)

Table 21-8 describes PMC*n* fields.

Table 21-8. PMC[1–9] Field Descriptions

Bits	Name	Description
0–31	PMC*n*	Event count. An overflow is indicated when the msb = 1. Manually setting the msb can cause an immediate interrupt.

21.4 Functional Description

This section describes the use of some features of the performance monitor.

21.4.1 Performance Monitor Interrupt

PMCs can generate an interrupt on an overflow when the msb of a counter changes from 0 to 1. For the interrupt to be signalled, the condition enable bit (PMLCA*n*[CE]) and performance monitor interrupt enable bit (PMGC0[PMIE]) must be set. When an interrupt is signalled and the freeze-counters-on-enabled-condition-or-event bit (PMGC0[FCECE]) is set, PMGC0[FAC] is set by hardware and all of the registers are frozen. Software can clear the interrupt condition by resetting the performance monitor and clearing the most significant bit of the counter that generated the overflow.

21.4.2 Event Counting

Using the control registers described in Section 21.3.2, “Control Registers,” the twelve PMCs can count the occurrences of specific events. The 64-bit PMC0 is designated to count only clock cycles. However, to provide flexibility, a total of 64 reference events can be counted on any of the 32-bit PMCs (PMC1–PMC11). Additionally, up to 64 unique events can be counted on each 32-bit counter.

The performance monitor must be reset before event counting sequences. The performance monitor can be reset by first freezing one or more counters and then clearing the freeze condition to allow the counters to count according to the settings in the performance monitor registers. Counters can be frozen individually by setting PMLCAn[FC] bits, or simultaneously by setting PMGC0[FAC]. Simply clearing these freeze bits will then allow the performance monitor to begin counting based on the register settings.

Note that using PMLCAn[FC] to reset the performance monitor resets only the specified counter. Performance monitor registers can be configured through reads or writes while the counters are frozen as long as freeze bits are not cleared by the register accesses.

21.4.3 Threshold Events

The threshold feature allows characterization of events that can take a variable number of clock cycles to occur. Threshold events are counted only if the latency is greater than the threshold value specified in PMLCB*n*[THRESHOLD]. There are two types of threshold events.

The first type of threshold events are duration threshold events. For duration threshold event sequences, the PMC increments only when the duration of the event is equal to or greater than the threshold value. The threshold value is scaled by a multiple specified in PMLCB*n*[TBMULT].

A duration threshold event requires two signals: The first indicates when a threshold event sequence begins, and the second indicates when it ends. An internal counter determines when the threshold count is exceeded and when the PMC can increment. This internal counter decrements during a threshold event sequence until it reaches the value of one. A new sequence cannot begin until the current one completes. Additional threshold start signals are ignored during a sequence until a threshold stop signal occurs. If both a start and stop signal are asserted during the same cycle in a current sequence, the stop terminates the current sequence and the start signals the beginning of a new one. However, if both signals are asserted during the same cycle while not in a current event sequence, both signals are ignored. Figure 21-9 is a timing diagram for duration threshold event counting.

An illegal condition exists if the threshold value obtained from PMLCB*n*[THRESHOLD] and PMLCB*n*[TBMULT] is less than two. Under these conditions the intent of threshold counting is ambiguous.

Figure 21-9. Duration Threshold Event Sequence Timing Diagram

The second type of threshold event is the quantity threshold event. For these types of threshold event sequences the performance monitor counter is only incremented when the specified threshold event exceeds the threshold value. These events do not use the multiplier register field (PMLCB*n*[TBMULT]) like the duration threshold events. This type of threshold event is generally used to monitor the usage of buffers and queues. For example, the usage of a specific queue could be characterized by measuring the amount of time the queue is completely full or partially full. For this example the threshold field would be used to specify how many entries are required to be valid in the queue for that event to be counted.

21.4.4 Chaining

By configuring one counter to increment each time another counter overflows, several counters can be chained together to provide event counts larger than 32 bits. Each counter in a chain adds 32 bits to the maximum count. The register chaining sequence is not arbitrary and is specified indirectly by selecting the register overflow event to be counted. Selecting an event has the effect of selecting a source register because all available chaining events, as shown in Table 21-10, are dedicated to specific registers.

Note that the chaining overflow event occurs when the counter reaches its maximum value and wraps, not when the register's msb is set. For this overflow to occur, PMLCA*n*[CE] should be cleared to avoid signalling an interrupt when the counter's most significant bit is set. Note that several cycles may be required for the chained counters to reflect the true count because of the internal delay between when an overflow occurs and a counter increments.

21.4.5 Triggering

Triggering allows one counter to start or stop counting on the change of another counter or on the overflow of another counter. More specifically, if PMC1 is set to start or stop counting as a result of a change or overflow in counter PMC2, then counter PMC2 must be identified in the local control register of counter

PMC1. This is done by appropriately setting the trigger-on select bit or trigger-off select bit (PMLCB1[TRIGOFFSEL] or PMLCB1[TRIGONSEL]). Additionally, the condition that triggers the counter must be selected by configuring the corresponding control bits (PMLCB1[TRIGONCNTL] or PMLCB1[TRIGOFFCNTL]). Assuming the counter is enabled by other control register settings, the counter increments (or freezes) when its specified event occurs after the trigger-on (or off) condition occurs.

When trigger on and trigger off are both selected, the trigger-off condition is ignored until the trigger-on condition has occurred. Furthermore, when a trigger-off condition occurs, the counter state is preserved; it is not restarted by subsequent trigger-on conditions.

Triggering is disabled when the counter's trigger-select bits specify itself as the trigger source. Similarly, triggering is disabled when the trigger control bits are cleared.

21.4.6 Burstiness Counting

The burstiness counting feature makes it easier to characterize events that occur in rapid succession followed by a relatively long pause. As shown in Table 21-9, event bursts are defined by size, granularity, and distance.

Table 21-9. Burst Definition

Parameter	Description	Register Field
Size	The minimum number of events constituting a burst	PMLCA*n* [BSIZE]
Granularity	The maximum time between individual events counted as members of the same burst	PMLCA*n* [BGRAN]
Distance	The minimum time between bursts	PMLCA*n* [BDIST] x PMLCB*n*[TBMULT]

Figure 21-10 shows the relationships between size, granularity, and distance. Burstiness counting can be performed for all events except threshold events.

Figure 21-10. Burst Size, Distance, Granularity, and Burstiness Counting

The burstiness size field (PMLCA*n*[BSIZE]) specifies the minimum number of event occurrences that constitute a burst. A burst is identified when the number of event occurrences equals or exceeds PMLCA*n*[BSIZE]. Furthermore, these individual event occurrences must be separated by no more clock cycles than the value in the burstiness granularity field (PMLCA*n*[BGRAN]). Note that, although a burst is identified when the minimum number of events occurs, it is not counted until the burst sequence has ended. A burst sequence ends when the specified burstiness granularity is exceeded, at which point the last valid event has occurred for that sequence.

PMLCA*n*[BGRAN] specifies the maximum number of cycles between individual events for them to qualify as members of the same burst sequence.

The burstiness distance field (PMLCA*n*[BDIST]) and threshold/burstiness multiplier field (PMLCB*n*[TBMULT]) specify the acceptable number of cycles between the end of a burst sequence and the beginning of a new sequence for a group of event occurrences to be counted as an individual burst. The product of the burstiness distance field and the threshold/burstiness multiplier field determine the burstiness distance value used to determine when another burst sequence can begin. Note that the burst distance count begins when a new burst sequence ends and the PMC is incremented. No new burst sequence may begin until the burst distance count has reached zero. After the burst distance count reaches zero, it holds the zero value indicating that a new burst sequence can be counted. The burst distance count begins again when a new burst sequence is identified and counted.

Burstiness counting is disabled when the definition of a burst is ambiguous, that is, when the burst size field is less than two, or the burst distance is zero. When burstiness counting is disabled, regular counting is allowed.

Figure 21-10 shows that the burst distance is measured from the end of one burst sequence and that a new burst sequence may not begin until the burst distance count expires.

Three internal counters track the different values required for burstiness counting.

- Burstiness size is monitored by a counter. It is loaded with the value specified in the local control register when the burst granularity counter and the burst distance counters reach zero, and no new event is occurring. It always decrements when the following conditions occur: its value is not already zero, an event occurs, and the burst distance count equals zero.
- Burstiness granularity is monitored by a counter that is loaded with the specified value in the local control register on the rising edge of an event occurrence whenever the burst distance count equals zero. The granularity counter is decremented (if it has not already reached zero) when an event is not occurring and burst distance count equals zero.
- Burstiness distance is measured by a counter that is loaded with the product of PMLCB*n*[BDIST] and PMLCB*n*[TBMULT] when a burst sequence has been identified and counted. This counter is decremented when burstiness counting is enabled (and the counter has not already reached zero).

A burst is counted at the end of a burst sequence when the three burst parameter counters are all equal to zero. Figure 21-11 shows a burstiness counting example.

[1] For this example: count bursts of 5 event occurrences, burst granularity of 1, and acceptable distance between bursts of 8 (product of TBMULT and BDIST).

Figure 21-11. Burstiness Counting Timing Diagram

21.4.7 Performance Monitor Events

Table 21-10 lists performance monitor events specified in PMLCA1–PMLC11.

The event assignment column indicates the event's type and number, using the following formats:

- Ref:#—Reference events are shared across counters PMC1–PMC11. The number indicates the event. For example, Ref:6 means that PMC1–PMC11 share reference event 6.
- C[0–11]:#—Counter-specific events. C8 indicates an event assigned to PMC8. Thus C8:62 means PMC8 is assigned event 62 (PIC interrupt wait cycles).

Counter events not specified in Table 21-10 are reserved.

NOTE

- Some functional blocks may operate at a frequency other than that of the performance monitor. In these cases, the count represented by the performance monitor counters may be inaccurate.
- Some functional blocks are running at half of CCB clock and their events are counted twice in performance monitor. Other than performance monitor events, Table 21-10 also lists the clock information for each of the functional block.

Table 21-10. Performance Monitor Events

Event Counted	Number	Description of Event Counted
General Events		
Nothing	Ref:0	Register counter holds current value
System cycles	C0 and Ref:63	CCB (platform) clock cycles
DDR Memory Controller Events Clock information—Async or CCB Clock (Sync Mode)		
Cycles a read is returning data from DRAM	Ref:19	Each data beat returned to the memory controller on the DRAM interface
Cycles a read or write transfers data from (or to) DRAM	Ref:27	Each data beat transferred to or from the DRAM
Pipelined read misses in the row open table	C1:121	Row open table read misses issued while a read is outstanding
Pipelined read or write misses in the row open table	C2:64	Row open table read or write misses issued while a read or write is outstanding
Non-pipelined read misses in the row open table	C3:124	Row open table read misses issued when no reads are outstanding
Non-pipelined read or write misses in the row open table	C4:64	Row open table read or write misses issued when no reads or writes are outstanding
Pipelined read hits in the row open table	C5:120	Row open table read hits issued when a read is outstanding
Pipelined read or write hits in the row open table	C6:64	Row open table read or write hits issued when a read or write is outstanding
Non-pipelined read hits in the row open table	C7:121	Row open table read hits issued when no reads are outstanding
Non-pipelined read or write hits in the row open table	C8:64	Row open table read or write hits issued when no reads or writes are outstanding
Forced page closings not caused by a refresh	C1:64	Precharges issued to the DRAM for any reason except refresh. The possibilities are as follows: • A new transaction must be issued to an already active bank and sub-bank that has a different row open. • A new transaction must be issued, but the row open table is full and there is no bank/sub-bank match between the current transaction and the row open table. • The BSTOPRE interval expired for an open row.
Row open table misses	C2:65 and C11:66	Transactions that miss in the row open table
Row open table hits	C3:64 and C10:68	Transaction that hit in the row open table
Force page closings	C4:65	Forced page closings including those due to refreshes

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Table 21-10. Performance Monitor Events (continued)

Event Counted	Number	Description of Event Counted
Read-modify-write transactions due to ECC	C5:64	If ECC is enabled and a transaction requires byte enables, a read-modify-write sequence is issued on the DRAM interface.
Forced page closings due to collision with bank and sub-bank	C9:64	Increments if a new transaction must be issued to an active bank and sub-bank that has a different row open
Reads or writes from core 0–1	Ref:13	—
Reads or writes from eTSEC 1–3	C3:65	—
Reads or writes from high speed interfaces (PCI Express 1–2)	C4:67	—
Reads or writes from DMA	C5:66	—
Reads or writes from Security	C6:69	—
Row open table hits for reads or writes from core 0–1	Ref:14	—
Row open table hits for reads or writes from eTSEC 1–4	C6:65	—
Row open table hits for reads or writes from high speed interfaces (PCI Express 1–2)	C7:65	—
Row open table hits for reads or writes from DMA	C8:66	—
Row open table hits for reads or writes from Security	C7:68 and C10:65	—
DMA Controller Events Clock information— (CCB Clock) / 2		
Channel 0 read request	C1:66	DMA channel 0 read request active in the system
Channel 1 read request	C2:69	DMA channel 1 read request active in the system
Channel 2 read request	C3:68	DMA channel 2 read request active in the system
Channel 3 read request	C4:70	DMA channel 3 read request active in the system
Channel 0 write request	C1:67	DMA channel 0 write request active in the system
Channel 1 write request	C2:70	DMA channel 1 write request active in the system
Channel 2 write request	C3:69	DMA channel 2 write request active in the system
Channel 3 write request	C4:71	DMA channel 3 write request active in the system
Channel 0 descriptor request	C5:105	DMA channel 0 descriptor request active in the system
Channel 1 descriptor request	C6:108	DMA channel 1 descriptor request active in the system
Channel 2 descriptor request	C7:105	DMA channel 2 descriptor request active in the system
Channel 3 descriptor request	C8:105	DMA channel 3 descriptor request active in the system
Channel 0 read DW or less	C1:68 and C5:117	DMA channel 0 read double word valid

Table 21-10. Performance Monitor Events (continued)

Event Counted	Number	Description of Event Counted
Channel 1 read DW or less	C2:71 and C6:122	DMA channel 1 read double word valid
Channel 2 read DW or less	C3:70 and C7:118	DMA channel 2 read double word valid
Channel 3 read DW or less	C4:72 and C8:116	DMA channel 3 read double word valid
Channel 0 write DW or less	C1:69	DMA channel 0 write double word valid
Channel 1 write DW or less	C2:72	DMA channel 1 write double word valid
Channel 2 write DW or less	C3:71	DMA channel 2 write double word valid
Channel 3 write DW or less	C4:73	DMA channel 3 write double word valid
e500 Coherency Module (ECM) Events Clock information—CCB Clock		
ECM request wait core 0	C8:77	Asserted for every cycle core 0 request occurs
ECM request wait core 1	C11:98	Asserted for every cycle core 1 request occurs
ECM request wait I^2C/Security/Test Port/USB	C7:77	Asserted for every cycle I2C/Security/Test Port/USB request occurs
ECM request wait PEX1-2/DMA	C5:80	Asserted for every cycle PEX1-2/DMA request occurs
ECM request wait eTSEC1-3	C6:80	Asserted for every cycle eTSEC1-3 request occurs
ECM request wait SAP/USB/eSDHC/QE	C4:84	Asserted for every cycle SAP/USB/eSDHC/QE request occurs
ECM dispatch	Ref:15	ECM dispatch (includes address only's) Note: all ECM dispatch events are for committed dispatches
ECM dispatch from core 0	C1:80	ECM dispatch from core 0 (includes address only's)
ECM dispatch from core 1	C10:95	ECM dispatch from core 1 (includes address only's)
ECM dispatch from USB/QE	C10:87	ECM dispatch from USB/QE
ECM dispatch from eTSEC1	C4:85	—
ECM dispatch from eTSEC2	C8:80	—
ECM dispatch from eTSEC3	C9:80	—
ECM dispatch from PEX1	C8:81	—
ECM dispatch from PEX2	C10:98	—
ECM dispatch from DMA	C9:82	—
ECM dispatch from Security	C10:100	—
ECM dispatch from USB Host	C10:66	—
ECM dispatch from USB Dual Role	C9:68	—

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Table 21-10. Performance Monitor Events (continued)

Event Counted	Number	Description of Event Counted
ECM dispatch from other	C6:82	—
ECM dispatch to DDR	C7:79	ECM dispatch to DDR (excludes address only)
ECM dispatch to L2	C10:102	—
ECM dispatch to SRAM	C8:79	—
ECM dispatch to LBC	C9:83	—
ECM dispatch to PEX1	C2:84	—
ECM dispatch to PEX2	C1:81	—
ECM dispatch to CCSR	C9:87	—
ECM dispatch write	C7:81	—
ECM dispatch write allocate	C1:82	—
ECM dispatch read	C2:86	—
ECM dispatch read atomic	C3:86	—
ECM data bus grant DDR	C1:83	—
ECM data bus grant I^2C/Security/Test Port/USB	C3:87	—
ECM data bus grant PEX1–2/DMA	C4:89	—
ECM data bus grant LBC	Ref:16	—
ECM data bus grant eTSEC1–3	Ref:17	—
ECM data bus grant SAP/USB/eSDHC/QE	Ref:18	—
ECM global data bus beat	C5:86	—
ECM e500 direct read bus beat	C11:95	—
ECM e500 direct read bus beat forwarded	C7:84	ECM direct read bus beat forwarded directly to e500 R1 data bus
ECM cancel	C8:83	—
Boot Sequencer/Security/USB requests	C1:119	Number of requests (total)
Boot Sequencer/Security/USB read requests	C2:76	Number of read requests
Boot Sequencer/Security/USB data beats	C3:75	Number of data beats (total)
Boot Sequencer/Security/USB read data beats	C4:79	Number of read data beats
SAP/USB/eSDHC/QE requests	C1:99	Number of requests (total)
SAP/USB/eSDHC/QE read requests	C10:78	Number of read requests
SAP/USB/eSDHC/QE data beats	C11:76	Number of data beats (total)
SAP/USB/eSDHC/QE read data beats	C5:96	Number of read data beats
Mag2Cu (SAP/USB/eSDHC/QE) magenta request less than 32 bytes	C3:101	Number of magenta requests less than 32 bytes

Table 21-10. Performance Monitor Events (continued)

Event Counted	Number	Description of Event Counted
Interrupt Controller (PIC) Events Clock information—CCB Clock		
PIC total interrupt count	Ref:26	Total number of interrupts serviced
PIC interrupt wait cycles	C8:126	Counts cycles when an interrupt waits to be acknowledge
PIC interrupt service cycles	C2:83	Number of cycles there is an interrupt currently being serviced.
PIC interrupt select 0 (Duration threshold)	C1:120	THRESHOLD: select 0–3: interrupt count over threshold. (Note: only unmasked, nonzero priority requests are acknowledged). The four interrupts are selected through register pairs, PM0MR*n*–PM3MR*n*. See Section 9.3.4, "Performance Monitor Mask Registers (PMMRs)."
PIC interrupt select 1 (Duration threshold)	C3:123	
PIC interrupt select 2 (Duration threshold)	C5:119	
PIC interrupt select 3 (Duration threshold)	C6:124	
eTSEC 1 Events Clock information—(CCB Clock) / 2		
DMA write data beats	C3:109	DMA write data beats
DMA read data beats	C4:110	DMA read data beats
DMA Write Request	C5:106	DMA Write Request
DMA Read Request	C6:109	DMA Read Request
Number of dropped frames	C9:88	Number of dropped frames
TxBD read lifetime (Duration Threshold)	Ref:34	TxBD read lifetime
RxBD read lifetime (Duration Threshold)	Ref:38	RxBD read lifetime
TxBD write lifetime (Duration Threshold)	Ref:42	TxBD write lifetime
RxBD write lifetime (Duration Threshold)	Ref:46	RxBD write lifetime
Read data lifetime (Duration Threshold)	Ref:50	Read data lifetime
Rx IP packets checked for checksum	C9:92	Rx IP packets checked for checksum
TX IP packet with checksum	C1:105	TX IP packet with checksum
TX TCP/UDP packet with checksum	C2:113	TX TCP/UDP packet with checksum
TCP/UDP packets checked for c.s.	C3:114	TCP/UDP packets checked for c.s.
IP or TCP/UDP Rx checksum error	C4:115	IP or TCP/UDP Rx checksum error
Number of rejected frames by filer	C5:111	Number of rejected frames by filer
Number of rejected frames due to filer error	C6:114	Number of rejected frames due to filer error
Number of cycles Rx FIFO > 1/4 full	C5:110	Number of cycles Rx FIFO > 1/4 full
Number of cycles Rx FIFO > 1/2 full	C6:113	Number of cycles Rx FIFO > 1/2 full
Number of cycles Rx FIFO > 3/4 full	C7:110	Number of cycles Rx FIFO > 3/4 full
Number of cycles Rx FIFO = full	C8:110	Number of cycles Rx FIFO = full
Number of accepted frames match	C9:110	—

Table 21-10. Performance Monitor Events (continued)

Event Counted	Number	Description of Event Counted
Number of accepted frames to station address	C10:80	—
Number of accepted unicaset frames via hash	C11:78	—
Number of accepted group frames via hash	C6:96	—
Number of accepted frames via exact match	C7:100	—
Number of rejected frames at layer 2	C9:111	—
Number of RX interrupts signalled	C8:94	—
Number of TX interrupts signalled	C9:112	—
RX data write lifetime (Duration Threshold)	C10:81	—
Number of RX packets received while RX FIFO is full	C11:79	—
eTSEC 2 Events Clock information—(CCB Clock) / 2		
DMA write data beats	C5:107	DMA write data beats
DMA read data beats	C6:110	DMA read data beats
DMA Write Request	C7:107	DMA Write Request
DMA Read Request	C8:107	DMA Read Request
Number of dropped frames	C2:110	Number of dropped frames
TxBD read lifetime (Duration Threshold)	Ref:35	TxBD read lifetime
RxBD read lifetime (Duration Threshold)	Ref:39	RxBD read lifetime
TxBD write lifetime (Duration Threshold)	Ref:43	TxBD write lifetime
RxBD write lifetime (Duration Threshold)	Ref:47	RxBD write lifetime
Read data lifetime (Duration Threshold)	Ref:51	Read data lifetime
Rx IP packets checked for checksum	C3:115	Rx IP packets checked for checksum
TX IP packet with checksum	C4:116	TX IP packet with checksum
TX TCP/UDP packet with checksum	C5:101	TX TCP/UDP packet with checksum
TCP/UDP packets checked for c.s.	C6:115	TCP/UDP packets checked for c.s.
IP or TCP/UDP Rx checksum error	C7:111	IP or TCP/UDP Rx checksum error
Number of rejected frames by filer	C8:111	Number of rejected frames by filer
Number of rejected frames due to filer error	C9:93	Number of rejected frames due to filer error
Number of cycles Rx FIFO > 1/4 full	C7:113	Number of cycles Rx FIFO > 1/4 full
Number of cycles Rx FIFO > 1/2 full	C8:113	Number of cycles Rx FIFO > 1/2 full
Number of cycles Rx FIFO > 3/4 full	C9:96	Number of cycles Rx FIFO > 3/4 full
Number of cycles Rx FIFO = full	C1:108	Number of cycles Rx FIFO = full

Table 21-10. Performance Monitor Events (continued)

Event Counted	Number	Description of Event Counted
Number of accepted frames match	C9:113	—
Number of accepted frames to station address	C10:82	—
Number of accepted unicaset frames via hash	C11:80	—
Number of accepted group frames via hash	C6:97	—
Number of accepted frames via exact match	C7:101	—
Number of rejected frames at layer 2	C9:114	—
Number of RX interrupts signalled	C10:83	—
Number of TX interrupts signalled	C11:81	—
RX data write lifetime (Duration Threshold)	C8:96	—
Number of RX packets received while RX FIFO is full	C9:115	—
eTSEC 3 Events Clock information—(CCB Clock) / 2		
DMA write data beats	C7:108	DMA write data beats
DMA read data beats	C8:108	DMA read data beats
DMA Write Request	C9:90	DMA Write Request
DMA Read Request	C1:103	DMA Read Request
Number of dropped frames	C4:112	Number of dropped frames
TxBD read lifetime (Duration Threshold)	Ref:36	TxBD read lifetime
RxBD read lifetime (Duration Threshold)	Ref:40	RxBD read lifetime
TxBD write lifetime (Duration Threshold)	Ref:44	TxBD write lifetime
RxBD write lifetime (Duration Threshold)	Ref:48	RxBD write lifetime
Read data lifetime (Duration Threshold)	Ref:52	Read data lifetime
Rx IP packets checked for checksum	C6:116	Rx IP packets checked for checksum
TX IP packet with checksum	C7:112	TX IP packet with checksum
TX TCP/UDP packet with checksum	C8:112	TX TCP/UDP packet with checksum
TCP/UDP packets checked for c.s.	C9:94	TCP/UDP packets checked for c.s.
IP or TCP/UDP Rx checksum error	C1:106	IP or TCP/UDP Rx checksum error
Number of rejected frames by filer	C2:114	Number of rejected frames by filer
Number of rejected frames due to filer error	C3:116	Number of rejected frames due to filer error
Number of cycles Rx FIFO > 1/4 full	C9:97	Number of cycles Rx FIFO > 1/4 full
Number of cycles Rx FIFO > 1/2 full	C1:109	Number of cycles Rx FIFO > 1/2 full
Number of cycles Rx FIFO > 3/4 full	C2:116	Number of cycles Rx FIFO > 3/4 full

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Table 21-10. Performance Monitor Events (continued)

Event Counted	Number	Description of Event Counted
Number of cycles Rx FIFO = full	C3:118	Number of cycles Rx FIFO = full
Number of accepted frames match	C9:116	—
Number of accepted frames to station address	C10:84	—
Number of accepted unicaset frames via hash	C11:82	—
Number of accepted group frames via hash	C6:98	—
Number of accepted frames via exact match	C7:102	—
Number of rejected frames at layer 2	C9:117	—
Number of RX interrupts signalled	C8:97	—
Number of TX interrupts signalled	C9:118	—
RX data write lifetime (Duration Threshold)	C10:85	—
Number of RX packets received while RX FIFO is full	C11:83	—
PCI Express 1 to OCeaN Gasket Events Clock information—(CCB Clock) / 2		
Inbound PCIe read	C8:119	A single pulse to indicate an inbound PCIe read has occurred.
Inbound PCIe write	C9:101	A single pulse to indicate an inbound PCIe write has occurred.
Inbound PCIe data	C5:124	A level signal to indicate the amount of data transferred if any for inbound PCIe request. Active for every beat of PCIe data.
Outbound PCIe read	C6:126	A single pulse to indicate an outbound PCIe read has occurred.
Outbound PCIe write	C7:125	A single pulse to indicate an outbound PCIe write has occurred.
Outbound PCIe data	C8:124	A level signal to indicate the amount of data transferred if any for outbound PCIe request. Active for every beat of PCIe data.
Inbound Static Queue 0 start (Duration Threshold)	Ref:54	Lifetime of ISQ entry 0 or 6.
Outbound Static Queue 0 start (Duration Threshold)	Ref:55	Lifetime of OSQ entry 0.
PCI Express 2 to OCeaN Gasket Events Clock information—(CCB Clock) / 2		
Inbound PCIe read	C3:102	A single pulse to indicate an inbound PCIe read has occurred.
Inbound PCIe write	C4:103	A single pulse to indicate an inbound PCIe write has occurred.
Inbound PCIe data	C5:97	A level signal to indicate the amount of data transferred if any for inbound PCIe request. Active for every beat of PCIe data.

Table 21-10. Performance Monitor Events (continued)

Event Counted	Number	Description of Event Counted
Outbound PCIe read	C1:95	A single pulse to indicate an outbound PCIe read has occurred.
Outbound PCIe write	C2:101	A single pulse to indicate an outbound PCIe write has occurred.
Outbound PCIe data	C11:87	A level signal to indicate the amount of data transferred if any for outbound PCIe request. Active for every beat of PCIe data.
Inbound Static Queue 0 start (Duration Threshold)	Ref:32	Lifetime of ISQ entry 0 or 6.
Outbound Static Queue 0 start (Duration Threshold)	Ref:33	Lifetime of OSQ entry 0.
Local Bus Events Clock information—CCB Clock		
Number of correctable FCM ECC errors	C3:121	—
Number of uncorrectable FCM ECC errors	C6:119	—
Atomic reservation time-outs for ECM port	C6:118	—
Cycles for a read to FCM buffer RAM	C7:115	—
Cycles for a write to FCM buffer RAM	C8:115	—
Cycles a read is taking in GPCM	C1:117	—
Cycles a read is taking in UPM	C2:122	—
Cycles a write is taking in GPCM	C4:120	—
Cycles a write is taking in UPM	C5:114	—
L2 Cache/SRAM Events Clock information—CCB Clock		
L2 clearing of locks	Ref:22	—
Core instruction accesses to L2 that hit	C2:123	—
Core instruction accesses to L2 that miss	Ref:23	—
Core data accesses to L2 that hit	C4:121	—
Core data accesses to L2 that miss	C5:115	—
Non-core burst write to L2 (cache external write or SRAM)	C6:120	—
Non-core non-burst write to L2	C7:116	—
Noncore write misses cache external write window and SRAM memory range	Ref:24	—
Non-core read hit in L2	C1:118	—
Non-core read miss in L2	Ref:25	—
L2 allocates, from any source	C2:124	—

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Table 21-10. Performance Monitor Events (continued)

Event Counted	Number	Description of Event Counted
L2 retries due to full write queue	C3:122	—
L2 retries due to address collision	C4:122	—
L2 failed lock attempts due to full set	C5:116	—
L2 victimizations of valid lines	C6:121	—
L2 invalidations of lines	C7:117	—
Debug Events Clock information—CCB Clock		
External event	C3:125	Number of cycles trig_in pin is asserted
Watchpoint monitor hits	C2:125	—
Trace buffer hits	C1:122	—
DUART Events Clock information—CCB Clock		
UART0 baud rate	C1:127	—
UART1 baud rate	C5:127	—
Chaining Events Clock information—CCB Clock		
PMC0 carry-out	Ref:1	PMC0[0] 1-to-0 transitions.
PMC1 carry-out	Ref:2	PMC1[0] 1-to-0 transitions. Reserved for PMC1.
PMC2 carry-out	Ref:3	PMC2[0] 1-to-0 transitions. Reserved for PMC2.
PMC3 carry-out	Ref:4	PMC3[0] 1-to-0 transitions. Reserved for PMC3.
PMC4 carry-out	Ref:5	PMC4[0] 1-to-0 transitions. Reserved for PMC4.
PMC5 carry-out	Ref:6	PMC5[0] 1-to-0 transitions. Reserved for PMC5.
PMC6 carry-out	Ref:7	PMC6[0] 1-to-0 transitions. Reserved for PMC6.
PMC7 carry-out	Ref:8	PMC7[0] 1-to-0 transitions. Reserved for PMC7.
PMC8 carry-out	Ref:9	PMC8[0] 1-to-0 transitions. Reserved for PMC8.
PMC9 carry-out	Ref:10	PMC9[0] 1-to-0 transitions. Reserved for PMC9.
PMC10 carry-out	Ref:11	PMC10[0] 1-to-0 transitions. Reserved for PMC10.
PMC11 carry-out	Ref:12	PMC11[0] 1-to-0 transitions. Reserved for PMC11.

21.4.8 Performance Monitor Examples

Table 21-11 contains sample register settings for the four supported modes.

- Simple event performance monitoring example
- Triggering event performance monitoring example
- Threshold event performance monitoring example

- Burstiness event performance monitoring example

Table 21-11. Register Settings for Counting Examples

Register	Register Field	Simple Event	Triggering	Threshold	Burstiness
PMGC0	FAC	0	0	0	0
	PMIE	1	1	1	1
	FCECE	1	1	1	1
PMLCA*n*	FC	0	0	0	0
	CE	1	1	1	1
	EVENT	89	68	39	2
	BSIZE	0	0	0	5
	BGRAN	0	0	0	1
	BDIST	0	0	0	8
PMLCB*n*	TRIGONSEL	0	3	0	0
	TRIGOFFSEL	0	5	0	0
	TRIGONCNTL	0	1	0	0
	TRIGOFFCNTL	0	2	0	0
	TBMULT	0	0	0	0
	THRESHOLD	0	0	3	0

The settings in Table 21-12 are identical for all four examples.

Table 21-12. PMGC0 and PMLCA*n* Settings

Field	Setting	Reason
PMGC0[FAC]	0	Counters must not be frozen.
PMGC0[PMIE]	1	Performance monitor interrupts are enabled
PMGC0[FCECE]	1	Counters should be frozen when an interrupt is signalled.
PMLCA*n*[FC]	0	Counters cannot be frozen for counting.
PMLCA*n*[CE]	1	Overflow condition enable is required to allow interrupt signalling.

For simple event counting, a non-threshold event is selected in PMLCA*n*[EVENT] and all other features are disabled by clearing all register fields except for CE.

For the triggering example any event can be selected in PMLCA*n*[EVENT]. All other features are disabled by clearing these register fields except for CE to allow interrupt signalling. If PMLCB*n*[TRIGONSEL] is 3 and PMLCB*n*[TRIGOFFSEL] is 5, the counter begins and ends counting based on the conditions in counters three and five. Furthermore, if PMLCB*n*[TRIGONCNTL] is 1, the counter begins counting when PMC3 changes value. According to the setting in PMLCB*n*[TRIGOFFCNTL], the counter ends counting when PMC5 overflows. Also, although the register settings for PMC5 is not shown, PMLCA*n*[CE] for this

counter must be cleared so that interrupt signalling is not enabled and the counter does not freeze when it overflows.

For threshold counting, a threshold event must be specified in PMLCA*n*[EVENT]. For this example, the duration threshold value is scaled by two because PMLCB*n*[TBMULT] is one. All other features are disabled by clearing the appropriate fields.

Any non-threshold event can use the burstiness feature. For burstiness counting, values for PMLCA*n*[BSIZE,BGRAN,BDIST] and PMLCB*n*[TBMULT] must be specified.

The performance monitor must be reset before event counting sequences. The performance monitor can be reset by first freezing one or more counters and then clearing the freeze condition to allow the counters to count according to the settings in the performance monitor registers. Counters can be frozen individually by setting PMLCAn[FC] bits, or simultaneously by setting PMGC0[FAC]. Simply clearing these freeze bits will then allow the performance monitor to begin counting based on the register settings.

Note that using PMLCAn[FC] to reset the performance monitor resets only the specified counter. Performance monitor registers can be configured through reads or writes while the counters are frozen as long as freeze bits are not cleared by the register accesses.

Chapter 22
Debug Features and Watchpoint Facility

This chapter describes all customer-visible debug modes of the P1021 integrated device. The debug features on the P1021 pertain to the enhanced local bus controller (eLBC) and the DDR SDRAM interface. In addition to the external interfaces, the P1021 provides triggering capabilities based on user-programmable events. In addition, the watchpoint monitor and trace buffer provide some visibility into internal buses. This chapter also describes context ID registers, useful for software debug, and describes the JTAG access port signals that comply with the IEEE 1149.1 boundary-scan specification.

22.1 Introduction

P1021 provides the following debug features:

- DDR SDRAM transactions (Section 22.4.2, “DDR SDRAM Interface Debug”)
- eLBC transactions (Section 22.4.3, “Local Bus Interface Debug”)
- Watchpoint monitor and trace buffer (Section 22.4.4, “Watchpoint Monitor,” and Section 22.4.5, “Trace Buffer”)

22.1.1 Overview

As shown in Figure 22-1, debug information is provided through the LBC and DDR SDRAM interfaces. Limited visibility, through a 256 entry× 64-bit trace buffer, is also provided for the processor core interface. This visibility into internal device operation is useful for debugging application software through inverse assembly and reconstruction of the fetch stream.

The combination of a source ID (MSRCID[0:4]) and a data-valid signal (MDVAL) indicates that meaningful debug information is visible on either the local bus or DDR SDRAM interfaces. A logic analyzer can be programmed to capture data based on the values of MSRCID[0:4] and MDVAL, which supplement existing DDR and eLBC signals. Without MSRCID and MDVAL, it is not possible to provide

a logic analyzer with the transaction source and validity information. It needs a trigger criteria to filter transactions of interest.

Figure 22-1. Debug and Watchpoint Monitor Block Diagram

Other system debugging is supported by the programmable triggering of the watchpoint monitor and trace buffer. Both can be triggered from one of the following three sources:

- Each other
- A performance monitor event
- An external source (through TRIG_IN)

The watchpoint monitor can be configured to assert TRIG_OUT when a programmed event occurs. The two context ID registers, described in Section 22.3.3, “Context ID Registers,” are useful for software debug.

22.1.2 Features

The principal features of the debug modes and the watchpoint monitor are as follows:

- eLBC and DDR interface source ID and data-valid indicators that can be selected as follows:
  - Both eLBC or DDR SDRAM source ID can be selected to be driven onto the dedicated MSRCID[0:4] pins
  - DDR SDRAM source ID and data-valid indicators can also be selected to be driven onto the error correcting code (ECC) pins of the DDR interface
- Watchpoint monitor that supports the following:
  - Two-level triggering
  - Programmable external trigger (TRIG_OUT)
  - Interlock with performance monitor to use its large number of counters
- Trace buffer features that support the following:
  - Two-level triggering
  - Programmable external trigger (TRIG_OUT)
  - Interlocked with performance monitor to use its large number of counters
  - 256-entry trace buffer, 64 bits each
  - Programmable trace start and stop
  - Ability to function as a second watchpoint monitor
- Context ID registers that can be programmed to trigger events

22.1.3 Modes of Operation

The eLBC and DDR SDRAM interfaces all have debug modes, which are controlled by values on configuration inputs during the power-on reset (POR) sequence, as shown in Table 22-1. The DDR controller can also drive debug information on either MSRCID[0:4] or MECC[0:7]. See Section 22.4.1, “Source and Target ID,” for additional information about the source ID information driven on the debug signals in these modes.

Note that both the watchpoint monitor and trace buffer also operate in a variety of modes.

Table 22-1. POR Configuration Settings and Debug Modes

Configuration Signal	POR Value	Effect	Reference
$\overline{\text{CFG_MEM_DEBUG}}$ Default (1)	0	Debug information from the eLBC is driven on the MSRCID and MDVAL signals	22.1.3.1/22-4
	1	Debug information from the DDR SDRAM controller is driven on the MSRCID and MDVAL signals (default).	
$\overline{\text{CFG_DDR_DEBUG}}$ Default (1)	0	Debug information is driven on the ECC pins instead of normal ECC I/O. ECC signals from memory devices must be disconnected.	22.1.3.2/22-4
	1	Debug information is not driven on ECC pins. ECC pins function in their normal mode (default).	

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

22.1.3.1 Memory Debug Mode (eLBC and DDR)

Both the eLBC and the DDR SDRAM controllers can drive debug information (source ID and data-valid indicator) onto MSRCID[0:4] and MDVAL. As shown in Table 22-1, the values of $\overline{\text{CFG_MEM_DEBUG}}$ controls the multiplexing during POR. If $\overline{\text{CFG_MEM_DEBUG}}$ is low when sampled during POR, the eLBC SDRAM information appears on MSRCID[0:4] and MDVAL. If $\overline{\text{DMA_DACK0}}$ is high when sampled during POR, the debug information from the DDR SDRAM controller is presented on MSRCID[0:4] and MDVAL.

22.1.3.2 DDR SDRAM Interface Debug Mode

$\overline{\text{CFG_DDR_DEBUG}}$ is sampled during POR to multiplex either ECC or debug information on the ECC pins of the DDR SDRAM interfaces. As shown in Table 22-1, if $\overline{\text{CFG_DDR_DEBUG}}$ is low during POR, the ECC pins operate in debug mode and provide MSRCID and MDVAL information. $\overline{\text{CFG_DDR_DEBUG}}$ must be pulled low during POR to use the ECC pins in debug mode.

If $\overline{\text{CFG_DDR_DEBUG}}$ is unconnected, an internal pull-up resistor ensures the ECC pins always source DDR SDRAM error correcting code information as their default power-on reset configuration.

NOTE

If the DDR ECC pins are in debug mode (configured for debug during POR), ECC checking is disabled in the memory controller. In this case, MECC[0:4] do not provide ECC information and must not be connected to SDRAM devices.

22.1.3.3 Watchpoint Monitor Modes

Table 22-2 lists the operating modes supported by the watchpoint monitor.

Table 22-2. Watchpoint Monitor Modes

Operating Mode	Trigger Logic
Immediate trigger arming (one-level triggering)	The watchpoint monitor triggers as soon as the first trigger event occurs.
Wait for trigger arming (two-level triggering)	The watchpoint monitor waits for a specific event before enabling (arming) the trigger logic. The monitor does not respond to trigger events until after the arming event occurs. This function is similar to two-level triggering on a logic analyzer.
Assert TRIG_OUT on hit	The debug logic can be programmed to assert the TRIG_OUT signal when a programmed watchpoint monitor event occurs. This signal can be used to trigger a logic analyzer.

22.1.3.4 Trace Buffer Modes

Table 22-3 lists the operating modes supported by trace buffer.

Table 22-3. Trace Buffer Modes

Operating Mode	Trigger Logic
Immediate trigger arming (one-level triggering)	The trace buffer triggers as soon as the first trigger event occurs.
Wait for trigger arming (two-level triggering)	The trace buffer waits for a specific event before enabling (arming) the trigger logic. The trace buffer does not respond to trigger events until after the arming event occurs. This function is similar to two-level triggering on a logic analyzer.
Specific interface selection	The trace buffer can be programmed to trace one of several internal interfaces.
Specific event selection	The trace buffer can be programmed to trace on the occurrence of one or several concurrent events.
Specific trace selection	To facilitate trace data filtering, the trace buffer can be configured to capture data under the following conditions: • On every cycle in which a valid transaction is present on the selected interface • Only when the programmed trace event is detected
Programmable trace stop	The trace buffer may be programmed to stop tracing when a programmed stop-tracing event occurs or when the 256-entry buffer is full.

22.2 External Signal Description

This section provides information about all the external signals associated with the various P1021 debug functions.

As shown in Table 22-1, the P1021 has several signals that are sampled during POR to determine the configuration of the phase-locked loop clock mode and the ROM, flash, and dynamic memory. See Section 4.4.3, “Power-On Reset Configuration.”

To facilitate system testing, the P1021 provides a JTAG test access port (TAP) that complies with the IEEE 1149.1 boundary-scan specification. This section also describes JTAG TAP signals.

22.2.1 Overview

Table 22-4 contains summaries of all signals associated with device debug features alongside a reference to the page containing further information. Table 22-5 provides the detailed descriptions about the signals.

Some signals (the MECC bus for example) are described in other chapters, but are described here also for completeness. The descriptions in this chapter focus on the signals' debugging utility.

Table 22-4. Debug, Watchpoint, and Test Signal Summary

Name	Description	Functional Block	Function	Reset Value	I/O	Page
MDVAL	Memory data-valid	Debug	Selectable data-valid signal from either DDR SDRAM controller or eLBC.	1	O	22-7
MECC[0:7]	DDR error correcting code	DDR SDRAM	In debug mode, the high-order six bits carry debug information (transaction source ID and data-valid indication).	0x08	O[1]	22-7
MSRCID[0:1]	Memory source ID	Debug	Selectable transaction source ID from either DDR SDRAM controller or eLBC.	Reset_cfg	O	22-7
MSRCID[2:4]				111	O	22-7
TRIG_IN	Trigger in	Debug	Inbound trigger for various functions in the watchpoint monitor and trace buffer.	1	I	22-8
TRIG_OUT	Trigger out	Debug	Can be used externally for triggering a logic analyzer. Additionally, it can be used for observing system ready indication. Functions are multiplexed onto this signal depending on TOSR[SEL] (see Table 22-27).	1	O	22-8
TCK	Test clock	Debug	Clock for JTAG testing. Internally pulled up.	1	I	22-8
TDI	Test data input	Debug	Serial input for instructions and data to the JTAG test subsystem. Internally pulled up.	1	I	22-8
TDO	Test data output	Debug	Serial data output for the JTAG test subsystem. High impedance except when scanning out data.	Hi Z	O	22-8
TMS	Test mode select	Debug	Carries commands to the TAP controller for boundary scan operations. Internally pulled up.	1	I	22-8
$\overline{\text{TRST}}$	Test reset	Debug	Resets the TAP controller asynchronously.	—	I	22-8
$\overline{\text{TEST_SEL}}$	Test select 1	Test	Factory test. Must be negated (pulled high) for normal operation. **Note:** For P1012, TEST_SEL is an active high signal and needs to be pulled low to disable factory test.	—	I	22-8
$\overline{\text{SCAN_MODE}}$	Test	Test	Factory Test. Refer to the *P1021 QorIQ Integrated Host Processor Hardware Specifications* for proper treatment.	—	I	22-8

[1] While these signals are normally bidirectional, when sourcing debug information they are output only.

22.2.2 Detailed Signal Descriptions

This section describes the details of the debug, watchpoint monitor, and JTAG test signals

22.2.2.1 Debug Signals—Details

Table 22-5 describes all signals associated with device debug modes.

Table 22-5. Debug Signals—Detailed Signal Descriptions

Signal	I/O	Description	
MDVAL	O	Memory data-valid. Indicates when valid data is available. May be used by a logic analyzer to capture the data on the data bus.	
		State Meaning	Asserted—Indicates that data is valid on the data bus during the current clock cycle. When the DDR SDRAM interface is selected to source information on MDVAL, this signal is valid for every cycle that data is driven or received on the DDR SDRAM interface. When the eLBC is selected, this signal is valid for every cycle that data is driven or received on the local bus interface. The assertion of this signal may be used by a logic analyzer to capture data.
		Timing	Asserted/Negated—Referenced to the selected interface, (DDR or local bus). Asserts when data is valid. Assertions are held for the duration of the transfer. Read data timing is similar to MA. Write data timing is similar to the output MDQ.
MECC[0:7]	O	Memory ECC. DDR error checking and correcting. The normally bidirectional operation of the memory ECC (MECC) bus is described in Section 8.5.10, “Error Checking and Correcting (ECC).” This bus is used for debug functions when MSRCID1 is sampled low during POR. In debug mode, the high-order 5 bits (MECC[0:4]) may be used to provide the transaction source ID and MECC5 can be used as the data-valid indicator. In debug mode, MECC[0:5] is constantly driven with debug information and must be disconnected from the DDR memory’s ECC pins.	
		State Meaning	Asserted/Negated—In debug mode, MECC[0:5] is always driven. The source ID values appear during RAS and CAS cycles. A value of 0x1F (all ones) is driven during cycles other than RAS and CAS. The data-valid indicator appears when data is being received or driven on the pins.
		Timing	Driven every cycle in debug mode.
MSRCID[0:4]	O	Memory source ID. Attribute signals associated with the memory interface that indicate the source ID for a transaction on an SDRAM interface. The SDRAM interface, DDR or local bus, to which the debug information applies is specified during POR with MSRCID0 as shown in Table 22-1. Two of these signals serve as reset configuration input signals.	
		State Meaning	Asserted/Negated—In debug mode, always driven with the value of the source ID. The source ID has a value of 0x1F for cycles other than RAS and CAS. The encodings shown in Table 22-28 provide detailed information about a memory transaction.
		Timing	Driven every cycle in debug mode. Similar timing to MA.

22.2.2.2 Watchpoint Monitor Trigger Signals—Details

Table 22-6 shows detailed descriptions of the watchpoint monitor and trace buffer signals.

Table 22-6. Watchpoint and Trigger Signals—Detailed Signal Descriptions

Signal	I/O	Description	
TRIG_IN	I	Trigger in. Can be used to trigger the watchpoint and trace buffers. Note this is an active-high (rising-edge triggered) signal.	
		State Meaning	Asserted—Indicates that a programmed/armed external event has been detected. Assertion may be used internally to trigger trace buffers and watchpoint mechanisms.
		Timing	Assertion/Negation—The P1021 interprets TRIG_IN as asserted on detection of the rising edge. It may occur at any time. Must remain asserted for at least 3 system clocks to be recognized internally.
TRIG_OUT	O	Trigger out. Function determined by TOSR[SEL]. When TOSR[SEL] is non-zero, it can be used for triggering external devices, like a logic analyzer, with either the watchpoint monitor, the trace buffer, or the performance monitor as trigger sources. When TOSR[SEL] is cleared, TRIG_OUT is multiplexed with READY, which indicates the operational readiness of the device (running or in low-power or debug modes). See Chapter 4, “Reset, Clocking, and Initialization,” and Chapter 20, “Global Utilities,” for more details about reset, low-power, and debug states.	
		State Meaning	Asserted—When TOSR[SEL] is all zeros, serves as the READY signal, indicating that the device is not in a low-power or debug mode and that it has emerged from reset. SEL ≠ 0 indicates that a programmed trigger event has occurred. Negation—No final watchpoint match condition
		Timing	Assertion may occur at any time. Remains asserted for at least 3 system clocks

22.2.2.3 JTAG Test Signals—Details

Table 22-7 shows detailed descriptions of the JTAG test signals.

Table 22-7. JTAG Test and Other Signals—Detailed Signal Descriptions

Signal	I/O	Description	
TCK	I	JTAG test clock.	
		State Meaning	Asserted/Negated—Should be driven by a free-running clock signal with a 30–70% duty cycle. Input signals to the TAP are clocked in on the rising edge. Changes to the TAP output signals occur on the falling edge. The test logic allows TCK to be stopped. An unterminated input appears as a high signal level to the test logic due to an internal pull-up resistor.
		Timing	See IEEE 1149.1 standard for more details.
TDI	I	JTAG test data input.	
		State Meaning	Asserted/Negated—The value present on the rising edge of TCK is clocked into the selected JTAG test instruction or data register. An unterminated input appears as a high signal level to the test logic due to an internal pull-up resistor.
		Timing	See IEEE 1149.1 standard for more details.

Table 22-7. JTAG Test and Other Signals—Detailed Signal Descriptions (continued)

Signal	I/O	Description	
TDO	O	JTAG test data output.	
		State Meaning	Asserted/Negated—The contents of the selected internal instruction or data register are shifted out on this signal on the falling edge of TCK. Remains in a high-impedance state except when scanning data.
		Timing	See IEEE 1149.1 standard for more details.
TMS	I	JTAG test mode select.	
		State Meaning	Asserted/Negated—Decoded by the internal JTAG TAP controller to distinguish the primary operation of the test support circuitry. An unterminated input appears as a high signal level to the test logic due to an internal pull-up resistor.
		Timing	See IEEE 1149.1 standard for more details.
$\overline{\text{TRST}}$	I	JTAG test reset.	
		State Meaning	Asserted—Causes asynchronous initialization of the internal JTAG TAP controller. Must be asserted during power-on reset in order to properly initialize the JTAG TAP and for normal operation of the P1021. An unterminated input appears as a high signal level to the test logic due to an internal pull-up resistor. Negated— Normal operation.
		Timing	See IEEE 1149.1 standard for more details.
$\overline{\text{SCAN_MODE}}$	I	Used for factory test. Refer to the *P1021 QorIQ Integrated Processor Hardware Specifications* for proper treatment.	
$\overline{\text{TEST_SEL}}$	I	Used for factory test. Should be negated (pulled high) for normal operation.	

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

22.3 Memory Map/Register Definition

Table 22-8 shows the memory-mapped debug and watchpoint registers of the P1021. Any undefined 4-byte address spaces within offset 0x000–0xFFF are reserved.

In this table and in the register figures and field descriptions, the following access definitions apply:

- Reserved fields are always ignored for the purposes of determining access type.
- R/W, R, and W (read/write, read only, and write only) indicate that all the non-reserved fields in a register have the same access type.
- w1c indicates that all of the non-reserved fields in a register are cleared by writing ones to them.
- Mixed indicates a combination of access types.
- Special is used when no other category applies. In this case the register figure and field description table should be read carefully.

Table 22-8. Debug and Watchpoint Monitor Memory Map

Watchpoint Monitor and Trace Buffer—Block Base Address 0xE_2000				
Offset	**Register**	**Access**	**Reset**	**Section/Page**
Watchpoint Monitor Registers				
0x000	WMCR0—Watchpoint monitor control register 0	R/W	0x0000_0000	22.3.1.1/22-11
0x004	WMCR1—Watchpoint monitor control register 1	R/W	0x0000_0000	22.3.1.1/22-11
0x00C	WMAR—Watchpoint monitor address register	R/W	0x0000_0000	22.3.1.2/22-13
0x014	WMAMR—Watchpoint monitor address mask register	R/W	0x0000_0000	22.3.1.3/22-14
0x018	WMTMR—Watchpoint monitor transaction mask register	R/W	0x0000_0000	22.3.1.4/22-14
0x01C	WMSR—Watchpoint monitor status register	R/W	0x0000_0000	22.3.1.5/22-16
Trace Buffer Registers				
0x040	TBCR0—Trace buffer control register 0	R/W	0x0000_0000	22.3.2.1/22-16
0x044	TBCR1—Trace buffer control register 1	R/W	0x0000_0000	22.3.2.1/22-16
0x04C	TBAR—Trace buffer address register	R/W	0x0000_0000	22.3.2.2/22-19
0x054	TBAMR—Trace buffer address mask register	R/W	0x0000_0000	22.3.2.3/22-19
0x058	TBTMR—Trace buffer transaction mask register	R/W	0x0000_0000	22.3.2.4/22-20
0x05C	TBSR—Trace buffer status register	R/W	0x0000_0000	22.3.2.5/22-21
0x060	TBACR—Trace buffer access control register	R/W	0x0000_0000	22.3.2.6/22-21
0x064	TBADHR—Trace buffer access data high register	R/W	0x0000_0000	22.3.2.7/22-22
0x068	TBADR—Trace buffer access data register	R/W	0x0000_0000	22.3.2.8/22-23
Context ID Registers				
0x0A0	PCIDR—Programmed context ID register	R/W	0x0000_0000	22.3.3.1/22-23
0x0A4	CCIDR—Current context ID register	R/W	0x0000_0000	22.3.3.2/22-24

Table 22-8. Debug and Watchpoint Monitor Memory Map (continued)

Watchpoint Monitor and Trace Buffer—Block Base Address 0xE_2000				
Offset	**Register**	**Access**	**Reset**	**Section/Page**
Other Registers				
0x0B0	TOSR—Trigger output source register	R/W	0x0000_0000	22.3.4.1/22-25

22.3.1 Watchpoint Monitor Register Descriptions

The following sections describe the control registers for the watchpoint monitor facility.

22.3.1.1 Watchpoint Monitor Control Registers 0–1 (WMCR0, WMCR1)

The watchpoint monitor control registers (WMCR0, WMCR1) control the specification of watchpoint monitor events. Figure 22-2 shows WMCR0.

Offset 0xE_2000 Access: Read/Write

	0	1	2	3	4	5	6	7	20	21	23	24	31
R W	EN	AMD	TMD	ECEN	NECEN	SIDEN	TIDEN	—		STRT		—	
Reset	All zeros												

Figure 22-2. Watchpoint Monitor Control Register 0 (WMCR0)

Table 22-9 describes the WMCR0 fields.

Table 22-9. WMCR0 Field Descriptions

Bits	Name	Description
0	EN	Enable 0 Watchpoint monitor events are not flagged. 1 Watchpoint monitor events are flagged.
1	AMD	Address match disable. Qualifies address match as a watchpoint event criterion. 0 Address matching is used to recognize a watchpoint event. 1 Address matching does not affect watchpoint event detection.
2	TMD	Transaction match disable. Qualifies transaction type match (as defined in WMCR1[IFSEL] and WMTMR) as a watchpoint event criterion. 0 A transaction type match is used to recognize watchpoint events. 1 A transaction type match does not affect watchpoint event detection.
3	ECEN	Equal context enable. Qualifies the matching of current context with programmed context as a watchpoint event criterion, as written in the context registers described in Section 22.3.3, “Context ID Registers.” 0 Current context match does not affect watchpoint event detection. 1 Watchpoint events are qualified by comparing current context with the programmed context event value. **Note:** ECEN and NECEN must not be enabled in the same run. If both are set, watchpoint events are inhibited (never occur).

Table 22-9. WMCR0 Field Descriptions

Bits	Name	Description
4	NECEN	Not equal context enable. Qualifies the matching of current context with programmed context as a watchpoint event criterion, as written in the context registers described in Section 22.3.3, "Context ID Registers." 0 The failure of a current context match does not affect watchpoint event detection 1 Watchpoint events are qualified with NOT getting a current context compare with the programmed context event value. **Note:** ECEN and NECEN must not be enabled in the same run. If both are set, watchpoint events are inhibited (never occur).
5	SIDEN	Source ID enable 0 Source ID does not affect watchpoint event detection. 1 Watchpoint events are qualified by comparison with the programmed WMCR1(SID) value.
6	TIDEN	Target ID enable 0 Target ID does not affect watchpoint event detection. 1 Watchpoint events are qualified by comparison with the programmed WMCR1(TID) value.
7–20	—	Reserved
21–23	STRT	Start condition. Specifies the event that arms the watchpoint monitor to start looking for the programmed event. 000 No event. Armed immediately 001 Trace buffer event is detected 010 Performance monitor signals overflow 011 TRIG_IN transitions from 0 to 1 100 TRIG_IN transitions from 1 to 0 101 Current context ID equals programmed context ID 110 Current context ID is not equal to programmed context ID 111 Reserved
24–31	—	Reserved

Figure 22-3 shows the WMCR1.

Offset 0xE_2004 Access: Read/Write

	0–4	5–7	8–10	11–15	16–26	27–31
R/W	—	IFSEL	—	SID	—	TID
Reset	All zeros					

Figure 22-3. Watchpoint Monitor Control Register 1 (WMCR1)

Table 22-10 describes the WMCR1 fields.

Table 22-10. WMCR1 Field Descriptions

Bits	Name	Description
0–4	—	Reserved
5–7	IFSEL	Interface selection. Selects the address, transaction type (as defined in WMTMR), and other attributes to be used for comparison 000 Selects e500 coherency module (ECM) dispatch interface 001 Reserved 010 Reserved 011 Reserved 100 Selects internal PCI Express 1 outbound interface 101 Selects internal PCI Express 2 outbound interface 110 Reserved 111 Reserved
8–10	—	Reserved
11–15	SID	Source ID. Specifies the source ID associated with WMCR0[SIDEN]. For a definition of the source ID, see Table 22-28.
16–26	—	Reserved
27–31	TID	Target ID. Specifies the target ID associated with WMCR0[TIDEN]. For a definition of the target ID see Table 22-28.

22.3.1.2 Watchpoint Monitor Address Register (WMAR)

The watchpoint monitor address register (WMAR) shown in Figure 22-4 contains the address to match against if WMCR[AMD] is clear. Note that this address may be further qualified with the bits described in Section 22.3.1.3, “Watchpoint Monitor Address Mask Register (WMAMR).”

Figure 22-4. Watchpoint Monitor Address Register (WMAR)

Table 22-11 describes the WMAR fields.

Table 22-11. WMAR Field Descriptions

Bits	Name	Description
0–31	WMA	Watchpoint monitor address.

22.3.1.3 Watchpoint Monitor Address Mask Register (WMAMR)

The watchpoint monitor address mask register (WMAMR) shown in Figure 22-5 contains the mask for the address in the WMAR.

Figure 22-5. Watchpoint Monitor Address Mask Register (WMAMR)

Table 22-12 describes the WMAMR fields.

Table 22-12. WMAMR Field Descriptions

Bits	Name	Description
0–31	WMAM	Watchpoint monitor address mask. A value of zero masks the address comparison for the corresponding address bit. These bits only mask the address bits generated by the hardware, but do not affect the bits specified in WMAR. A bit that is masked from the comparison should be set to 0 in WMAR.

22.3.1.4 Watchpoint Monitor Transaction Mask Register (WMTMR)

The watchpoint monitor transaction mask register (WMTMR), shown in Figure 22-6, specifies which transaction types to monitor. WMTMR allows users to qualify watchpoint events specifically with any combination of transaction types. As shown in Table 22-14, each bit represents as many as four separate transaction types; one for each interface. Setting a bit enables watchpoint monitoring for the corresponding transaction types.

Because the supported transaction types vary by interface, the type designated by a WMTMR field also depends on the interface specified by WMCR1[IFSEL]. Table 22-14 lists transaction types associated with each WMTMR bit by interface.

Figure 22-6. Watchpoint Monitor Transaction Mask Register (WMTMR)

Table 22-13 describes the WMTMR fields.

Table 22-13. WMTMR Field Descriptions

Bits	Name	Description
0–31	WMTM	Watchpoint monitor transaction mask. Each bit corresponds to a transaction type as defined in Table 22-14. The transaction associated with any particular bit may be different depending on the interface being monitored. A value of 1 for a given mask bit enables the matching of the transaction associated with that bit. These bits are meaningful only when WMCR0[TMD] = 0.

The following table, Table 22-14, defines the transactions associated with each transaction mask bit for the different interfaces supported by the watchpoint monitor.

Table 22-14. Transaction Types by Interface

Bit	Description		
	e500 Coherency Module Dispatch	**DDR Controller**	**PCI Express Outbound Transaction**
0	Write with local processor snoop	Write	Posted Write
1	Write with no local processor snoop	—	Non-posted Write
2	Write with allocate(L2 stashing)	Write with allocate	—
3	Write with allocate and lock (L2 stashing with locking)	Write with allocate and lock	—
4	Reserved	—	—
5	Reserved	—	—
6	Reserved	—	—
7	Reserved	—	—
8	Read with local processor snoop	Read	Read
9	Read with no local processor snoop	—	—
10	Read with unlock	Read with unlock	—
11	Reserved	—	Read Response
12	Reserved	—	—
13–15	Reserved	—	—
16	ATOMIC clear	ATOMIC clear	—
17	ATOMIC set	ATOMIC set	—
18	ATOMIC decrement	ATOMIC decrement	—
19	ATOMIC increment	ATOMIC increment	—
20–24	Reserved	—	—
25	Address only transaction	—	—
26–31	Reserved	—	—

22.3.1.5 Watchpoint Monitor Status Register (WMSR)

The watchpoint monitor status register (WMSR) shown in Figure 22-7 indicates the state of the watchpoint monitor.

Offset 0xE_201C — Access: Read/Write

	0	1	2–31
R/W	ACT	TRIG	—
Reset	All zeros		

Figure 22-7. Watchpoint Monitor Status Register (WMSR)

Table 22-15 describes the WMSR fields.

Table 22-15. WMSR Field Descriptions

Bits	Name	Description
0	ACT	Active 0 The start triggering event has not occurred; watchpoint monitor is not armed. 1 The start triggering event has occurred; watchpoint monitor is armed.
1	TRIG	Triggered 0 The programmed event in WMCR0 has not yet been triggered. 1 The programmed event in WMCR0 has been triggered at least once.
2–31	—	Reserved

22.3.2 Trace Buffer Register Descriptions

The following sections describes the trace buffer registers.

22.3.2.1 Trace Buffer Control Registers (TBCR0, TBCR1)

The trace buffer control registers (TBCR0, TBCR1) specify trace buffer events. Figure 22-8 shows TBCR0.

Offset 0xE_2040 — Access: Read/Write

	0	1	2	3	4	5	6	7	8–13	14–15	16–20	21–23	24–28	29–31
R/W	EN	AMD	TMD	ECEN	NECEN	SIDEN	TIDEN	HALT	—	MODE	—	STRT	—	STOP
Reset	All zeros													

Figure 22-8. Trace Buffer Control Register 0 (TBCR0)

Table 22-16 describes the TBCR0 fields.

Table 22-16. TBCR0 Field Descriptions

Bits	Name	Description
0	EN	Enable 0 The trace buffer facility is disabled. 1 The trace buffer facility is enabled.
1	AMD	Address match disable 0 The address match is used to qualify a trace buffer event. 1 The address match is ignored when detecting a trace buffer event.
2	TMD	Transaction match disable 0 The transaction type match is used to qualify a trace buffer event. 1 The transaction type match is ignored when detecting a trace buffer event.
3	ECEN	Equal context enable. Qualifies the matching of current context with programmed context as a trace buffer event criterion, as written in the context registers described in Section 22.3.3, "Context ID Registers." 0 Current context match does not affect trace buffer event detection 1 Trace buffer events are qualified by comparing current context with the programmed context event value. **Note:** ECEN and NECEN must not be enabled in the same run. If both are set, watchpoint events are inhibited (never occur).
4	NECEN	Not equal context enable. Qualifies the matching of current context with programmed context as a trace buffer event criterion, as written in the context registers described in Section 22.3.3, "Context ID Registers." 0 The failure of a current context match does not affect trace buffer event detection 1 trace buffer events are qualified with NOT getting a current context compare with the programmed context event value. **Note:** ECEN and NECEN must not be enabled in the same run. If both are set, watchpoint events are inhibited (never occur).
5	SIDEN	Source ID enable 0 Trace buffer events ignore the programmed source ID value. 1 Trace buffer events are qualified by comparison with the programmed SID event value.
6	TIDEN	Target ID enable 0 Trace buffer events ignore the programmed TID event value. 1 Trace buffer events are qualified by comparison with the programmed TID event value. This comparison only applies when the ECM is selected for tracing (TBCR1[IFSEL] is all zeros).
7	HALT	Halt causes the trace buffer to stop tracing immediately. TBSR[ACT] remains set when this bit is set.
8–13	—	Reserved
14–15	MODE	Trace mode. Specifies one of two trace modes. 00 Trace every valid transaction 01 Reserved 10 Trace only cycles in which a trace event is detected. Note that if EN and other TBCR0 fields are not properly programmed to specify a traceable event, tracing occurs for every valid address. 11 Reserved
16–20	—	Reserved

Table 22-16. TBCR0 Field Descriptions (continued)

Bits	Name	Description
21–23	STRT	Start condition. Specifies the event that arms the trace buffer to start looking for the programmed event 000 No event. Armed immediately 001 Watchpoint monitor event is detected 010 Trace buffer event is detected 011 Performance monitor signals overflow 100 TRIG_IN transitions from 0 to 1 101 TRIG_IN transitions from 1 to 0 110 Current context ID equals programmed context ID 111 Current context ID does not equal programed context ID
24–28	—	Reserved
29–31	STOP	Trace stop mode. Specifies the event that stops the updating of the trace buffer after it has been started. Trace buffer only stops after it has been triggered at least once. 000 Buffer is full 001 Watchpoint monitor event is detected 010 Trace buffer event is detected 011 Performance monitor signals overflow 100 TRIG_IN transitions from 0 to 1 101 TRIG_IN transitions from 1 to 0 110 Current context ID equals programmed context ID 111 Current context ID does not equal programed context ID

Figure 22-9 shows TBCR1.

Offset 0xE_2044 Access: Read/Write

	0 4	5 7	8 10	11 15	16 26	27 31
R W	—	IFSEL	—	SID	—	TID
Reset	All zeros					

Figure 22-9. Trace Buffer Control Register 1 (TBCR1)

Table 22-17 describes the TBCR1 fields.

Table 22-17. TBCR1 Field Descriptions

Bits	Name	Description
0–4	—	Reserved
5–7	IFSEL	Interface selection. Specifies the interface that sources information for both comparison/buffer control and buffer data capture. 000 Selects e500 coherency module (ECM) dispatch interface 001 Reserved 010 Reserved 011 Reserved 100 Selects internal PCI Express 1 outbound interface 101 Selects internal PCI Express 2 outbound interface 110 Reserved 111 Reserved
8–10	—	Reserved

Table 22-17. TBCR1 Field Descriptions

Bits	Name	Description
11–15	SID	Source ID. Specifies the source ID associated with TBCR0[SIDEN]. The source ID is defined in Table 22-28.
16–26	—	Reserved
27–31	TID	Target ID. Specifies the target ID associated with TBCR0[TIDEN]. The target ID is defined in Table 22-28.

22.3.2.2 Trace Buffer Address Register (TBAR)

The trace buffer address register (TBAR) shown in Figure 22-10 contains the address to match against (if TBCR0[AMD] is zero). This address may be further qualified by the mask bits defined in Section 22.3.2.3, "Trace Buffer Address Mask Register (TBAMR)."

Figure 22-10. Trace Buffer Address Register (TBAR)

Table 22-18 describes the TBAR field.

Table 22-18. TBAR Field Descriptions

Bits	Name	Description
0–31	TBA	Trace buffer address.

22.3.2.3 Trace Buffer Address Mask Register (TBAMR)

The trace buffer address mask register (TBAMR) shown in Figure 22-11 contains a mask for the TBAR, which allows excluding address bits from the comparison.

Figure 22-11. Trace Buffer Address Mask Register (TBAMR)

Table 22-19 describes the TBAMR field.

Table 22-19. TBAMR Field Descriptions

Bits	Name	Description
0–31	TBAM	Trace buffer address mask. A value of zero masks the address comparison for the corresponding address bit. These bits only mask the address bits generated by the hardware, but do not affect the bits specified in TBAR. A bit that is masked from the comparison should be set to 0 in TBAR.

22.3.2.4 Trace Buffer Transaction Mask Register (TBTMR)

The trace buffer transaction mask register (TBTMR) shown in Figure 22-12 specifies which transaction types to monitor. Each bit in the TBTMR represents a transaction type on the selected interface. The transaction associated with any particular bit depends on the interface being monitored as specified by TBCR1[IFSEL]. Note that the transactions used for defining trace buffer events are the same as those defined for watchpoint monitor events. Thus, Table 22-14 defines the transaction types associated with each interface. Setting a bit enables a hit when this transaction is matched (provided all other match criteria are met and TBCR0[TMD] is clear).

Different interfaces support different transaction types, and the same bit may represent different transaction types depending on the interface.

Figure 22-12. Trace Buffer Transaction Mask Register (TBTMR)

Table 22-20 describes the TBTMR field.

Table 22-20. TBTMR Field Descriptions

Bits	Name	Description
0–31	TBTM	Trace buffer transaction mask. Each bit corresponds to a transaction type as defined in Table 22-14. The transaction associated with a bit depends on the interface being monitored. A value of 1 for a given mask bit enables the matching of the transaction associated with that bit. These bits are meaningful only when TBCR0[TMD] = 0.

22.3.2.5 Trace Buffer Status Register (TBSR)

The trace buffer status register (TBSR) shown in Figure 22-13 indicates the operational state of the trace buffer.

Offset 0xE_205C Access: Read/Write

	0	1	2	3	4–23	24–31
R/W	ACT	TRIG	STP	WRAP	—	C_INDX
Reset	All zeros					

Figure 22-13. Trace Buffer Status Register (TBSR)

Table 22-21 describes the TBSR fields.

Table 22-21. TBSR Field Descriptions

Bits	Name	Description
0	ACT	Active. Indicates trace buffer activity. 0 The start triggering event has not yet occurred. Trace buffer is not armed. 1 The start triggering event has occurred. Trace buffer is armed.
1	TRIG	Triggered. Indicates whether or not a programmed event has been triggered. 0 The programmed event in TBCR0 has not yet been triggered. 1 The programmed event in TBCR0 has been triggered at least once.
2	STP	Stopped. Indicates whether or not a trace buffer stop condition has been detected. 0 No stop condition yet detected. 1 The trace buffer has detected a stop condition and is no longer capturing events.
3	WRAP	Wrapped. Indicates that the trace buffer write pointer has wrapped to the beginning of the buffer at least once. Set when the last entry of the trace buffer is written. 0 Pointer has not yet wrapped. 1 Pointer has wrapped to the beginning at least once.
4–23	—	Reserved
24–31	C_INDX	Current index. Represents the current value of the write pointer at the time TBSR was read. This value may be written by software to initialize the write pointer; however, software is not allowed to write to the write pointer while the trace buffer is active. Writes are ignored while the trace buffer is active. It is recommended to write the status register before enabling the trace buffer in order to zero out any bits that might have been set during a prior run and to initialize the write pointer to zero.

22.3.2.6 Trace Buffer Access Control Register (TBACR)

The trace buffer access control register (TBACR) enables software to read or write the trace buffer. Each entry is 64 bits; therefore, it takes one write of TBACR and two reads of the access data register (TBADR and TBADHR) to read one 256-entry array entry. Similarly, it takes one write of TBACR and two writes of TBADR and TBADHR to write one array entry. Software can access any entry by writing the appropriate index into TBACR[INDX]. To read or write the buffer sequentially, starting with entry 0, the index must start with a value of 0 and increment every time a new entry is accessed.

TBACR is shown in Figure 22-14.

Figure 22-14. Trace Buffer Access Control Register (TBACR))

Table 22-22 describes the TBACR fields.

Table 22-22. TBACR Field Descriptions

Bits	Name	Description
0	RD	Read command. When set, a trace buffer read is performed using the value of TBACR[INDX]. This bit is automatically cleared when the read is performed.
1	WR	Write command. When set, a trace buffer write is performed using the value of TBACR[INDX]. This bit is automatically cleared when the write is performed. A write occurs only if the trace buffer is not active: write requests are ignored while the buffer is active.
2–23	—	Reserved
24–31	INDX	Buffer index to read from or write into (0–255). Used in conjunction with TBACR[RD] and TBACR[WR].

22.3.2.7 Trace Buffer Access Data High Register (TBADHR)

The trace buffer access data high register (TBADHR), shown in Figure 22-15, contains one of the following:

- High-order 32 bits of the data read from the trace buffer during a software-initiated read command (TBACR[RD])
- Or, data to be written into the trace buffer during a software-initiated write command (TBACR[WR]).

TBACR must be configured to perform a read before TBADHR contains valid data. This register must be initialized by software before configuring the TBACR to perform a write command.

Figure 22-15. Trace Buffer Read High Register (TBADHR)

Table 22-23 describes TBADHR.

Table 22-23. TBADHR Field Descriptions

Bits	Name	Description
0–31	TBADH	Trace buffer access data high. The higher 32 bits of the data read from or to be written into the trace buffer, depending on whether the array is accessed with a read or a write.

22.3.2.8 Trace Buffer Access Data Register (TBADR)

The trace buffer access data register (TBADR), shown in Figure 22-16, contains the low-order 32 bits of the data read from the trace buffer during a software-initiated read command (TBACR[RD]) or the write data to be written into the trace buffer during a software-initiated write command (TBACR[WR]). TBACR must be configured to perform a read before this register contains valid data. This register must be initialized by software before configuring the TBACR to perform a write command.

Figure 22-16. Trace Buffer Access Data Register (TBADR)

Table 22-24 describes the TBADR field.

Table 22-24. TBADR Field Descriptions

Bits	Name	Description
0–31	TBAD	Trace buffer access data. Corresponds to the lower 32 bits of the data read from the trace buffer or to be written into the trace buffer, depending on whether software is accessing the array with a read or a write.

22.3.3 Context ID Registers

This section describes the context ID registers. The current context ID register (CCIDR) and programmed context ID registers (PCIDR) are set by software and facilitate debugging complex software.

22.3.3.1 Programmed Context ID Register (PCIDR)

The programmed context ID register (PCIDR), shown in Figure 22-17, contains the user-programmed context ID. This register can be configured to trigger watchpoint events when its value matches the current context ID register (CCIDR), as controlled by WMCR0[ECEN] and WMCR0[NECEN]. See

Section 22.3.1.1, “Watchpoint Monitor Control Registers 0–1 (WMCR0, WMCR1),” for more information.

Figure 22-17. Programmed Context ID Register (PCIDR)

Table 22-25 describes the PCIDR field.

Table 22-25. PCIDR Field Descriptions

Bits	Name	Description
0–31	PCID	Programmed context ID. Contains the user-programmed context ID. Compared with current context ID for context-sensitive event triggering

22.3.3.2 Current Context ID Register (CCIDR)

The current context ID register (CCIDR) shown in Figure 22-18 contains the current context ID. This register is written by software after a context switch and can be used to trigger events when compared with the programmed context ID register (PCIDR).

Figure 22-18. Current Context ID Register (CCIDR)

Table 22-26 describes the CCIDR field.

Table 22-26. CCIDR Field Descriptions

Bits	Name	Description
0–31	CCID	Current context ID. Set by user software. Typically loaded immediately following a context switch. Compared with user-programmed context ID for context-sensitive event triggering

22.3.4 Trigger Out Function

TRIG_OUT provides a convenient mechanism for triggering external system monitors and diagnostic equipment such as logic analyzers. Note that READY is multiplexed with TRIG_OUT. See the last paragraph of Section 4.4.2, “Power-On Reset Sequence,” for more information about READY functionality.

When the trace buffer hit is selected by TOSR[SEL], TRIG_OUT is only meaningful if the trace buffer control register 0 (TBCR0) is properly configured to hit on a traceable event. The same holds true for the watchpoint monitor when the watchpoint monitor is selected by TOSR[SEL].

22.3.4.1 Trigger Out Source Register (TOSR)

The trigger out source register (TOSR) shown in Figure 22-19 specifies the source for TRIG_OUT. The three event-trigger sources are the following:

- The watchpoint monitor
- The trace buffer
- The performance monitor

Offset 0xE_20B0 Access: Read/Write

	0–4	5–7	8–31
R/W	—	SEL	—
Reset	All zeros		

Figure 22-19. Trigger Out Source Register (TOSR)

Table 22-27 describes the TOSR fields.

Table 22-27. TOSR Field Descriptions

Bits	Name	Description
0–4	—	Reserved
5–7	SEL	Select. Selects the source for TRIG_OUT 000 READY signal. Multiplexed with TRIG_OUT. Basic device state indicator. READY asserts whenever the device is not in reset or not asleep. See Chapter 4, "Reset, Clocking, and Initialization," for more details about the reset sequence, and Chapter 20, "Global Utilities," for more information about power management states. 001 Selects the watchpoint monitor hit indication 010 Selects the trace buffer hit indication 011 Selects the performance monitor overflow indication
8–31	—	Reserved

22.4 Functional Description

The debug features on the P1021 use the eLBC interfaces and the DDR SDRAM interfaces.

22.4.1 Source and Target ID

Debug information that is common to all the interfaces is the source ID (SID). The transaction source ID provides enough information to determine which block or port originated a transaction including the distinction between instruction and data fetches from the processor core. Table 22-28 shows the values and interpretation for the 5-bit SID field. Note that the table also includes ports that are only slaves, such as local memory. These ports are always targets. As such, the value shown represents a target ID (TID) and not a source ID. For ports that can function in both capacities, the value indicates source ID when

mastering transactions, and target ID when responding as slave. The TID field is only meaningful when one of the following participates in the transaction:

- The e500 coherency module (ECM) dispatch bus
- The watchpoint monitor (WMCR1[IFSEL] = 000)
- The trace buffer (TBCR1[IFSEL] = 000)

Table 22-28. Source and Target ID Values

ID Value (Hex)	Transaction Source	Transaction Target
00	Reserved	Reserved
01	PCI Express 2	PCI Express 2
02	PCI Express 1	PCI Express 1
03	Reserved	Reserved
04	Reserved	Local Bus Controller
05	USB	Reserved
06	Reserved	Reserved
07	Security	Reserved
08	Reserved	Reserved
09	Reserved	Reserved
0A	Boot sequencer	Reserved
0B	eSDHC	Reserved
0C	Reserved	Reserved
0D	Reserved	Reserved
0E	Reserved	Reserved
0F	DMA controller (DMAC)	DDR
10	Local Processor 0 (instruction fetch)	Reserved
11	Local Processor 0 (data fetch)	Reserved
12	Local Processor 1 (instruction fetch)	Reserved
13	Local Processor 1 (data fetch)	Reserved
14	QUICC Engine block	Reserved
15	Direct memory access controller (DMA)	Reserved
16	Reserved	Reserved
17	Reserved	Reserved
18	eTSEC 1	Reserved
19	eTSEC 2	Reserved
1A	eTSEC 3	Reserved

Table 22-28. Source and Target ID Values (continued)

ID Value (Hex)	Transaction Source	Transaction Target
1B	Reserved	Reserved
1C	Reserved	Reserved
1D	Reserved	Reserved
1E	Reserved	Reserved
1F	Reserved	Reserved

22.4.2 DDR SDRAM Interface Debug

The DDR interface has two debug modes distinguished by which pins drive the debug information. In one mode, debug information (source ID, data valid) is multiplexed onto the ECC pins; the other mode uses the debug pins.

22.4.2.1 Debug Information on Debug Pins

If MSRCID0 and $\overline{\text{DMA_DACK0}}$ are high when sampled during POR, the debug information from the DDR SDRAM controller is driven on MSRCID[0:4] and MDVAL. This POR value is captured in PORDBGMSR[MEM_SEL] as described in Section 20.4.1.4, "POR Debug Mode Status Register (PORDBGMSR)." In this mode, the source ID appears on MSRCID[0:4] during a RAS or CAS cycle. During any other cycle, the value of MSRCID[0:4] is all ones, which indicates idle cycles on the address/command interface. Similarly, MDVAL is asserted during valid data cycles on the DDR interface.

22.4.2.2 Debug Information on ECC Pins

If MSRCID0 is low when sampled during POR, debug information from the DDR SDRAM interface is selected to appear on MECC[0:5] as shown in Figure 22-1. In this mode, the ID value of the source port (the source ID) appears on MECC[0:4] during a RAS or CAS cycle. During any other cycle, the value of MECC[0:4] is all ones. A data-valid signal (DVAL) is driven on MECC5 during valid DDR SDRAM data cycles.

NOTE

In this mode, MECC[0:5] must be disconnected from all SDRAM devices to prevent contention on those lines.

22.4.3 Local Bus Interface Debug

If both MSRCID0 and $\overline{\text{DMA_DACK0}}$ are low when sampled during POR, the eLBC is selected as the source for the debug information appearing on MSRCID[0:4] and MDVAL. For more information on this mode, see Section 12.1.3.2, "Source ID Debug Mode."

22.4.4 Watchpoint Monitor

The watchpoint monitor (WM) can be programmed to arm and trigger on many different events including any of the following:

- External event (through TRIG_IN)
- A trace buffer event
- A performance monitor overflow event
- A comparison of the current and programmed context ID registers

A watchpoint event can be used in the following ways:

- Trigger a logic analyzer (using TRIG_OUT)
- Arm or trigger the trace buffer
- Trigger a performance monitor event

The large counters available in the performance monitor block and the interlock between it and the watchpoint monitor support sophisticated debug scenarios.

A WM trigger event may be composed of several events programmed in the watchpoint monitor control registers (WMCR0–WMCR1). Because the watchpoint monitor is disabled by default during POR, these registers must be initialized to make use of this debug feature. Note that the WM address mask register (WMAMR) and the type mask register (WMTMR) are cleared during POR. This means that the watchpoint monitor's default behavior following a power-on reset is to trigger on any address and no transaction type. The reset value of WMCR0[TMD] is 0 which means transaction matching is enabled but since no transaction is selected (WMTMR = 0), a match will never occur. Either the transaction matching must be disabled by setting WMCR0[TMD] to a value of 1, or valid transactions must be selected by setting one or more of the WMTMR bits to a value of 1.

22.4.4.1 Watchpoint Monitor Performance Monitor Events

The WM can produce a performance monitor (PM) event with every trigger. This is accomplished by configuring the performance monitor to count WM events. For more information on this configuration, see the events named "Number of watchpoint monitor hits" and "Number of trace buffer hits" in Table 21-10.

Multilevel triggers can be created using the watchpoint monitor, the performance monitor, and the trace buffer combined. For example, the WM can be programmed to trigger on events that also increment a PM counter (the performance monitor must also be programmed to respond to this event), the output of which (perfmon_overflow) could trigger the start of tracing in the trace buffer.

22.4.5 Trace Buffer

The trace buffer is a 256 entry × 64-bit array that can capture information about the internal processing of transactions to selected interfaces. The trace buffer controls are a superset of those for the watchpoint monitor. Close inspection of the trace buffer control registers (TBCR*n*) and the watcpoint monitor control registers (WMCR*n*) shows that trace buffer controls not needed for the watcpoint monitor are marked reserved in WMCR*n*. This permits using the trace buffer as a second watchpoint monitor by simply ignoring the trace options.

The trace buffer provides great flexibility about when to start tracing, when to stop tracing, and what to trace. The trace mode field, TBCR0[MODE], indicates when to trace: on every valid cycle, on a watchpoint monitor event, or when all the programmed events in the TBCR are met. This permits a user to program the trace condition in the watchpoint monitor and to program a start or stop condition in the trace buffer control register. The user can also program the TBCR with the conditions in which to stop tracing: on an event, or when the buffer is full. TBCR0[IFSEL] specifies which interface transactions are being captured.

The trace buffer can be programmed to trace the dispatch bus from the e500 coherency module (ECM)

Transactions come into the ECM, arbitrate for common resources, and get dispatched to the target port. Information such as transaction types, source ID, and other attributes can be captured in any of the selected interfaces.

22.4.5.1 Traced Data Formats (as a Function of TBCR1[IFSEL])

Figure 22-20 shows the trace buffer entry format for an ECM dispatch (CMD) transaction that is specified when TBCR1[IFSEL] = 000.

	0–4	5–9	10–13	14–18	19–31	32–63
R W	CMDTT	CMDSID	CMDTID	CMDBC	—	CMDADDR
Reset	All zeros					

Figure 22-20. e500 Coherency Module Dispatch (CMD) Trace Buffer Entry

Table 22-29 describes the fields of CMD trace buffer entries.

Table 22-29. CMD Trace Buffer Entry Field Descriptions (TBCR1[IFSEL] = 000)

Bits	Name	Function
0–4	CMDTT	Transaction type. Specifies the transaction type as shown in Table 22-14. For example, a value of zero indicates a write with local processor snoop condition.
5–9	CMDSID	Source ID. Identifies the source of the transaction as shown in Table 22-28. For example, a value of 010101 indicates that DMA is the transaction source.
10–13	CMDTID	Target ID. Identifies the target of the transaction as shown in Table 22-28. For example, a value of 010101 indicates that DMA is the transaction target.
14–18	CMDBC	Byte count. Range: 32 to 1 where a value of 0 indicates 32 bytes. 00000 = 32 bytes 00001 = 1 byte 00010 = 2 bytes . . . 11110 = 30 bytes 11111 = 31 bytes
19–31	—	Reserved
32–63	CMDADDR	Address bits 0–31

Figure 22-21 shows the PCI Express trace buffer entry format when TBCR1[IFSEL] = 100 or 101 or 110.

	0–4	5–9	10–14	15–33	34–63
R W	PEXTT	PEXSID	PEXBC	—	PEXADDR
Reset	All zeros				

Figure 22-21. PCI Express Trace Buffer Entry

Table 22-30 describes the fields of PCI Express trace buffer entries when TBCR1[IFSEL] = 100 or 101 or 110.

Table 22-30. PCI Express Trace Buffer Entry Field Descriptions

Bits	Name	Function
0–4	PEXTT	Transaction type. Specifies the transaction type as shown in Table 22-14. For example, a value of all zeros maps to write.
5–9	PEXSID	Source ID. Identifies the source of the transaction as shown in Table 22-28. For example, a value of 010101 identifies DMA as the transaction source. For responses, this corresponds to Requestor's ID's bus number bits 3–7.
10–14	PEXBC	Byte count. The size of the transaction. 00000 4 bytes 00001 8 bytes 00010 12 bytes ... 11111 256 bytes
15–33	—	Reserved
34–63	PEXADDR	Address bits 31–2

22.5 Initialization

Configuring the appropriate control register must be the last step in the initialization sequence for either the watchpoint or trace buffer. That is, all required registers except the corresponding control register must be configured before any control register bits that enable watchpoint or trace events are set.

Part V
QUICC Engine Overview

Part V contains an overview of the QUICC Engine block of the P1021. The following chapter is included:

- Chapter 23, “QUICC Engine Block on the P1021,” describes the QUICC Engine block of the P1021 at a high level.

Further details of the QUICC Engine block are contained in the *QUICC Engine Block Reference Manual with Protocol Interworking*, Freescale order number QEIWRM.

Chapter 23
QUICC Engine Block on the P1021

The *QUICC Engine™ Block Reference Manual with Protocol Interworking* (QEIWRM) describes all the functional units of the QUICC Engine block and must be used in conjunction with this device manual and this chapter.

The QEIWRM is a superset manual which includes some information not relevant to the P1021. This chapter serves as both a general overview of the QUICC Engine block and a guide to the specific implementation of the QUICC Engine block on the P1021.

- Section 23.1, "QUICC Engine Block," gives a general overview of the QUICC Engine architecture and communication peripherals.
- Section 23.2, "QUICC Engine Implementation Details for the P1021," lists the chapters that do apply. Implementation-specific details for some chapters follow.

23.1 QUICC Engine Block

NOTE

Based on the microcode RAM package that is used, some of the features listed below may not be applicable. See Table 23-1 for the different features offered in each microcode configuration.

The QUICC Engine technology is a versatile communications complex that integrates several communications peripheral controllers. It provides on-chip system design for a variety of applications, particularly in communications and networking systems. The QUICC Engine technology has the following features:

- 32-bit RISC controller for flexible support of the communications peripherals
- Serial DMA channel for receive and transmit on all serial channels
- Universal communication controllers (UCCs) supporting the following protocols and interfaces (not all of them simultaneously):
  - 10/100 Mbps Ethernet/IEEE Std. 802.3 interfaces, using two RMII amd an MII
  - ATM protocol through UTOPIA
  - HDLC and Transparent controllers up to 70 Mbps full-duplex; HDLC bus up to 10 Mbps
  - UART and asynchronous HDLC
  - BISYNC up to 2 Mbps
  - UMCC
- UTOPIA L2 interface supporting 31 multi-PHY addresses
- Serial peripheral interface (SPI)

- TDM interfaces, with T1/E1/J1 serial interfaces
- ATM SAR up to 155 Mbps (OC-3) full duplex, with ATM traffic shaping (ATF TM4.1) for up to 64K ATM connections
- IMA and ATM transmission convergence sublayer, depending on microcode configuration
- ATM OAM handling features compatible with ITU-TI.610
- IP termination support for IPv4 and IPv6 packets including TOS, TTL, and header checksum processing
- Support for ATM statistics and Ethernet RMON/MIB statistics
- 256 channels of HDLC/Transparent per UCC
- IEEE 1588 V2 support
- RAM-based microcode

Table 23-1 provides the RAM-based microcode configurations offered for the P1021.

Table 23-1. RAM Microcode Configurations Offered for the P1021

Feature	Configuration 1	Configuration 2
QUICC Engine Ethernet	Yes	—
ATM	Yes	Yes
SAM	—	Yes
IMA	—	Yes
All other protocols	Yes	Yes

Figure 23-1 shows the internal architecture and the interfaces provided by the QUICC Engine block on the P1021. A RAM is used to store parameters for the RISC engine. The RISC has a ROM associated with it, which contains the code image. The instruction RAM is used to optionally run additional code.

Figure 23-1. QUICC Engine Block Architectural Block Diagram for the P1021

23.2 QUICC Engine Implementation Details for the P1021

Table 23-2 lists the chapters from the *QUICC Engine™ Block Reference Manual with Protocol Interworking* (QEIWRM). Not all chapters of the QEIWRM apply to the P1021 and those that do apply may have application differences. Use this overview section as a guide for these application differences.

While using the QEIWRM for the P1021, note this P1021 implementation-specific information in general:

- Dual e500v2 cores
- One 32-bit RISC
- Four UCCs available—UCC1, UCC3, UCC5, UCC7
  - UCC1 supports RMII, MII
  - UCC5 supports RMII
- Up to four TDM ports
- One SPI
- One UPC
- IEEE 1588v2 standard hardware support applies
- UMCC

Table 23-2 lists the chapters from the *QUICC Engine Block Reference Manual with Protocol Interworking* (QEIWRM) and the chapters with implementation differences.

Table 23-2. QEIWRM Chapters and P1021 Implementation

Chapter Name	P1021 Implementation
Part I, "Introduction"	
System Interface	Applies to P1021 —see Section 23.2.1, "System Interface," for P1021 implementation
Configuration	Applies to P1021 —see Section 23.2.2, "Configuration," for P1021 implementation
Multiplexing and Timers	Applies to P1021 —see Section 23.2.3, "Multiplexing and Timers," for P1021 implementation
Part II, "Unified Communication Controllers (UCCs)"	
Unified Communications Controllers (UCCs)	Applies to P1021 —see Section 23.2.4, "Unified Communications Controllers (UCCs)," for P1021 implementation
UCC for Fast Protocols	Applies to P1021 —see Section 23.2.5, "UCC for Fast Protocols," for P1021 implementation
UCC Ethernet Controller (UEC)	Applies to P1021 —see Section 23.2.6, "UCC Ethernet Controller (UEC)," for P1021 implementation
IEEE Standard 1588 Assist	Applies to P1021 —see Section 23.2.7, "IEEE Standard 1588 Assist," for P1021 implementation
UTOPIA POS Bus Controller (UPC)	Applies to P1021 —see Section 23.2.8, "UTOPIA POS Bus Controller (UPC)," for P1021 implementation
ATM Controller AAL0, AAL1, and AAL5	Applies to P1021 —see Section 23.2.9, "ATM Controller AAL0, AAL1, and AAL5," for P1021 implementation
ATM Adaptation Layer 2	Does not apply to P1021
UCC POS Controller (UPOS)	Does not apply to P1021
HDLC Controller	Applies to P1021 —see Section 23.2.10, "HDLC Controller," for P1021 implementation
Transparent Controller	Applies to P1021 —see Section 23.2.11, "Transparent Controller," for P1021 implementation
UCC for Slow Protocols	Applies to P1021 —see Section 23.2.12, "UCC for Slow Protocols," for P1021 implementation
UART Mode and Asynchronous HDLC	Applies to P1021
Serial Peripheral Interface (SPI)	Applies to P1021 —see Section 23.2.13, "Serial Peripheral Interface (SPI)," for P1021 implementation
Universal Serial Bus Controller	Does not apply to P1021

Table 23-2. QEIWRM Chapters and P1021 Implementation (continued)

Chapter Name	P1021 Implementation
BISYNC Mode	Applies to P1021 —see Section 23.2.14, "BISYNC Mode," for P1021 implementation
Part III, "Time Division Multiplex Support (TDM)" [1]	
Serial Interface with Time-Slot Assigner	Applies to P1021 —see Section 23.2.15, "Serial Interface with Time-Slot Assigner," for P1021 implementation
Multi-Channel Controller (MCC)	Does not apply to P1021
Multi-Channel Controller on UCC (UMCC)	Applies to P1021
QUICC Multi-Channel Controller (QMC)	Does not apply to P1021
Point-to-Point Protocol (PPP)	Does not apply to P1021
Serial ATM Microcode	Applies to P1021 —see Section 23.2.16, "Serial ATM Microcode," for P1021 implementation
Inverse Multiplexing for ATM (IMA)	Applies to P1021 —see Section 23.2.17, "Inverse Multiplexing for ATM (IMA)," for P1021 implementation
ATM AAL1 Circuit Emulation Service	Does not apply to P1021
Part IV, "Multiprotocol Interworking"	
Interworking Introduction	Does not apply to P1021
Frame Parse and Lookup	Does not apply to P1021
Protocol Interworking Programming Model	Does not apply to P1021
Virtual Port	Does not apply to P1021
IP Reassembly	Does not apply to P1021
IPv4/UDP Header Compression	Does not apply to P1021
IPsec Microcode Package	Does not apply to P1021
Part V, "Switching Functionality"	
Enhanced MSP Microcode	Does not apply to P1021
L2 Ethernet Switch	Does not apply to P1021

[1] The TDM can only work with an external sync and external clock; other options are not supported.

The following subsections include P1021-specific details for the given chapters of the QEIWRM.

23.2.1 System Interface

Of the UCCs, only UCC1, UCC3, UCC5, and UCC7 are supported on the P1021.

The following features are not supported: USB, MCC, SPI2, Ethernet TBI mode.

On the P1021, only a system bus is supported; references to a secondary bus should be disregarded. As such,

- In the “Bus Selection Mechanisms” subsection, references to the secondary bus should be disregarded.
- In the “Serial DMA Status Register (SDSR)” subsection, the BER_2 bit is not available and should be reserved.
- In the “Serial DMA Mode Register (SDMR)” subsection, BER_2_MSK and SBER_2_MSK bits are not available and should be reserved.
- In the “Serial DMA Transfer Address Registers (SDTA1 and SDTA2)” and “Serial DMA Transfer Communication Channel Number Registers (SDTM1 and SDTM2)” subsections, references to the secondary bus should be disregarded.

23.2.1.1 System Interface—Data Paths

In the “Data Paths” subsection, use this e500 core information:

Figure 23-2 is a simplified block diagram that shows the data paths. The data paths include a path from the SDMA system bus interface to targets connected to the ECM. The e500 coherency module (ECM) block shown in the figure, is responsible for distribution of I/O masters transactions to the various possible targets (such as the PCI Express or DDR memory controller) based on the transaction’s address. See Section 2.4, “Address Translation and Mapping Units,” subsection for further details. The SDMA channel must be configured for big-endian byte ordering for accessing buffer data. The big-endian byte ordering format is programmed in the receive and transmit bus mode registers associated with the peripherals (UMCC, SPI). Refer to each protocol of these peripherals for programming of this feature.

Figure 23-2. Data Paths for P1021

23.2.1.2 System Interface—Interrupt Configuration

In the “Interrupt Configuration” subsection, use Figure 23-3 to show the QUICC Engine interrupt structure.

Figure 23-3. QUICC Engine Module Interrupt Structure (P1021)

23.2.1.3 System Interface—Bus Arbitration

The “Bus Arbitration” subsection should be disregarded.

23.2.2 Configuration

Of the UCCs, the P1021 only supports UCC1, UCC3, UCC5, and UCC7.

The following features are not supported: USB, MCC, SPI2.

23.2.2.1 Configuration—Parameter RAM

For the P1021, replace the “Default Parameter RAM Base Addresses” table with Table 23-3 below.

Table 23-3. Default Parameter RAM Base Addresses

Address	Peripheral	Size (Bytes)
0x3400	UCC1 (Rx and Tx)	256
0x3600	UCC3 (Rx and Tx)	256
0x3000	UCC5 (Rx and Tx)	256
0x3200	UCC7 (Rx and Tx)	256
0x3900	SPI (Rx and Tx)	128
0x3A00	TIMER	64

23.2.3 Multiplexing and Timers

Of the UCCs, only UCC1, UCC3, UCC5, and UCC7 are supported on the P1021; of the TDMs, only TDMA, TDMB, TDMC, and TDMD are supported.

USB and Ethernet TBI mode are not supported.

The following information applies to the P1021:

- A bank of 18 external clocks: CLK1, CLK[3–16], CLK[19–21]
- Eleven supported BRGs: BRG[1–11]. BRG3 and BRG4 do not have output pin. They can only be used for the internal clock source.
- Four UCCs—UCC1, UCC3, UCC5, UCC7
- Four TDMs—TDMA, TDMB, TDMC, TDMD
- RTC CLK

23.2.3.1 Multiplexing and Timers—NMSI Configuration

For the P1021, replace the “Bank of Clocks” figure with Figure 23-4 below.

Figure 23-4. Bank of Clocks (P1021)

In the “NMSI Configuration” subsection, refer to the tables below for P1021.

Table 23-4 shows the clock source options for the serial controllers and TDM channels for the P1021.

Table 23-4. Clock Source Options—External Clock Signals

Clock	External CLK Number																		
	1	3	4	5	6	7	8	9	10	11	12	13	14	15	16	19	20	21	RTC
UCC1 Rx								V	V	V	V			V	V				
UCC1 Tx								V	V	V	V			V	V				
UCC3 Rx								V	V	V	V			V	V				
UCC3 Tx								V	V	V	V			V	V				
UCC5 Rx												V	V	V	V	V	V		
UCC5 Tx												V	V	V	V	V	V		
UCC7 Rx												V	V	V	V	V	V		
UCC7 Tx												V	V	V	V	V	V		
UPC1 Rx												V	V	V	V	V	V		
UPC1 Tx												V	V	V	V	V	V		
UPC1 IR																V			
TDMA1 Rx	V	V					V												
TDMA1 Tx	V		V					V											
TDMB1 Rx	V			V					V										
TDMB1 Tx	V				V					V									
TDMC1 Rx	V					V					V								
TDMC1 Tx	V						V					V							
TDMD1 Rx	V							V					V						
TDMD1 Tx	V								V					V					
Time Stamp 1										V	V							V	V
Time Stamp 2										V	V							V	V
QUICC Engine Timer										V	V							V	V
QUICC Engine RTC						V	V						V	V	V				V

Table 23-5 shows the clock routing options using the internal clock generators for the P1021.

Table 23-5. Clock Source Options—Internal Clock

Clock	BRG Clock Number										
	1	2	3[1]	4[1]	5	6	7	8	9	10	11
UCC1 Rx	V	V					V	V			
UCC1 Tx	V	V					V	V			
UCC3 Rx	V	V					V	V			
UCC3 Tx	V	V					V	V			
UCC5 Rx					V	V	V	V			
UCC5 Tx					V	V	V	V			
UCC7 Rx					V	V	V	V			
UCC7 Tx					V	V	V	V			
UPC1 Rx					V	V	V	V			

Table 23-5. Clock Source Options—Internal Clock (continued)

Clock	BRG Clock Number										
	1	2	3[1]	4[1]	5	6	7	8	9	10	11
UPC1 Tx					V	V	V	V			
UPC1 IR											
TDMA1 Rx			V	V							
TDMA1 Tx			V	V							
TDMB1 Rx			V	V							
TDMB1 Tx			V	V							
TDMC1 Rx			V	V							
TDMC1 Tx			V	V							
TDMD1 Rx			V	V							
TDMD1 Tx			V	V							
TDMA1 Rsync									V	V	
TDMA1 Tsync									V	V	
TDMB1 Rsync									V	V	
TDMB1 Tsync									V	V	
TDMC1 Rsync									V		V
TDMC1 Tsync									V		V
TDMD1 Rsync									V		V
TDMD1 Tsync									V		V
Time Stamp 1											V
Time Stamp 2											V
QUICC Engine Timer											V
QUICC Engine RTC											

[1] BRG3 and BRG4 are not exposed on pins, and can be used as internal clock.

Table 23-6 shows the UART autobaud clock options.

Table 23-6. Clock Source Options—UART Autobaud Clock Options

Clock	BRG Clock Number for UART Autobaud					
	1	2	5	6	7	8
UCC1 Rx	V	V				
UCC1 Tx	V	V				
UCC3 Rx	V	V				
UCC3 Tx	V	V				
UCC5 Rx			V	V		
UCC5 Tx			V	V		
UCC7 Rx					V	V
UCC7 Tx					V	V

23.2.3.2 Multiplexing and Timers—CMX UCC Clock Route Register (CMXUCR3)

The “CMX UCC Clock Route Register (CMXUCR3)” subsection does not apply.

23.2.3.3 Multiplexing and Timers—Baud-Rate Generators (BRGs), BRG Configuration Registers 1–16 (BRGC*n*)

Table 23-7 describes the BRGC*n* fields.

Table 23-7. BRGC*n* Field Descriptions

Bits	Name	Description
0–13	—	Reserved, should be cleared.
14	RST	Reset BRG. Performs a software reset of the BRG identical to that of an external reset. A reset disables the BRG and drives BRGO high. This is externally visible only if BRGO is connected to the corresponding parallel I/O pin. 0 Enable the BRG. 1 Reset the BRG (software reset).
15	EN	Enable BRG count. Used to dynamically stop the BRG from counting—useful for low-power modes. 0 Stop all clocks to the BRG. 1 Enable clocks to the BRG.
16–17	EXTC	External clock source. Selects the BRG input clock. 00 The BRG input clock comes from the BRGCLK (internal clock generated from the QUICC Engine clock, it is one-half of the QUICC Engine clock). 01 If BRG1, 2, 5, 6: The BRG input clock comes from the CLK3 pin. If BRG3, 4, 7, 8: The BRG input clock comes from the CLK9 pin If BRG9, 10: The BRG input clock comes from the CLK11 pin If BRG11: The BRG input clock comes from the CLK13 pin 10 If BRG1, 2, 5, 6: The BRG input clock comes from the CLK5 pin. If BRG3, 4, 7, 8: The BRG input clock comes from the CLK15 pin If BRG9, 10: The BRG input clock comes from the CLK21 pin 11 Reserved.
18	ATB	Autobaud. Selects autobaud operation of the BRG on the corresponding RXD. ATB must remain zero until the UCC receives the three Rx clocks. Then the user must set ATB to obtain the correct baud rate. After the baud rate is obtained and locked, it is indicated by setting AB in the UART event register, see “UCC UART Event Register (UCCE) and Mask Register (UCCM),” in *QUICC Engine™ Block Reference Manual with Protocol Interworking*. 0 Normal operation of the BRG. 1 When RXD goes low, the BRG determines the length of the start bit and synchronizes the BRG to the actual baud rate.

Table 23-7. BRGC*n* Field Descriptions (continued)

Bits	Name	Description
19–30	CD	Clock divider. CD presets an internal 12-bit counter that is decremented at the DIV16 output rate. When the counter reaches zero, it is reloaded with CD. CD = 0xFFF produces the minimum clock rate for BGRO (divide by 4,096); CD = 0x000 produces the maximum rate (divide by 1). When dividing by an odd number, the counter ensures a 50% duty cycle by asserting the terminal count; once on clock low and next on clock high. The terminal count signals that the counter has expired and then toggles the clock. 0x000 Divide by 1 (maximum clock rate) 0x001 Divide by 2 … 0xFFF Divide by 4096 (minimum clock rate)
31	DIV16	Divide-by-16. Selects a divide-by-1 or divide-by-16 prescaler before reaching the clock divider. 0 Divide by 1. 1 Divide by 16.

Table 23-8 shows the possible external clock sources for the BRGs on the P1021.

Table 23-8. BRG External Clock Source Options for the P1021

BRG	CLK																	
	1	3	4	5	6	7	8	9	10	11	12	13	14	15	16	19	20	21
BRG1		V		V														
BRG2		V		V														
BRG3								V						V				
BRG4								V						V				
BRG5		V		V														
BRG6		V		V														
BRG7								V						V				
BRG8								V						V				
BRG9										V								V
BRG10										V								V
BRG11												V						

23.2.4 Unified Communications Controllers (UCCs)

Of the UCCs, only UCC1, UCC3, UCC5, and UCC7 are supported on the P1021.

The following features are not supported: USB, MCC, SPI2, Ethernet TBI mode.

23.2.4.1 Unified Communications Controllers (UCCs)—UCC Page Base Address

Refer to Table 23-9 for the P1021 UCC base addresses.

Table 23-9. Parameter RAM—UCC Default Base Addresses

Page	Address [1]	Peripheral	Size (Bytes)
1	0x3400	UCC1	256
3	0x3600	UCC3	256
5	0x3000	UCC5	256
7	0x3200	UCC7	256

[1] Offset from RAM_Base

23.2.5 UCC for Fast Protocols

On the P1021, only a system bus is supported; references to a secondary bus should be disregarded. As such,

- In the “Bus Mode Registers (RBMR and TBMR)” subsection, DTB and BDB should be reserved.

23.2.6 UCC Ethernet Controller (UEC)

The P1021 only supports UCC1, UCC3, UCC5, and UCC7.

Ethernet TBI mode is not supported on the P1021, and all references to it should be disregarded, which includes the following:

- In the “UCC Protocol Specific Ethernet Mode Register (UPSMR)” section, the TBIM bit is not available and should be reserved.
- The “UCC Ten Bit Interface Physical Address Register (UTBIPAR)” section should be disregarded and offset 0x154 should be considered reserved in the memory map.

23.2.6.1 UCC Ethernet Controller (UEC)—Init Tx, Init Rx, and Init Tx and Rx Parameters Command

In the “InitEnet Command Parameter” table, RGF and TGF multithread options greater than two are not available and should be reserved. In addition, in the RISC Allocation field, only 0001 is valid and all others are reserved.

23.2.6.2 UCC Ethernet Controller (UEC)—Multiuser RAM Usage

The table columns “Example for Gigabit Ethernet” and “Gigabit Ethernet Example” should be disregarded for all tables.

23.2.7 IEEE Standard 1588 Assist

The QUICC Engine IEEE Std. 1588 does not support the BRG internal clock mode of operation, so all references to it should be disregarded.

23.2.8 UTOPIA POS Bus Controller (UPC)

The P1021 does not support POS-PHY.

23.2.9 ATM Controller AAL0, AAL1, and AAL5

The P1021 does not support ATM AAL1.

23.2.10 HDLC Controller

On the P1021, the ratio between the HDLC interface serial clock frequency and the QUICC Engine clock frequency should be at least 1:14.

23.2.10.1 HDLC Controller—Introduction

It should be noted that GUMR[RTSM] should be set for the HDLC nibble mode.

23.2.11 Transparent Controller

The P1021 does not support the automatic sync feature, so all references to it should be disregarded.

The transparent protocol is supported on all P1021 UCCs, but octal mode is not supported. UCC1 and UCC7 only support 1-bit data (serial) mode, while UCC3 and UCC5 only support 1- and 4-bit data modes only.

23.2.12 UCC for Slow Protocols

On the P1021, only a system bus is supported; references to a secondary bus should be disregarded. As such,

- In the “Bus Mode Registers (RBMR and TBMR)” subsection, DTB and BDB should be reserved.

23.2.13 Serial Peripheral Interface (SPI)

On the P1021, only a system bus is supported; references to a secondary bus should be disregarded. As such,

- In the “Receive/Transmit Bus Mode Registers” subsection, DTB should be reserved.

23.2.14 BISYNC Mode

On the P1021, the ratio between the BISYNC serial clock frequency and the QUICC Engine clock frequency should be at least 1:7. Generally, the BISYNC serial frequency is less than 20 MHz.

23.2.15 Serial Interface with Time-Slot Assigner

Of the four P1021 TDMs—TDMA, TDMB, TDMC, TDMD—TDMA and TDMD only support 1-bit data (serial) mode, while TDMB and TDMC can support both 1- and 4-bit data modes.

On the P1021, the TDM can only work with an external sync and external clock; other options are not supported. The external clock and external sync need to meet the timing specifications as provided in the *P1021 QorIQ Integrated Processor Hardware Specifications*.

The P1021 supports TDM in a high-speed mode. To run in this mode, the QUICC Engine platform to TDM interface frequency ratio should be 8:1, where a ratio of 400 MHz:50 MHz is recommended. The TDM maximum frequency is 50 MHz.

For the ISDN protocol, the maximum frequency supported is 25 MHz, with the condition that the QUICC Engine platform to ISDN interface frequency ratio is 16:1. For example, if the QUICC Engine platform frequency is 400 MHz, then the ISDN interface maximum frequency is 25 MHz.

23.2.16 Serial ATM Microcode

On the P1021, multi-channel controller (MCC) is not supported; references to MCC should be disregarded.

On the P1021, only a system bus is supported; references to a secondary bus should be disregarded. As such,

- In the “MTC Interrupt Queue SDMA Control” subsection, BIB should be reserved.
- In the “IMA Root Table SAM Programming” subsection, IQB and DSB should be reserved.

23.2.17 Inverse Multiplexing for ATM (IMA)

On the P1021, only a system bus is supported; references to a secondary bus should be disregarded. As such,

- In the “IMA Control (IMACNTL)” subsection, IQB and DSB should be reserved.
- In the “Data Structure Organization” and “Structures in External Memory” subsection, the structures may reside on the CSB bus.

Appendix A
Complete List of Configuration, Control, and Status Registers

A.1 General Utilities

The general utilities registers are the functional block-specific registers that occupy the first 256 Kbytes of CCSR space (0x0_0000–0x3_FFFF). Each functional block is allocated a 4-Kbyte address range for its registers within the general utilities space.

A.1.1 Local Configuration Control

Table A-1. Local Configuration Control Registers

Local Configuration Control—Block Base Address 0x0_0000				
Offset	**Register**	**Access**	**Reset**	**Section/Page**
0x000	CCSRBAR—Configuration, control, and status registers base address register	R/W	0x000F_F700	4.3.1.1.2/4-5
0x008	ALTCBAR—Alternate configuration base address register	R/W	0x0000_0000	4.3.1.2.1/4-6
0x010	ALTCAR—Alternate configuration attribute register	R/W	0x0000_0000	4.3.1.2.1/4-6
0x020	BPTR—Boot page translation register	R/W	0x0000_0000	4.3.1.3.1/4-8

A.1.2 Local Access Windows

Table A-2. Local Access Windows Registers

Local Configuration Control—Block Base Address 0x0_0000				
Offset	**Register**	**Access**	**Reset**	**Section/Page**
0xC08	LAWBAR0—Local access window 0 base address register	R/W	0x0000_0000	2.3.1.1/2-12
0xC10	LAWAR0—Local access window 0 attribute register	R/W	0x0000_0000	2.3.1.2/2-13
0xC28	LAWBAR1—Local access window 1 base address register	R/W	0x0000_0000	2.3.1.1/2-12
0xC30	LAWAR1—Local access window 1 attribute register	R/W	0x0000_0000	2.3.1.2/2-13
0xC48	LAWBAR2—Local access window 2 base address register	R/W	0x0000_0000	2.3.1.1/2-12
0xC50	LAWAR2—Local access window 2 attribute register	R/W	0x0000_0000	2.3.1.2/2-13
0xC68	LAWBAR3—Local access window 3 base address register	R/W	0x0000_0000	2.3.1.1/2-12
0xC70	LAWAR3—Local access window 3 attribute register	R/W	0x0000_0000	2.3.1.2/2-13
0xC88	LAWBAR4—Local access window 4 base address register	R/W	0x0000_0000	2.3.1.1/2-12

Table A-2. Local Access Windows Registers (continued)

Local Configuration Control—Block Base Address 0x0_0000				
Offset	**Register**	**Access**	**Reset**	**Section/Page**
0xC90	LAWAR4—Local access window 4 attribute register	R/W	0x0000_0000	2.3.1.2/2-13
0xCA8	LAWBAR5—Local access window 5 base address register	R/W	0x0000_0000	2.3.1.1/2-12
0xCB0	LAWAR5—Local access window 5 attribute register	R/W	0x0000_0000	2.3.1.2/2-13
0xCC8	LAWBAR6—Local access window 6 base address register	R/W	0x0000_0000	2.3.1.1/2-12
0xCD0	LAWAR6—Local access window 6 attribute register	R/W	0x0000_0000	2.3.1.2/2-13
0xCE8	LAWBAR7—Local access window 7 base address register	R/W	0x0000_0000	2.3.1.1/2-12
0xCF0	LAWAR7—Local access window 7 attribute register	R/W	0x0000_0000	2.3.1.2/2-13
0xD08	LAWBAR8—Local access window 8 base address register	R/W	0x0000_0000	2.3.1.1/2-12
0xD10	LAWAR8—Local access window 8 attribute register	R/W	0x0000_0000	2.3.1.2/2-13
0xD28	LAWBAR9—Local access window 9 base address register	R/W	0x0000_0000	2.3.1.1/2-12
0xD30	LAWAR9—Local access window 9 attribute register	R/W	0x0000_0000	2.3.1.2/2-13
0xD48	LAWBAR10—Local access window 10 base address register	R/W	0x0000_0000	2.3.1.1/2-12
0xD50	LAWAR10—Local access window 10 attribute register	R/W	0x0000_0000	2.3.1.2/2-13
0xD68	LAWBAR11—Local access window 11 base address register	R/W	0x0000_0000	2.3.1.1/2-12
0xD70	LAWAR11—Local access window 11 attribute register	R/W	0x0000_0000	2.3.1.2/2-13

A.1.3 e500 Coherency Module (ECM)

Table A-3. ECM Registers

ECM—Block Base Address 0x0_1000				
Offset	**Register**	**Access**	**Reset**	**Section/Page**
0x000	EEBACR—ECM CCB address configuration register	R/W	0x0000_0003	7.2.1.1/7-3
0x010	EEBPCR—ECM CCB port configuration register	R/W	0x0*n*00_0000	7.2.1.2/7-4
0xBF8	ECM IP Block Revision Register 1	R	0x0001_0000	7.2.1.3/7-5
0xBFC	ECM IP Block Revision Register 2	R	0x0000_0000	7.2.1.4/7-6
0xE00	EEDR—ECM error detect register	w1c	0x0000_0000	7.2.1.5/7-6
0xE08	EEER—ECM error enable register	R/W	0x0000_0000	7.2.1.6/7-7
0xE0C	EEATR—ECM error attributes capture register	R	0x0000_0000	7.2.1.7/7-8
0xE10	EELADR—ECM error low address capture register	R	0x0000_0000	7.2.1.8/7-9
0xE14	EEHADR—ECM error high address capture register	R	0x0000_0000	7.2.1.9/7-9

A.1.4 DDR Memory Controller

Table A-4. DDR Memory Controller Registers

DDR Memory Controller—Block Base Address 0x0_2000				
Offset	**Register**	**Access**	**Reset**	**Section/Page**
0x000	CS0_BNDS—Chip select 0 memory bounds	R/W	All zeros	8.4.1.1/8-12
0x008	CS1_BNDS—Chip select 1 memory bounds	R/W	All zeros	8.4.1.1/8-12
0x080	CS0_CONFIG—Chip select 0 configuration	R/W	All zeros	8.4.1.2/8-13
0x084	CS1_CONFIG—Chip select 1 configuration	R/W	All zeros	8.4.1.2/8-13
0x0C0	CS0_CONFIG_2—Chip select 0 configuration 2	R/W	All zeros	8.4.1.3/8-15
0x0C4	CS1_CONFIG_2—Chip select 1 configuration 2	R/W	All zeros	8.4.1.3/8-15
0x100	TIMING_CFG_3—DDR SDRAM timing configuration 3	R/W	All zeros	8.4.1.4/8-15
0x104	TIMING_CFG_0—DDR SDRAM timing configuration 0	R/W	0x0011_0105	8.4.1.5/8-17
0x108	TIMING_CFG_1—DDR SDRAM timing configuration 1	R/W	All zeros	8.4.1.6/8-19
0x10C	TIMING_CFG_2—DDR SDRAM timing configuration 2	R/W	All zeros	8.4.1.7/8-21
0x110	DDR_SDRAM_CFG—DDR SDRAM control configuration	R/W	0x0300_0000	8.4.1.8/8-23
0x114	DDR_SDRAM_CFG_2—DDR SDRAM control configuration 2	R/W	All zeros	8.4.1.9/8-26
0x118	DDR_SDRAM_MODE—DDR SDRAM mode configuration	R/W	All zeros	8.4.1.10/8-29
0x11C	DDR_SDRAM_MODE_2—DDR SDRAM mode configuration 2	R/W	All zeros	8.4.1.11/8-29
0x120	DDR_SDRAM_MD_CNTL—DDR SDRAM mode control	R/W	All zeros	8.4.1.12/8-30
0x124	DDR_SDRAM_INTERVAL—DDR SDRAM interval configuration	R/W	All zeros	8.4.1.13/8-33
0x128	DDR_DATA_INIT—DDR SDRAM data initialization	R/W	All zeros	8.4.1.14/8-33
0x130	DDR_SDRAM_CLK_CNTL—DDR SDRAM clock control	R/W	0x0200_0000	8.4.1.15/8-34
0x140–0x144	Reserved	—	—	—
0x148	DDR_INIT_ADDR—DDR training initialization address	R/W	All zeros	8.4.1.16/8-35
0x14C	DDR_INIT_EXT_ADDR—DDR training initialization extended address	R/W	All zeros	8.4.1.17/8-35
0x150–0x15F	Reserved	—	—	—
0x160	TIMING_CFG_4— DDR SDRAM timing configuration 4	R/W	All zeros	8.4.1.18/8-36
0x164	TIMING_CFG_5— DDR SDRAM timing configuration 5	R/W	All zeros	8.4.1.19/8-38
0x168–0x16F	Reserved	—	—	—
0x170	DDR_ZQ_CNTL—DDR ZQ calibration control	R/W	All zeros	8.4.1.20/8-39
0x174	DDR_WRLVL_CNTL—DDR write leveling control	R/W	All zeros	8.4.1.21/8-41
0x17C	DDR_SR_CNTR —DDR Self Refresh Counter	R/W	All zeros	8.4.1.22/8-44
0x180	DDR_SDRAM_RCW_1—DDR Register Control Words 1	R/W	All zeros	8.4.1.23/8-45

Table A-4. DDR Memory Controller Registers (continued)

DDR Memory Controller—Block Base Address 0x0_2000				
Offset	**Register**	**Access**	**Reset**	**Section/Page**
0x184	DDR_SDRAM_RCW_2—DDR Register Control Words 2	R/W	All zeros	8.4.1.24/8-46
0x190	DDR_WRLVL_CNTL_2—DDR write leveling control 2	R/W	All zeros	8.4.1.25/8-47
0x194	DDR_WRLVL_CNTL_3—DDR write leveling control 3	R/W	All zeros	8.4.1.26/8-50
0xB20	DDRDSR_1—DDR Debug Status Register 1	R	All zeros	8.4.1.27/8-53
0xB24	DDRDSR_2—DDR Debug Status Register 2	R	All zeros	8.4.1.28/8-54
0xB28	DDRCDR_1—DDR Control Driver Register 1	R/W	All zeros	8.4.1.29/8-54
0xB2C	DDRCDR_2—DDR Control Driver Register 2	R/W	All zeros	8.4.1.30/8-57
0xB30–0xBF7	Reserved	—	—	—
0xBF8	DDR_IP_REV1—DDR IP block revision 1	R	0x*nnnn_nnnn*[1]	8.4.1.31/8-58
0xBFC	DDR_IP_REV2—DDR IP block revision 2	R	0x0000_0300[1]	8.4.1.32/8-59
0xE00	DATA_ERR_INJECT_HI—Memory data path error injection mask high	R/W	All zeros	8.4.1.33/8-59
0xE04	DATA_ERR_INJECT_LO—Memory data path error injection mask low	R/W	All zeros	8.4.1.34/8-60
0xE08	ERR_INJECT—Memory data path error injection mask ECC	R/W	All zeros	8.4.1.35/8-60
0xE20	CAPTURE_DATA_HI—Memory data path read capture high	R/W	All zeros	8.4.1.36/8-61
0xE24	CAPTURE_DATA_LO—Memory data path read capture low	R/W	All zeros	8.4.1.37/8-61
0xE28	CAPTURE_ECC—Memory data path read capture ECC	R/W	All zeros	8.4.1.38/8-62
0xE40	ERR_DETECT—Memory error detect	w1c	All zeros	8.4.1.39/8-62
0xE44	ERR_DISABLE—Memory error disable	R/W	All zeros	8.4.1.40/8-63
0xE48	ERR_INT_EN—Memory error interrupt enable	R/W	All zeros	8.4.1.41/8-64
0xE4C	CAPTURE_ATTRIBUTES—Memory error attributes capture	R/W	All zeros	8.4.1.42/8-65
0xE50	CAPTURE_ADDRESS—Memory error address capture	R/W	All zeros	8.4.1.43/8-66
0xE54	CAPTURE_EXT_ADDRESS—Memory error extended address capture	R/W	All zeros	8.4.1.44/8-67
0xE58	ERR_SBE—Single-Bit ECC memory error management	R/W	All zeros	8.4.1.45/8-67

[1] Implementation-dependent reset values are listed in specified section/page.

A.1.5 I²C Controllers

Table A-5. I²C Controller 1 & 2 Registers

I²C Controller 1 & 2—Block Base Address 0x0_3000				
Offset	**Register**	**Access**	**Reset**	**Section/Page**
I²C Registers				
0x000	I2CADR—I²C address register	R/W	0x00	10.3.1.1/10-6
0x004	I2CFDR—I²C frequency divider register	R/W	0x00	10.3.1.2/10-6
0x008	I2CCR—I²C control register	Mixed	0x00	10.3.1.3/10-7
0x00C	I2CSR—I²C status register	Mixed	0x81	10.3.1.4/10-9
0x010	I2CDR—I²C data register	R/W	0x00	10.3.1.5/10-10
0x014	I2CDFSRR—I²C digital filter sampling rate register	R/W	0x10	10.3.1.6/10-11
I²C2 Registers				
0x100–0x114	I²C2 Registers[1]			

[1] I²C2 has the same memory-mapped registers that are described for I²C1 from 0x000 to 0x014, except the offsets range from 0x100 to 0x114.

A.1.6 Dual UART

Table A-6. DUART Registers

DUART—Block Base Address 0x0_4000				
Offset	**Register**	**Access**	**Reset**	**Section/Page**
UART0 Registers				
0x500	URBR—ULCR[DLAB] = 0 UART0 receiver buffer register	R	0x00	11.3.1.1/11-5
0x500	UTHR—ULCR[DLAB] = 0 UART0 transmitter holding register	W	0x00	11.3.1.2/11-6
0x500	UDLB—ULCR[DLAB] = 1 UART0 divisor least significant byte register	R/W	0x00	11.3.1.3/11-6
0x501	UIER—ULCR[DLAB] = 0 UART0 interrupt enable register	R/W	0x00	11.3.1.4/11-8
0x501	UDMB—ULCR[DLAB] = 1 UART0 divisor most significant byte register	R/W	0x00	11.3.1.3/11-6
0x502	UIIR—ULCR[DLAB] = 0 UART0 interrupt ID register	R	0x01	11.3.1.5/11-9
0x502	UFCR—ULCR[DLAB] = 0 UART0 FIFO control register	W	0x00	11.3.1.6/11-10
0x502	UAFR—ULCR[DLAB] = 1 UART0 alternate function register	R/W	0x00	11.3.1.7/11-11
0x503	ULCR—ULCR[DLAB] = x UART0 line control register	R/W	0x00	11.3.1.8/11-12
0x504	UMCR—ULCR[DLAB] = x UART0 modem control register	R/W	0x00	11.3.1.9/11-14
0x505	ULSR—ULCR[DLAB] = x UART0 line status register	R	0x60	11.3.1.10/11-14
0x506	UMSR—ULCR[DLAB] = x UART0 modem status register	R	0x00	11.3.1.11/11-15

Table A-6. DUART Registers (continued)

DUART—Block Base Address 0x0_4000				
Offset	**Register**	**Access**	**Reset**	**Section/Page**
0x507	USCR—ULCR[DLAB] = x UART0 scratch register	R/W	0x00	11.3.1.12/11-16
0x510	UDSR—ULCR[DLAB] = x UART0 DMA status register	R	0x01	11.3.1.13/11-16
UART1 Registers				
0x600–0x610	UART1 Registers[1]			

[1] UART1 has the same memory-mapped registers that are described for UART0 from 0x500 to 0x510, except the offsets range from 0x600 to 0x610.

A.1.7 Enhanced Local Bus Controller

Table A-7. Enhanced Local Bus Controller Registers

Enhanced Local Bus Controller—Block Base Address 0x0_5000				
Offset	**Register**	**Access**	**Reset**	**Section/Page**
0x000	BR0—Base register 0	R/W	0x0000_*nnnn*	12.3.1.1/12-10
0x008	BR1—Base register 1	R/W	All zeros	12.3.1.1/12-10
0x010	BR2—Base register 2	R/W	All zeros	12.3.1.1/12-10
0x018	BR3—Base register 3	R/W	All zeros	12.3.1.1/12-10
0x020	BR4—Base register 4	R/W	All zeros	12.3.1.1/12-10
0x028	BR5—Base register 5	R/W	All zeros	12.3.1.1/12-10
0x030	BR6—Base register 6	R/W	All zeros	12.3.1.1/12-10
0x038	BR7—Base register 7	R/W	All zeros	12.3.1.1/12-10
0x004	OR0—Options register 0	R/W	All zeros	12.3.1.2/12-12
0x00C	OR1—Options register 1	R/W	All zeros	12.3.1.2/12-12
0x014	OR2—Options register 2	R/W	All zeros	12.3.1.2/12-12
0x01C	OR3—Options register 3	R/W	All zeros	12.3.1.2/12-12
0x024	OR4—Options register 4	R/W	All zeros	12.3.1.2/12-12
0x02C	OR5—Options register 5	R/W	All zeros	12.3.1.2/12-12
0x034	OR6—Options register 6	R/W	All zeros	12.3.1.2/12-12
0x03C	OR7—Options register 7	R/W	All zeros	12.3.1.2/12-12
0x040–0x064	Reserved	—	—	—
0x068	MAR—UPM address register	R/W	All zeros	12.3.1.3/12-20
0x06C	Reserved	—	—	—
0x070	MAMR—UPMA mode register	R/W	All zeros	12.3.1.4/12-21

Table A-7. Enhanced Local Bus Controller Registers (continued)

Enhanced Local Bus Controller—Block Base Address 0x0_5000				
Offset	**Register**	**Access**	**Reset**	**Section/Page**
0x074	MBMR—UPMB mode register	R/W	All zeros	12.3.1.4/12-21
0x078	MCMR—UPMC mode register	R/W	All zeros	12.3.1.4/12-21
0x07C–0x080	Reserved	—	—	—
0x084	MRTPR—Memory refresh timer prescaler register	R/W	All zeros	12.3.1.5/12-23
0x088	MDR—UPM/FCM data register	R/W	All zeros	12.3.1.6/12-23
0x08C	Reserved	—	—	—
0x090	LSOR—Special operation initiation register	R/W	All zeros	12.3.1.7/12-24
0x094–0x09C	Reserved	—	—	—
0x0A0	LURT—UPM refresh timer	R/W	All zeros	12.3.1.4/12-21
0x0A4–0x0AC	Reserved	—	—	—
0x0B0	LTESR—Transfer error status register	w1c	All zeros	12.3.1.9/12-26
0x0B4	LTEDR—Transfer error disable register	R/W	All zeros	12.3.1.10/12-28
0x0B8	LTEIR—Transfer error interrupt register	R/W	All zeros	12.3.1.11/12-29
0x0BC	LTEATR—Transfer error attributes register	R/W	All zeros	12.3.1.12/12-30
0x0C0	LTEAR—Transfer error address register	R/W	All zeros	12.3.1.13/12-31
0x0C4	LTECCR— Transfer error ECC register	w1c	All zeros	12.3.1.14/12-31
0x0C8–0x0CC	Reserved	—	—	—
0x0D0	LBCR—Configuration register	R/W		12.3.1.15/12-32
0x0D4	LCRR—Clock ratio register	R/W		12.3.1.16/12-34
0x0D8–0x0DC	Reserved	—	—	—
0x0E0	FMR—Flash mode register	R/W	0x0000_0*n*00	12.3.1.17/12-35
0x0E4	FIR—Flash instruction register	R/W	All zeros	12.3.1.18/12-37
0x0E8	FCR—Flash command register	R/W	All zeros	12.3.1.19/12-38
0x0EC	FBAR—Flash block address register	R/W	All zeros	12.3.1.20/12-39
0x0F0	FPAR—Flash page address register	R/W	All zeros	12.3.1.21/12-39
0x0F4	FBCR—Flash byte count register	R/W	All zeros	12.3.1.22/12-41
0x0F8–0x0FC	Reserved	—	—	—

A.1.8 Enhanced Serial Peripheral Interface (eSPI)

Table A-8. eSPI Registers

eSPI—Block Base Address 0x0_7000				
Offset	**Register**	**Access**	**Reset**	**Section/Page**
0x000	SPMODE—eSPI mode register	R/W	0x0000_100F	18.3.1.1/18-6
0x004	SPIE—eSPI event register	Mixed	0x0020_0000	18.3.1.2/18-6
0x008	SPIM—eSPI mask register	R/W	All zeros	18.3.1.3/18-7
0x00C	SPCOM—eSPI command register	W	All zeros	18.3.1.4/18-9
0x010	SPITF—eSPI transmit FIFO access register	W	—	18.3.1.5/18-10
0x014	SPIRF—eSPI receive FIFO access register	R	—	18.3.1.6/18-11
0x018–0x01C	Reserved	—	—	—
0x020	SPMODE0—eSPI CS0 mode register	R/W	0x0010_0000	18.3.1.7/18-12
0x024	SPMODE1—eSPI CS1 mode register	R/W	0x0010_0000	18.3.1.8/18-13
0x028	SPMODE2—eSPI CS2 mode register	R/W	0x0010_0000	18.3.1.9/18-15
0x02C	SPMODE3—eSPI CS3 mode register	R/W	0x0010_0000	18.3.1.10/18-16

A.1.9 PCI Express Controllers

Table A-9. PCI Express Controller 1 & 2 Registers

PCI Express Controller 1—Block Base Address 0x0_A000 PCI Express Controller 2—Block Base Address 0x0_9000				
Offset	**Register**	**Access**	**Reset**	**Section/Page**
PCI Express Controller 1 Memory-Mapped Registers				
PCI Express Configuration Access Registers				
0x000	PEX_CONFIG_ADDR—PCI Express configuration address register	R/W	All zeros	15.3.1.1/15-10
0x004	PEX_CONFIG_DATA—PCI Express configuration data register	R/W	All zeros	15.3.1.2/15-11
0x008	Reserved	—	—	—
0x00C	PEX_OTB_CPL_TOR—PCI Express outbound completion timeout register	R/W	0x0010_FFFF	15.3.1.3/15-11
0x010	PEX_CONF_RTY_TOR—PCI Express configuration retry timeout register	R/W	0x0400_FFFF	15.3.1.4/15-12
0x014	PEX_CONFIG—PCI Express configuration register	R/W	All zeros	15.3.1.5/15-12
0x018–0x01C	Reserved	—	—	—
PCI Express Power Management Event & Message Registers				
0x020	PEX_PME_MES_DR—PCI Express PME & message detect register	w1c	All zeros	15.3.1.6/15-13

Table A-9. PCI Express Controller 1 & 2 Registers (continued)

PCI Express Controller 1—Block Base Address 0x0_A000 PCI Express Controller 2—Block Base Address 0x0_9000				
Offset	**Register**	**Access**	**Reset**	**Section/Page**
0x024	PEX_PME_MES_DISR—PCI Express PME & message disable register	R/W	All zeros	15.3.1.7/15-15
0x028	PEX_PME_MES_IER—PCI Express PME & message interrupt enable register	R/W	All zeros	15.3.1.8/15-16
0x02C	PEX_PMCR—PCI Express power management command register	R/W	All zeros	15.3.1.9/15-18
0x030–0xBF4	Reserved	—	—	—
PCI Express IP Block Revision Registers				
0xBF8	IP block revision register 1 (PEX_IP_BLK_REV1)	R	0x0208_0100	15.3.1.10/15-18
0xBFC	IP block revision register 2 (PEX_IP_BLK_REV2)	R	All zeros	15.3.1.11/15-19
PCI Express ATMU Registers				
Outbound Window 0 (Default)				
0xC00	PEXOTAR0—PCI Express outbound translation address register 0 (default)	R/W	All zeros	15.3.1.12.1/15-20
0xC04	PEXOTEAR0—PCI Express outbound translation extended address register 0 (default)	R/W	All zeros	15.3.1.12.2/15-20
0xC08–0xC0C	Reserved	—	—	—
0xC10	PEXOWAR0—PCI Express outbound window attributes register 0 (default)	Mixed	0x8004_4023	15.3.1.12.4/15-21
0xC14–0xC1C	Reserved	—	—	—
Outbound Window 1				
0xC20	PEXOTAR1—PCI Express outbound translation address register 1	R/W	All zeros	15.3.1.12.1/15-20
0xC24	PEXOTEAR1—PCI Express outbound translation extended address register 1	R/W	All zeros	15.3.1.12.2/15-20
0xC28	PEXOWBAR1—PCI Express outbound window base address register 1	R/W	All zeros	15.3.1.12.3/15-21
0xC2C	Reserved	—	—	—
0xC30	PEXOWAR1—PCI Express outbound window attributes register 1	R/W	0x0004_4023	15.3.1.12.4/15-21
0xC34–0xC3C	Reserved	—	—	—
Outbound Window 2				
0xC40	PEXOTAR2—PCI Express outbound translation address register 2	R/W	All zeros	15.3.1.12.1/15-20
0xC44	PEXOTEAR2—PCI Express outbound translation extended address register 2	R/W	All zeros	15.3.1.12.2/15-20

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Table A-9. PCI Express Controller 1 & 2 Registers (continued)

PCI Express Controller 1—Block Base Address 0x0_A000 PCI Express Controller 2—Block Base Address 0x0_9000				
Offset	**Register**	**Access**	**Reset**	**Section/Page**
0xC48	PEXOWBAR2—PCI Express outbound window base address register 2	R/W	All zeros	15.3.1.12.3/15-21
0xC4C	Reserved	—	—	—
0xC50	PEXOWAR2—PCI Express outbound window attributes register 2	R/W	0x0004_4023	15.3.1.12.4/15-21
0xC54–0xC5C	Reserved	—	—	—
Outbound Window 3				
0xC60	PEXOTAR3—PCI Express outbound translation address register 3	R/W	All zeros	15.3.1.12.1/15-20
0xC64	PEXOTEAR3—PCI Express outbound translation extended address register 3	R/W	All zeros	15.3.1.12.2/15-20
0xC68	PEXOWBAR3—PCI Express outbound window base address register 3	R/W	All zeros	15.3.1.12.3/15-21
0xC6C	Reserved	—	—	—
0xC70	PEXOWAR3—PCI Express outbound window attributes register 3	R/W	0x0000_0000	15.3.1.12.4/15-21
0xC74–0xC7C	Reserved	—	—	—
Outbound Window 4				
0xC80	PEXOTAR4—PCI Express outbound translation address register 4	R/W	All zeros	15.3.1.12.1/15-20
0xC84	PEXOTEAR4—PCI Express outbound translation extended address register 4	R/W	All zeros	15.3.1.12.2/15-20
0xC88	PEXOWBAR4—PCI Express outbound window base address register 4	R/W	All zeros	15.3.1.12.3/15-21
0xC8C	Reserved	—	—	—
0xC90	PEXOWAR4—PCI Express outbound window attributes register 4	R/W	0x0004_4023	15.3.1.12.4/15-21
0xC94–0xD9C	Reserved	—	—	—
Inbound Window 3				
0xDA0	PEXITAR3—PCI Express inbound translation address register 3	R/W	0x0000_0000	15.3.1.13.3/15-25
0xDA4	Reserved	—	—	—
0xDA8	PEXIWBAR3—PCI Express inbound window base address register 3	R/W	0x0000_0000	15.3.1.13.4/15-26
0xDAC	PEXIWBEAR3—PCI Express inbound window base extended address register 3	R/W	0x0000_0000	15.3.1.13.5/15-26
0xDB0	PEXIWAR3—PCI Express inbound window attributes register 3	R/W	0x20F4_4023	15.3.1.13.6/15-27
0xDB4–0xDBC	Reserved	—	—	—
Inbound Window 2				

Table A-9. PCI Express Controller 1 & 2 Registers (continued)

PCI Express Controller 1—Block Base Address 0x0_A000 PCI Express Controller 2—Block Base Address 0x0_9000				
Offset	**Register**	**Access**	**Reset**	**Section/Page**
0xDC0	PEXITAR2—PCI Express inbound translation address register 2	R/W	0x0000_0000	15.3.1.13.3/15-25
0xDC4	Reserved	—	—	—
0xDC8	PEXIWBAR2—PCI Express inbound window base address register 2	R/W	0x0000_0000	15.3.1.13.4/15-26
0xDCC	PEXIWBEAR2—PCI Express inbound window base extended address register 2	R/W	0x0000_0000	15.3.1.13.5/15-26
0xDD0	PEXIWAR2—PCI Express inbound window attributes register 2	R/W	0x20F4_4023	15.3.1.13.6/15-27
0xDD4–0xDDC	Reserved	—	—	—
Inbound Window 1				
0xDE0	PEXITAR1—PCI Express inbound translation address register 1	R/W	0x0000_0000	15.3.1.13.3/15-25
0xDE4	Reserved	—	—	—
0xDE8	PEXIWBAR1—PCI Express inbound window base address register 1	R/W	0x0000_0000	15.3.1.13.4/15-26
0xDEC	Reserved	—	—	—
0xDF0	PEXIWAR1—PCI Express inbound window attributes register 1	R/W	0x20F4_4023	15.3.1.13.6/15-27
0xDF4–0xDFC	Reserved	—	—	—
PCI Express Error Management Registers				
0xE00	PEX_ERR_DR—PCI Express error detect register	w1c	All zeros	15.3.1.14/15-29
0xE04	Reserved	—	—	—
0xE08	PEX_ERR_EN—PCI Express error interrupt enable register	R/W	All zeros	15.3.1.15/15-31
0xE0C	Reserved	—	—	—
0xE10	PEX_ERR_DISR—PCI Express error disable register	R/W	All zeros	15.3.1.16/15-33
0xE14–0xE1C	Reserved	—	—	—
0xE20	PEX_ERR_CAP_STAT—PCI Express error capture status register	Mixed	All zeros	15.3.1.17/15-34
0xE24	Reserved	—	—	—
0xE28	PEX_ERR_CAP_R0—PCI Express error capture register 0	R/W	All zeros	15.3.1.18/15-35
0xE2C	PEX_ERR_CAP_R1—PCI Express error capture register 1	R/W	All zeros	15.3.1.19/15-37
0xE30	PEX_ERR_CAP_R2—PCI Express error capture register 2	R/W	All zeros	15.3.1.20/15-39
0xE34	PEX_ERR_CAP_R3—PCI Express error capture register 3	R/W	All zeros	15.3.1.21/15-41
0xE38–0xFFC	Reserved	—	—	—

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Table A-9. PCI Express Controller 1 & 2 Registers (continued)

PCI Express Controller 1—Block Base Address 0x0_A000 PCI Express Controller 2—Block Base Address 0x0_9000				
Offset	**Register**	**Access**	**Reset**	**Section/Page**
PCI Express Controller 2 Memory-Mapped Registers				
0x000–0xFFC	PCI Express Controller 2 registers **Note:** All registers defined for PCI Express Controller 1 are also defined for PCI Express Controller 2; the offsets of PCI Express Controller 2 registers are the same except they have a different block base address.			

A.1.10 L2 Cache

Table A-10. L2 Cache Registers

L2 Cache—Block Base Address 0x2_0000				
Offset	**Register**	**Access**	**Reset**	**Section/Page**
0x000	L2CTL—L2 control register	R/W	0x1000_0000	6.3.1.1/6-10
0x004	L2CWAP—L2 cache way allocation for processors	R/W	0x0000_0000	6.3.1.2/6-13
0x010	L2CEWAR0—L2 cache external write address register 0	R/W	0x0000_0000	6.3.1.3.1/6-16
0x014	L2CEWAREA0—L2 cache external write address register extended address 0	R/W	0x0000_0000	6.3.1.3.2/6-17
0x018	L2CEWCR0—L2 cache external write control register 0	R/W	0x0000_0000	6.3.1.3.3/6-17
0x020	L2CEWAR1—L2 cache external write address register 1	R/W	0x0000_0000	6.3.1.3.1/6-16
0x024	L2CEWAREA1—L2 cache external write address register extended address 1	R/W	0x0000_0000	6.3.1.3.2/6-17
0x028	L2CEWCR1—L2 cache external write control register 1	R/W	0x0000_0000	6.3.1.3.3/6-17
0x030	L2CEWAR2—L2 cache external write address register 2	R/W	0x0000_0000	6.3.1.3.1/6-16
0x034	L2CEWAREA2—L2 cache external write address register extended address 2	R/W	0x0000_0000	6.3.1.3.2/6-17
0x038	L2CEWCR2—L2 cache external write control register 2	R/W	0x0000_0000	6.3.1.3.3/6-17
0x040	L2CEWAR3—L2 cache external write address register 3	R/W	0x0000_0000	6.3.1.3.1/6-16
0x044	L2CEWAREA3—L2 cache external write address register extended address 3	R/W	0x0000_0000	6.3.1.3.2/6-17
0x048	L2CEWCR3—L2 cache external write control register 3	R/W	0x0000_0000	6.3.1.3.3/6-17
0x100	L2SRBAR0—L2 memory-mapped SRAM base address register 0	R/W	0x0000_0000	6.3.1.4.1/6-19
0x104	L2SRBAREA0—L2 memory-mapped SRAM base address register extended address 0	R/W	0x0000_0000	6.3.1.4.2/6-20
0x108	L2SRBAR1—L2 memory-mapped SRAM base address register 1	R/W	0x0000_0000	6.3.1.4.1/6-19
0x10C	L2SRBAREA1—L2 memory-mapped SRAM base address register extended address 1	R/W	0x0000_0000	6.3.1.4.2/6-20

Table A-10. L2 Cache Registers (continued)

L2 Cache—Block Base Address 0x2_0000				
Offset	**Register**	**Access**	**Reset**	**Section/Page**
0xE00	L2ERRINJHI—L2 error injection mask high register	R/W	0x0000_0000	6.3.1.5.1/6-21
0xE04	L2ERRINJLO—L2 error injection mask low register	R/W	0x0000_0000	6.3.1.5.1/6-21
0xE08	L2ERRINJCTL—L2 error injection tag/ECC control register	R/W	0x0000_0000	6.3.1.5.1/6-21
0xE20	L2CAPTDATAHI—L2 error data high capture register	R	0x0000_0000	6.3.1.5.2/6-23
0xE24	L2CAPTDATALO—L2 error data low capture register	R	0x0000_0000	6.3.1.5.2/6-23
0xE28	L2CAPTECC—L2 error syndrome register	R	0x0000_0000	6.3.1.5.2/6-23
0xE40	L2ERRDET—L2 error detect register	w1c	0x0000_0000	6.3.1.5.2/6-23
0xE44	L2ERRDIS—L2 error disable register	R/W	0x0000_0000	6.3.1.5.2/6-23
0xE48	L2ERRINTEN—L2 error interrupt enable register	R/W	0x0000_0000	6.3.1.5.2/6-23
0xE4C	L2ERRATTR—L2 error attributes capture register	R/W	0x0000_0000	6.3.1.5.2/6-23
0xE50	L2ERRADDRL—L2 error address capture register low	R	0x0000_0000	6.3.1.5.2/6-23
0xE54	L2ERRADDRH—L2 error address capture register high	R	0x0000_0000	6.3.1.5.2/6-23
0xE58	L2ERRCTL—L2 error control register	R/W	0x0000_0000	6.3.1.5.2/6-23

A.1.11 DMA Controller

Table A-11. DMA Controller Registers

DMA Controller—Block Base Address 0x2_1000				
Offset	**Register**	**Access**	**Reset**	**Section/Page**
0x100	MR0—DMA 0 mode register	R/W	All zeros	13.3.1.1/13-9
0x104	SR0—DMA 0 status register	Mixed	All zeros	13.3.1.2/13-12
0x108	ECLNDAR0—DMA 0 current link descriptor extended address register	R/W	All zeros	13.3.1.3/13-13
0x10C	CLNDAR0—DMA 0 current link descriptor address register	R/W	All zeros	13.3.1.4/13-14
0x110	SATR0—DMA 0 source attributes register	R/W	All zeros	13.3.1.5/13-15
0x114	SAR0—DMA 0 source address register	R/W	All zeros	13.3.1.6/13-16
0x118	DATR0—DMA 0 destination attributes register	R/W	All zeros	13.3.1.7/13-17
0x11C	DAR0—DMA 0 destination address register	R/W	All zeros	13.3.1.8/13-17
0x120	BCR0—DMA 0 byte count register	R/W	All zeros	13.3.1.9/13-18
0x124	ENLNDAR0—DMA 0 next link descriptor extended address register	R/W	All zeros	13.3.1.10/13-18
0x128	NLNDAR0—DMA 0 next link descriptor address register	R/W	All zeros	13.3.1.11/13-19
0x130	ECLSDAR0—DMA 0 current list descriptor extended address register	R/W	All zeros	13.3.1.12/13-20
0x134	CLSDAR0—DMA 0 current list descriptor address register	R/W	All zeros	13.3.1.13/13-20

Table A-11. DMA Controller Registers (continued)

DMA Controller—Block Base Address 0x2_1000				
Offset	**Register**	**Access**	**Reset**	**Section/Page**
0x138	ENLSDAR0—DMA 0 next list descriptor extended address register	R/W	All zeros	13.3.1.14/13-21
0x13C	NLSDAR0—DMA 0 next list descriptor address register	Mixed	All zeros	13.3.1.15/13-22
0x140	SSR0—DMA 0 source stride register	R/W	All zeros	13.3.1.16/13-22
0x144	DSR0—DMA 0 destination stride register	R/W	All zeros	13.3.1.17/13-23
0x148–0x17C	Reserved	—	—	—
0x180	MR1—DMA 0 mode register	R/W	All zeros	13.3.1.1/13-9
0x184	SR1—DMA 0 status register	Mixed	All zeros	13.3.1.2/13-12
0x188	ECLNDAR1—DMA 1 current link descriptor extended address register	R/W	All zeros	13.3.1.3/13-13
0x18C	CLNDAR1—DMA 1 current link descriptor address register	R/W	All zeros	13.3.1.4/13-14
0x190	SATR1—DMA 1 source attributes register	R/W	All zeros	13.3.1.5/13-15
0x194	SAR1—DMA 1 source address register	R/W	All zeros	13.3.1.6/13-16
0x198	DATR1—DMA 1 destination attributes register	R/W	All zeros	13.3.1.7/13-17
0x19C	DAR1—DMA 1 destination address register	R/W	All zeros	13.3.1.8/13-17
0x1A0	BCR1—DMA 1 byte count register	R/W	All zeros	13.3.1.9/13-18
0x1A4	ENLNDAR1—DMA 1 next link descriptor extended address register	R/W	All zeros	13.3.1.10/13-18
0x1A8	NLNDAR1—DMA 1 next link descriptor address register	R/W	All zeros	13.3.1.11/13-19
0x1B0	ECLSDAR1—DMA 1 current list descriptor extended address register	R/W	All zeros	13.3.1.12/13-20
0x1B4	CLSDAR1—DMA 1 current list descriptor address register	R/W	All zeros	13.3.1.13/13-20
0x1B8	ENLSDAR1—DMA 1 next list descriptor extended address register	R/W	All zeros	13.3.1.14/13-21
0x1BC	NLSDAR1—DMA 1 next list descriptor address register	R/W	All zeros	13.3.1.15/13-22
0x1C0	SSR1—DMA 1 source stride register	R/W	All zeros	13.3.1.16/13-22
0x1C4	DSR1—DMA 1 destination stride register	R/W	All zeros	13.3.1.17/13-23
0x1C8–0x1FC	Reserved	—	—	—
0x200	MR2—DMA 2 mode register	R/W	0x0800_0000	13.3.1.1/13-9
0x204	SR2—DMA 2 status register	Mixed	All zeros	13.3.1.2/13-12
0x208	ECLNDAR2—DMA 2 current link descriptor extended address register	R/W	All zeros	13.3.1.3/13-13
0x20C	CLNDAR2—DMA 2 current link descriptor address register	R/W	All zeros	13.3.1.4/13-14
0x210	SATR2—DMA 2 source attributes register	R/W	All zeros	13.3.1.5/13-15

Table A-11. DMA Controller Registers (continued)

DMA Controller—Block Base Address 0x2_1000				
Offset	**Register**	**Access**	**Reset**	**Section/Page**
0x214	SAR2—DMA 2 source address register	R/W	All zeros	13.3.1.6/13-16
0x218	DATR2—DMA 2 destination attributes register	R/W	All zeros	13.3.1.7/13-17
0x21C	DAR2—DMA 2 destination address register	R/W	All zeros	13.3.1.8/13-17
0x220	BCR2—DMA 2 byte count register	R/W	All zeros	13.3.1.9/13-18
0x224	ENLNDAR2—DMA 2 next link descriptor extended address register	R/W	All zeros	13.3.1.10/13-18
0x228	NLNDAR2—DMA 2 next link descriptor address register	R/W	All zeros	13.3.1.11/13-19
0x230	ECLSDAR2—DMA 2 current list descriptor extended address register	R/W	All zeros	13.3.1.12/13-20
0x234	CLSDAR2—DMA 2 current list descriptor address register	R/W	All zeros	13.3.1.13/13-20
0x238	ENLSDAR2—DMA 2 next list descriptor extended address register	R/W	All zeros	13.3.1.14/13-21
0x23C	NLSDAR2—DMA 2 next list descriptor address register	R/W	All zeros	13.3.1.15/13-22
0x240	SSR2—DMA 2 source stride register	R/W	All zeros	13.3.1.16/13-22
0x244	DSR2—DMA 2 destination stride register	R/W	All zeros	13.3.1.17/13-23
0x248–0x27C	Reserved	—	—	—
0x280	MR3—DMA 3 mode register	R/W	0x0800_0000	13.3.1.1/13-9
0x284	SR3—DMA 3 status register	Mixed	All zeros	13.3.1.2/13-12
0x288	ECLNDAR3—DMA 3 current link descriptor extended address register	R/W	All zeros	13.3.1.3/13-13
0x28C	CLNDAR3—DMA 3 current link descriptor address register	R/W	All zeros	13.3.1.4/13-14
0x290	SATR3—DMA 3 source attributes register	R/W	All zeros	13.3.1.5/13-15
0x294	SAR3—DMA 3 source address register	R/W	All zeros	13.3.1.6/13-16
0x298	DATR3—DMA 3 destination attributes register	R/W	All zeros	13.3.1.7/13-17
0x29C	DAR3—DMA 3 destination address register	R/W	All zeros	13.3.1.8/13-17
0x2A0	BCR3—DMA 3 byte count register	R/W	All zeros	13.3.1.9/13-18
0x2A4	ENLNDAR3—DMA 3 next link descriptor extended address register	R/W	All zeros	13.3.1.10/13-18
0x2A8	NLNDAR3—DMA 3 next link descriptor address register	R/W	All zeros	13.3.1.11/13-19
0x2B0	ECLSDAR3—DMA 3 current list descriptor extended address register	R/W	All zeros	13.3.1.12/13-20
0x2B4	CLSDAR3—DMA 3 current list descriptor address register	R/W	All zeros	13.3.1.13/13-20
0x2B8	ENLSDAR3—DMA 3 next list descriptor extended address register	R/W	All zeros	13.3.1.14/13-21
0x2BC	NLSDAR3—DMA 3 next list descriptor address register	R/W	All zeros	13.3.1.15/13-22

Table A-11. DMA Controller Registers (continued)

DMA Controller—Block Base Address 0x2_1000				
Offset	**Register**	**Access**	**Reset**	**Section/Page**
0x2C0	SSR3—DMA 3 source stride register	R/W	All zeros	13.3.1.16/13-22
0x2C4	DSR3—DMA 3 destination stride register	R/W	All zeros	13.3.1.17/13-23
0x2C8–0x2FC	Reserved	—	—	—
0x300	DGSR—DMA general status register	R	All zeros	13.3.1.18/13-24

A.1.12 USB Dual Role Controllers

Table A-12. USB Dual Role Controller 1 & 2 Registers

USB Dual Role Controller 1—Block Base Address 0x2_2000 USB Dual Role Controller 2—Block Base Address 0x2_3000				
Offset	**Register**	**Access**	**Reset**	**Section/Page**
0x000–0x0FF	Reserved, should be cleared	—	—	—
0x100	CAPLENGTH—Capability register length	R	0x40	16.2.1.1/16-6
0x102	HCIVERSION—Host interface version number	R	0x0100	16.2.1.2/16-7
0x104	HCSPARAMS—Host controller structural parameters	R	0x1100_0100	16.2.1.3/16-7
0x108	HCCPARAMS—Host controller capability parameters	R	0x0000_0006	16.2.1.4/16-8
0x120	DCIVERSION—Device interface version number	R	0x0001	16.2.1.5/16-9
0x124	DCCPARAMS—Device controller parameters	R	0x0000_0186	16.2.1.6/16-9
0x140	USBCMD—USB command	Mixed	0x0008_*n*B*n*0	16.2.2.1/16-10
0x144	USBSTS—USB status	Mixed	0x0000_0000	16.2.2.2/16-12
0x148	USBINTR—USB interrupt enable	R/W	0x0000_0000	16.2.2.3/16-14
0x14C	FRINDEX—USB frame index	R/W	0x0000_*nnnn*	16.2.2.4/16-16
0x154	PERIODICLISTBASE—Frame list base address[1]	R/W	0x*nnnn*_0000	16.2.2.6/16-17
	DEVICEADDR—USB device address	R/W	0x0000_0000	16.2.2.7/16-18
0x158	ASYNCLISTADDR—Next asynchronous list addr (host mode)[1]	R/W	0x0000_0000	16.2.2.8/16-18
	ENDPOINTLISTADDR—Address at endpoint list (device mode)	R/W	0x0000_0000	16.2.2.9/16-19
0x160	BURSTSIZE—Programmable burst size	R/W	0x0000_1010	16.2.2.10/16-20
0x164	TXFILLTUNING—Host TT transmit pre-buffer packet tuning	R/W	0x0002_0000	16.2.2.11/16-20
0x170	ULPI VIEWPORT—ULPI Register Access	Mixed	0x0000_0000	16.2.2.12/16-22
0x180	CONFIGFLAG—Configured flag register	R	0x0000_0001	16.2.2.13/16-23
0x184	PORTSC—Port status/control	Mixed	0x9C00_0000	16.2.2.14/16-24

Table A-12. USB Dual Role Controller 1 & 2 Registers (continued)

USB Dual Role Controller 1—Block Base Address 0x2_2000 USB Dual Role Controller 2—Block Base Address 0x2_3000				
Offset	**Register**	**Access**	**Reset**	**Section/Page**
0x1A4	Reserved	—	—	—
0x1A8	USBMODE—USB device mode	R/W	0x0000_0000	16.2.2.15/16-28
0x1AC	ENDPTSETUPSTAT—Endpoint setup status	R/W	0x0000_0000	16.2.2.16/16-29
0x1B0	ENDPOINTPRIME—Endpoint initialization	R/W	0x0000_0000	16.2.2.17/16-30
0x1B4	ENDPTFLUSH—Endpoint de-initialize	R/W	0x0000_0000	16.2.2.18/16-31
0x1B8	ENDPTSTATUS—Endpoint status	R	0x0000_0000	16.2.2.19/16-31
0x1BC	ENDPTCOMPLETE—Endpoint complete	w1c	0x0000_0000	16.2.2.20/16-32
0x1C0	ENDPTCTRL0—Endpoint control 0	Mixed	0x0080_0080	16.2.2.21/16-33
0x1C4	ENDPTCTRL1—Endpoint control 1	R/W	0x0000_0000	16.2.2.22/16-34
0x1C8	ENDPTCTRL2—Endpoint control 2	R/W	0x0000_0000	16.2.2.22/16-34
0x1CA	ENDPTCTRL3—Endpoint control 3	R/W	0x0000_0000	16.2.2.22/16-34
0x1D0	ENDPTCTRL4—Endpoint control 4	R/W	0x0000_0000	16.2.2.22/16-34
0x1D4	ENDPTCTRL5—Endpoint control 5	R/W	0x0000_0000	16.2.2.22/16-34
0x400	SNOOP1—Snoop 1	R/W	0x0000_0000	16.2.2.23/16-35
0x404	SNOOP2—Snoop 2	R/W	0x0000_0000	16.2.2.23/16-35
0x408	AGE_CNT_THRESH—Age count threshold	R/W	0x0000_0000	16.2.2.24/16-36
0x40C	PRI_CTRL—Priority control	R/W	0x0000_0000	16.2.2.25/16-37
0x410	SI_CTRL—System interface control	R/W	0x0000_0000	16.2.2.26/16-38
0x500	CONTROL—Control	R/W	0x0000_0000	16.2.2.27/16-38
0x504–0xFFC	Reserved, should be cleared	—	—	—
USB Dual Role Controller 2 Memory-Mapped Registers				
0x000–0xFFC	USB Dual Role Controller 2 registers **Note:** All registers defined for USB Dual Role Controller 1 are also defined for USB Dual Role Controller 2; the offsets of USB Dual Role Controller 2 registers are the same except they have a different block base address.			

[1] This register has separate functions for the host and device operation; the host function is listed first in the table.

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

A.1.13 eTSEC MDIO

Table A-13. eTSEC 1, 2, & 3 MDIO Registers

eTSEC 1 MDIO—Block Base Address 0x2_4000 eTSEC 2 MDIO—Block Base Address 0x2_5000 eTSEC 3 MDIO—Block Base Address 0x2_6000				
Offset	**Register**	**Access**	**Reset**	**Section/Page**
0x4000–0x400C	Reserved	—	—	—
0x4010	IEVENTM—MDIO Interrupt event register	w1c	0x0000_0000	14.5.3.1.4/14-31
0x4014	IMASKM—MDIO Interrupt mask register	R/W	0x0000_0000	14.5.3.1.6/14-34
0x4018	Reserved	—	—	—
0x401C	EMAPM—MDIO Event mapping register	R/W	0x0000_0000	14.5.3.1.9/14-39
0x4020–0x44FC	Reserved	—	—	—
eTSEC MAC Registers				
0x4500–0x2451C	Reserved	—	—	—
0x4520	MIIMCFG—MII management configuration	R/W	0x0000_0007	14.5.3.5.6/14-86
0x4524	MIIMCOM—MII management command	R/W	0x0000_0000	14.5.3.5.7/14-87
0x4528	MIIMADD—MII management address	R/W	0x0000_0000	14.5.3.5.8/14-88
0x452C	MIIMCON—MII management control	R/W	0x0000_0000	14.5.3.5.9/14-88
0x4530	MIIMSTAT—MII management status	R	0x0000_0000	14.5.3.5.10/14-88
0x4534	MIIMIND—MII management indicator	R	0x0000_0000	14.5.3.5.11/14-89
0x4538–0x4FFC	Reserved	—	—	—
0x4000–0x400C	Reserved	—	—	—
Other eTSECs				
0x2_5000–0x2_5FFF	eTSEC2 MDIO Registers			
0x2_6000–0x2_6FFF	eTSEC3 MDIO Registers			

A.1.14 eSDHC

Table A-14. eSHDC Registers

eSDHC—Block Base Address 0x2_E000				
Offset	**Register**	**Access**	**Reset**	**Section/Page**
0x000	DMA system address (DSADDR)	R/W	0x0000_0000	17.4.1/17-6
0x004	Block attributes (BLKATTR)	R/W	0x0001_0000	17.4.2/17-6

Table A-14. eSHDC Registers (continued)

eSDHC—Block Base Address 0x2_E000				
Offset	**Register**	**Access**	**Reset**	**Section/Page**
0x008	Command argument (CMDARG)	R/W	All zeros	17.4.3/17-7
0x00C	Command transfer type (XFERTYP)	R/W	All zeros	17.4.4/17-8
0x010	Command response0 (CMDRSP0)	R	All zeros	17.4.5/17-10
0x014	Command response1 (CMDRSP1)	R	All zeros	17.4.5/17-10
0x018	Command response2 (CMDRSP2)	R	All zeros	17.4.5/17-10
0x01C	Command response3 (CMDRSP3)	R	All zeros	17.4.5/17-10
0x020	Data buffer access port (DATPORT)	R/W	All zeros	17.4.6/17-12
0x024	Present state (PRSSTAT)	R	0xFF8*n*_00n0	17.4.7/17-12
0x028	Protocol control (PROCTL)	R/W	0x0000_0020	17.4.8/17-16
0x02C	System control (SYSCTL)	Mixed	0x0000_8008	17.4.9/17-19
0x030	Interrupt status (IRQSTAT)	w1c	All zeros	17.4.10/17-22
0x034	Interrupt status enable (IRQSTATEN)	R/W	0x117F_013F	17.4.11/17-25
0x038	Interrupt signal enable (IRQSIGEN)	R/W	All zeros	17.4.12/17-27
0x03C	Auto CMD12 status (AUTOC12ERR)	R	All zeros	17.4.13/17-30
0x040	Host controller capabilities (HOSTCAPBLT)	R	0x05F3_0000	17.4.14/17-32
0x044[1]	Watermark level (WML)	R/W	0x1010_1010	17.4.15/17-33
0x050	Force event (FEVT)	W	All zeros	17.4.16/17-34
0x0FC	Host controller version (HOSTVER)	R	0x0000_1201	17.4.17/17-35
0x40C	DMA control register (DCR)	R/W	All zeros	17.4.18/17-36

[1] The addresses following 0x044, except 0x050, 0x0FC and 0x40C, are reserved and read as all 0s. Writes to these registers are ignored.

A.1.15 Security Engine

Table A-15. Security Engine Registers

Security Engine—Block Base Address 0x3_0000				
Byte Address Offset (AD 17–0)	**Register**	**Access**	**Write by**	**Section/Page**
0x0100–0x01FF	Alternate location for Channel 1	See the Channel regions starting at address 0x1108 and the RCA bits in Table 19-21		
0x0200–0x02FF	Alternate location for Channel 2			
0x0300–0x03FF	Alternate location for Channel 3			
0x0400–0x04FF	Alternate location for Channel 4			

Table A-15. Security Engine Registers (continued)

Security Engine—Block Base Address 0x3_0000				
Byte Address Offset (AD 17–0)	**Register**	**Access**	**Write by**	**Section/Page**
Controller				
0x1008	Interrupt enable	R/W	byte[1]	19.5.4.2/19-49
0x1010	Interrupt status	R	—	19.5.4.2/19-49
0x1018	Interrupt clear	R/W	byte	19.5.4.3/19-51
0x1020	Identification	R	—	19.5.4.4/19-52
0x1028	EU assignment status	R	—	19.5.4.1/19-48
0x1030	Master control	R/W	byte	19.5.4.6/19-53
Channel_1				
0x1108	Configuration register	R/W	word	19.4.4.1/19-35
0x1110	Pointer status	R/W	word	19.4.4.2/19-38
0x1140	Current descriptor pointer	R	—	19.4.4.3/19-41
0x1148	Fetch FIFO	W	word	19.4.4.4/19-41
0x1180–0x11BF	Descriptor buffer	R	—	19.4.5.1/19-43
0x11C0–0x11DF	Gather Link Table	R	—	19.4.5.2/19-43
0x11E0–0x11FF	Scatter Link Table	R/W	—	19.4.5.2/19-43
Channel_2				
0x1208	Configuration register	R/W	word	19.4.4.1/19-35
0x1210	Pointer status	R/W	word	19.4.4.2/19-38
0x1240	Current descriptor pointer	R	—	19.4.4.3/19-41
0x1248	Fetch FIFO	W	word	19.4.4.4/19-41
0x1280–0x12BF	Descriptor buffer	R	—	19.4.5.1/19-43
0x12C0–0x12DF	Gather Link Table	R	—	19.4.5.2/19-43
0x12E0–0x12FF	Scatter Link Table	R	—	19.4.5.2/19-43
Channel_3				
0x1308	Configuration register	R/W	word	19.4.4.1/19-35
0x1310	Pointer status	R/W	word	19.4.4.2/19-38
0x1340	Current descriptor pointer	R	—	19.4.4.3/19-41
0x1348	Fetch FIFO	W	word	19.4.4.4/19-41
0x1380–0x13BF	Descriptor buffer	R	—	19.4.5.1/19-43

Table A-15. Security Engine Registers (continued)

Security Engine—Block Base Address 0x3_0000				
Byte Address Offset (AD 17–0)	**Register**	**Access**	**Write by**	**Section/Page**
0x13C0–0x13DF	Gather Link Table	R	—	19.4.5.2/19-43
0x13E0–0x13FF	Scatter Link Table	R	—	19.4.5.2/19-43
Channel_4				
0x1408	Configuration register	R/W	word	19.4.4.1/19-35
0x1410	Pointer status	R/W	word	19.4.4.2/19-38
0x1440	Current descriptor pointer	R	—	19.4.4.3/19-41
0x1448	Fetch FIFO	W	word	19.4.4.4/19-41
0x1480–0x14BF	Descriptor buffer	R	—	19.4.5.1/19-43
0x14C0–0x14DF	Gather Link Table	R	—	19.4.5.2/19-43
0x14E0–0x14FF	Scatter Link Table	R	—	19.4.5.2/19-43
Poly-Channel				
0x1500	Fetch FIFO Enqueue Count	R/W	word	19.4.3.1.1/19-33
0x1508	Descriptor Finished Count	R/W	word	19.4.3.1.2/19-33
0x1510	Data Bytes In Count	R/W	word	19.4.3.1.3/19-34
0x1518	Data Bytes Out Count	R/W	word	19.4.3.1.4/19-34
Controller				
0x1BF8	IP block revision	R	—	19.5.4.5/19-52
DEU				
0x2000	Mode register	R/W	word	19.7.3.1/19-97
0x2008	Key size register	R/W	word	19.7.3.2/19-98
0x2010	Data size register	R/W	word	19.7.3.3/19-99
0x2018	Reset control register	R/W	word	19.7.3.4/19-99
0x2028	Status register	R	—	19.7.3.5/19-100
0x2030	Interrupt status register	R/W	word	19.7.3.6/19-101
0x2038	Interrupt mask register	R/W	word	19.7.3.7/19-103
0x2050	EU-Go	W	word	19.7.3.8/19-105
0x2100	IV register	R/W	word	19.7.3.9/19-105
0x2400	Key 1 register	W	byte	19.7.3.10/19-105
0x2408	Key 2 register	W	byte	19.7.3.10/19-105

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Table A-15. Security Engine Registers (continued)

Security Engine—Block Base Address 0x3_0000				
Byte Address Offset (AD 17–0)	**Register**	**Access**	**Write by**	**Section/Page**
0x2410	Key 3 register	W	byte	19.7.3.10/19-105
0x2800–0x2FFF	Input FIFO / Output FIFO	R/W[2]	byte	19.7.3.11/19-105
AESU				
0x4000	Mode register	R/W	word	19.7.1.2/19-56
0x4008	Key size register	R/W	word	19.7.1.3/19-60
0x4010	Data size register	R/W	word	19.7.1.4/19-60
0x4018	Reset control register	R/W	word	19.7.1.5/19-61
0x4028	Status register	R	—	19.7.1.6/19-61
0x4030	Interrupt status register	R/W	word	19.7.1.7/19-62
0x4038	Interrupt mask register	R/W	word	19.7.1.8/19-64
0x4040	ICV size register	R/W	word	19.7.1.9/19-66
0x4050	End of message register	W	word	19.7.1.10/19-66
0x4100–0x415F	Context	R/W	byte	19.7.1.11/19-67
0x4400–0x441F	Key registers	R/W	byte	19.7.1.12/19-85
0x4800–0x4FFF	Input FIFO/Output FIFO	R/W [1]	byte	19.7.1.12.1/19-85
MDEU				
0x6000	Mode register	R/W	word	19.7.4.2/19-107
0x6008	Key size register	R/W	word	19.7.4.4/19-111
0x6010	Data size register	R/W	word	19.7.4.5/19-111
0x6018	Reset control register	R/W	word	19.7.4.6/19-112
0x6028	Status register	R	—	19.7.4.7/19-113
0x6030	Interrupt status register	R/W	word	19.7.4.8/19-114
0x6038	Interrupt mask register	R/W	word	19.7.4.9/19-116
0x6040	ICV size register	R/W	word	19.7.4.10/19-117
0x6050	End of message register	W	word	19.7.4.11/19-117
0x6100–0x6147	Context registers	R/W	byte	19.7.4.12/19-118
0x6400–0x647F	Key registers	W	byte	19.7.4.13/19-121
0x6800–0x6FFF	Input FIFO	W [1]	byte	19.7.4.14/19-121
RNGU				
0xA000	Mode register	R/W	word	19.7.6.1/19-131

Table A-15. Security Engine Registers (continued)

Security Engine—Block Base Address 0x3_0000				
Byte Address Offset (AD 17–0)	**Register**	**Access**	**Write by**	**Section/Page**
0xA010	Data size register	R/W	word	19.7.6.2/19-131
0xA018	Reset control register	R/W	word	19.7.6.3/19-131
0xA028	Status register	R	—	19.7.6.4/19-132
0xA030	Interrupt status register	R/W	word	19.7.6.5/19-133
0xA038	Interrupt mask register	R	word	19.7.6.6/19-134
0xA050	End of message register	W	word	19.7.6.7/19-135
0xA400–0xA43F	Entropy registers	W	word	19.7.6.8/19-135
0xA800–0xAFFF	Output FIFO	R [1]	—	19.7.6.8/19-135
PKEU				
0xC000	Mode register	R/W	word	19.7.5.1/19-121
0xC008	Key size register	R/W	word	19.7.5.2/19-123
0xC010	Data size register	R/W	word	19.7.5.4/19-124
0xC018	Reset control register	R/W	word	19.7.5.5/19-124
0xC028	Status register	R	—	19.7.5.6/19-125
0xC030	Interrupt status register	R/W	word	19.7.5.7/19-126
0xC038	Interrupt mask register	R	word	19.7.5.8/19-127
0xC040	AB Size register	R/W	word	19.7.5.3/19-123
0xC050	End of message register	W	word	19.7.5.9/19-129
0xC200–0xC27F	Parameter memory A0	R/W	byte	19.7.5.10/19-129
0xC280–0xC2FF	Parameter memory A1	R/W	byte	
0xC300–0xC37F	Parameter memory A2	R/W	byte	
0xC380–0xC3FF	Parameter memory A3	R/W	byte	
0xC400–0xC47F	Parameter memory B0	R/W	byte	
0xC480–0xC4FF	Parameter memory B1	R/W	byte	
0xC500–0xC57F	Parameter memory B2	R/W	byte	
0xC580–0xC5FF	Parameter memory B3	R/W	byte	
0xC800–0xC9FF	Parameter memory N	R/W	byte	
0xCA00–0xCBFF	Parameter memory E	W	byte	
CRCU				
0xF000	Mode register	R/W	word	19.7.2.2/19-87

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Table A-15. Security Engine Registers (continued)

Security Engine—Block Base Address 0x3_0000				
Byte Address Offset (AD 17–0)	**Register**	**Access**	**Write by**	**Section/Page**
0xF008	Key size register	R/W	word	19.7.2.3/19-88
0xF010	Data size register	R/W	word	19.7.2.4/19-88
0xF018	Reset control register	R/W	word	19.7.2.5/19-88
0xF020	Control	R/W	word	19.7.2.6/19-89
0xF028	Status register	R	—	19.7.2.7/19-89
0xF030	Interrupt status register	R/W	word	19.7.2.8/19-91
0xF038	Interrupt mask register	R/W	word	19.7.2.9/19-92
0xF040	ICV size register	R/W	word	19.7.1.9/19-66
0xF050	End of message register	W	word	19.7.2.11/19-94
0xF108	Context register	R/W	byte	19.7.2.12/19-94
0xF400	Key register	R/W	byte	19.7.2.13/19-96
0xF800–0xFFFF	Input FIFO	W [1]	byte	19.7.2.14/19-97

[1] Byte accessibility is controlled by internal logic, particularly at FIFOs, to prevent unintended overwrites of partial words during writes, and to prevent unintended duplicate reads of partial data during reads. In addition, these bytes must be presented on the correct byte lanes for the intended destination.

[2] For the EU FIFOs, write operations anywhere in the address range enqueue to the input FIFO, and read operations anywhere in the address range dequeue from the output FIFO. See the referenced section for more detailed information.

A.2 Programmable Interrupt Controller (PIC)

The programmable interrupt controller (PIC) follows the OpenPIC programming model which requires a larger register address space than the 4 Kbytes allocated to other blocks within the general utilities space. For this reason, the PIC is allocated the second 256 Kbytes of CCSR space (0x4_0000–0x6_FFFF).

A.2.1 PIC—Global Registers

Table A-16. PIC Global Registers

PIC Global Registers—Block Base Address 0x4_0000				
Offset	**Register**	**Access**	**Reset**	**Section/Page**
0x0000	BRR1—Block revision register 1	R	0x0040_0301	9.3.1.1/9-20
0x0010	BRR2—Block revision register 2	R	0x0000_0001	9.3.1.2/9-21
0x0014–0x003F	Reserved	—	—	—

Table A-16. PIC Global Registers (continued)

PIC Global Registers—Block Base Address 0x4_0000				
Offset	**Register**	**Access**	**Reset**	**Section/Page**
0x0040	IPIDR0—Interprocessor interrupt 0 (IPI 0) dispatch register	W	0x0000_0000	9.3.8.1/9-49
0x0050	IPIDR1—IPI 1 dispatch register			
0x0060	IPIDR2—IPI 2 dispatch register			
0x0070	IPIDR3—IPI 3 dispatch register			
0x0080	CTPR—Current task priority register	R/W	0x0000_000F	9.3.8.2/9-50
0x0090	WHOAMI—Who am I register	R	0x0000_00*nn*	9.3.8.3/9-51
0x00A0	IACK—Interrupt acknowledge register	R	0x0000_0000	9.3.8.4/9-51
0x00B0	EOI—End of interrupt register	W	0x0000_0000	9.3.8.5/9-52
0x00B4–0x0FFF	Reserved	—	—	—
0x1000	FRR—Feature reporting register	R	0x006B_0*n*02	9.3.1.3/9-21
0x1004–0x101F	Reserved	—	—	—
0x1020	GCR—Global configuration register	R/W	0x0000_0000	9.3.1.4/9-22
0x1024–0x1003F	Reserved	—	—	—
0x1040–0x107F	Vendor reserved	—	—	—
0x1080	VIR—Vendor identification register	R	0x0000_0000	9.3.1.5/9-22
0x1090	PIR—Processor core initialization register	R/W	0x0000_0000	9.3.1.6/9-23
0x10A0	IPIVPR0—IPI 0 vector/priority register	Mixed	0x8000_0000	9.3.1.7/9-23
0x10B0	IPIVPR1—IPI 1 vector/priority register			
0x10C0	IPIVPR2—IPI 2 vector/priority register			
0x10D0	IPIVPR3—IPI 3 vector/priority register			
0x10E0	SVR—Spurious vector register	R/W	0x0000_FFFF	9.3.1.8/9-24
Global Timer Group A Registers				
0x10F0	TFRRA—Timer frequency reporting register (Group A)	R/W	0x0000_0000	9.3.2.1/9-25
0x1100	GTCCRA0—Global timer 0 current count register (Group A)	R	0x0000_0000	9.3.2.2/9-25
0x1110	GTBCRA0—Global timer 0 base count register (Group A)	R/W	0x8000_0000	9.3.2.3/9-26
0x1120	GTVPRA0—Global timer 0 vector/priority register (Group A)	R/W	0x8000_0000	9.3.2.4/9-27
0x1130	GTDRA0—Global timer 0 destination register (Group A)	R/W	0x0000_0001	9.3.2.5/9-27
0x1140	GTCCRA1—Global timer 1 current count register (Group A)	R	0x0000_0000	9.3.2.2/9-25
0x1150	GTBCRA1—Global timer 1 base count register (Group A)	R/W	0x8000_0000	9.3.2.3/9-26
0x1160	GTVPRA1—Global timer 1 vector/priority register (Group A)	R/W	0x8000_0000	9.3.2.4/9-27
0x1170	GTDRA1—Global timer 1 destination register (Group A)	R/W	0x0000_0001	9.3.2.5/9-27

Table A-16. PIC Global Registers (continued)

PIC Global Registers—Block Base Address 0x4_0000				
Offset	**Register**	**Access**	**Reset**	**Section/Page**
0x1180	GTCCRA2—Global timer 2 current count register (Group A)	R	0x0000_0000	9.3.2.2/9-25
0x1190	GTBCRA2—Global timer 2 base count register (Group A)	R/W	0x8000_0000	9.3.2.3/9-26
0x11A0	GTVPRA2—Global timer 2 vector/priority register (Group A)	R/W	0x8000_0000	9.3.2.4/9-27
0x11B0	GTDRA2—Global timer 2 destination register (Group A)	R/W	0x0000_0001	9.3.2.5/9-27
0x11C0	GTCCRA3—Global timer 3 current count register (Group A)	R	0x0000_0000	9.3.2.2/9-25
0x11D0	GTBCRA3—Global timer 3 base count register (Group A)	R/W	0x8000_0000	9.3.2.3/9-26
0x11E0	GTVPRA3—Global timer 3 vector/priority register (Group A)	R/W	0x8000_0000	9.3.2.4/9-27
0x11F0	GTDRA3—Global timer 3 destination register (Group A)	R/W	0x0000_0001	9.3.2.5/9-27
0x11F4–0x12FF	Reserved	—	—	—
0x1300	TCRA—Timer control register (Group A)	R/W	0x0000_0000	9.3.2.6/9-28
0x1308	ERQSR—External interrupt summary register	R	0x0000_0000	9.3.3.1/9-30
0x1310	IRQSR0—IRQ_OUT summary register 0	R	0x0000_0000	9.3.3.2/9-31
0x1320	IRQSR1—IRQ_OUT summary register 1	R	0x0000_0000	9.3.3.3/9-31
0x1324	IRQSR2—IRQ_OUT summary register 2	R	0x0000_0000	9.3.3.4/9-32
0x1330	CISR0—Critical interrupt summary register 0	R	0x0000_0000	9.3.3.5/9-32
0x1340	CISR1—Critical interrupt summary register 1	R	0x0000_0000	9.3.3.6/9-33
0x1344	CISR2—Critical interrupt summary register 2	R	0x0000_0000	9.3.3.7/9-33
0x1350	PM0MR0—Performance monitor 0 mask register 0	R/W	0xFFFF_FFFF	9.3.4.1/9-34
0x1360	PM0MR1—Performance monitor 0 mask register 1	R/W	0xFFFF_FFFF	9.3.4.2/9-35
0x1364	PM0MR2—Performance monitor 0 mask register 2	R/W	0xFFFF_FFFF	9.3.4.2/9-35
0x1370	PM1MR0—Performance monitor 1 mask register 0	R/W	0xFFFF_FFFF	9.3.4.1/9-34
0x1380	PM1MR1—Performance monitor 1 mask register 1	R/W	0xFFFF_FFFF	9.3.4.2/9-35
0x1384	PM1MR2—Performance monitor 1 mask register 2	R/W	0xFFFF_FFFF	9.3.4.2/9-35
0x1390	PM2MR0—Performance monitor 2 mask register 0	R/W	0xFFFF_FFFF	9.3.4.1/9-34
0x13A0	PM2MR1—Performance monitor 2 mask register 1	R/W	0xFFFF_FFFF	9.3.4.2/9-35
0x13A4	PM2MR2—Performance monitor 2 mask register 2	R/W	0xFFFF_FFFF	9.3.4.2/9-35
0x13B0	PM3MR0—Performance monitor 3 mask register 0	R/W	0xFFFF_FFFF	9.3.4.1/9-34
0x13C0	PM3MR1—Performance monitor 3 mask register 1	R/W	0xFFFF_FFFF	9.3.4.2/9-35
0x13C4	PM3MR2—Performance monitor 3 mask register 2	R/W	0xFFFF_FFFF	9.3.4.2/9-35
0x13C8–0x13FF	Reserved	—	—	—
0x1400	MSGR0—Message register 0	R/W	0x0000_0000	9.3.5.1/9-36
0x1410	MSGR1—Message register 1	R/W	0x0000_0000	9.3.5.1/9-36

Table A-16. PIC Global Registers (continued)

PIC Global Registers—Block Base Address 0x4_0000				
Offset	**Register**	**Access**	**Reset**	**Section/Page**
0x1420	MSGR2—Message register 2	R/W	0x0000_0000	9.3.5.1/9-36
0x1430	MSGR3—Message register 3	R/W	0x0000_0000	9.3.5.1/9-36
0x1434–0x14FF	Reserved	—	—	—
0x1500	MER—Message enable register	R/W	0x0000_0000	9.3.5.2/9-36
0x1510	MSR—Message status register	R/W	0x0000_0000	9.3.5.3/9-37
0x1514–0x15FF	Reserved	—	—	—
0x1600	MSIR0—Shared message signaled interrupt register 0	RC	0x0000_0000	9.3.6.1/9-37
0x1610	MSIR1—Shared message signaled interrupt register 1	RC	0x0000_0000	9.3.6.1/9-37
0x1620	MSIR2—Shared message signaled interrupt register 2	RC	0x0000_0000	9.3.6.1/9-37
0x1630	MSIR3—Shared message signaled interrupt register 3	RC	0x0000_0000	9.3.6.1/9-37
0x1640	MSIR4—Shared message signaled interrupt register 4	RC	0x0000_0000	9.3.6.1/9-37
0x1650	MSIR5—Shared message signaled interrupt register 5	RC	0x0000_0000	9.3.6.1/9-37
0x1660	MSIR6—Shared message signaled interrupt register 6	RC	0x0000_0000	9.3.6.1/9-37
0x1670	MSIR7—Shared message signaled interrupt register 7	RC	0x0000_0000	9.3.6.1/9-37
0x1674–0x171F	Reserved	—	—	—
0x1720	MSISR—Shared message signaled interrupt status register	R	0x0000_0000	9.3.6.2/9-38
0x1740	MSIIR—Shared message signaled interrupt index register	W	0x0000_0000	9.3.6.3/9-38
0x1744–0x20EF	Reserved	—	—	—
Global Timer Group B Registers				
0x20F0	TFRRB—Timer frequency reporting register group B	R/W	0x0000_0000	9.3.2.1/9-25
0x2100	GTCCRB0—Global timer current count register group B 0	R	0x0000_0000	9.3.2.2/9-25
0x2110	GTBCRB0—Global timer base count register group B 0	R/W	0x8000_0000	9.3.2.3/9-26
0x2120	GTVPRB0—Global timer vector/priority register group B 0	R/W	0x8000_0000	9.3.2.4/9-27
0x2130	GTDRB0—Global timer destination register group B 0	R/W	0x0000_0001	9.3.2.5/9-27
0x2140	GTCCRB1—Global timer current count register group B 1	R	0x0000_0000	9.3.2.2/9-25
0x2150	GTBCRB1—Global timer base count register group B 1	R/W	0x8000_0000	9.3.2.3/9-26
0x2160	GTVPRB1—Global timer vector/priority register group B 1	R/W	0x8000_0000	9.3.2.4/9-27
0x2170	GTDRB1—Global timer destination register group B 1	R/W	0x0000_0001	9.3.2.5/9-27
0x2180	GTCCRB2—Global timer current count register group B 2	R	0x0000_0000	9.3.2.2/9-25
0x2190	GTBCRB2—Global timer base count register group B 2	R/W	0x8000_0000	9.3.2.3/9-26
0x21A0	GTVPRB2—Global timer vector/priority register group B 2	R/W	0x8000_0000	9.3.2.4/9-27

Table A-16. PIC Global Registers (continued)

PIC Global Registers—Block Base Address 0x4_0000				
Offset	**Register**	**Access**	**Reset**	**Section/Page**
0x21B0	GTDRB2—Global timer destination register group B 2	R/W	0x0000_0001	9.3.2.5/9-27
0x21C0	GTCCRB3—Global timer current count register group B 3	R	0x0000_0000	9.3.2.2/9-25
0x21D0	GTBCRB3—Global timer base count register group B 3	R/W	0x8000_0000	9.3.2.3/9-26
0x21E0	GTVPRB3—Global timer vector/priority register group B 3	R/W	0x8000_0000	9.3.2.4/9-27
0x21F0	GTDRB3—Global timer destination register group B 3	R/W	0x0000_0001	9.3.2.5/9-27
0x21F4–0x22FF	Reserved	—	—	—
0x2300	TCRB—Timer control register (Group B)	R/W	0x0000_0000	9.3.2.6/9-28
0x2304–0x23FF	Reserved	—	—	—
0x2400	MSGR4—Message register 4	R/W	0x0000_0000	9.3.5.1/9-36
0x2410	MSGR5—Message register 5			
0x2420	MSGR6—Message register 6			
0x2430	MSGR7—Message register 7			
0x2434–0x24FF	Reserved	—	—	—
0x2500	MER—Message enable register (for MSGR4–7)	R/W	0x0000_0000	9.3.5.2/9-36
0x2510	MSR—Message status register (for MSGG4–7)	R/W	0x0000_0000	9.3.5.3/9-37
0x2514–0xFFFF	Reserved	—	—	—

A.2.2 PIC—Interrupt Source Registers

Table A-17. PIC Interrupt Source Registers

PIC Interrupt Source Registers—Block Base Address 0x5_0000				
Offset	**Register**	**Access**	**Reset**	**Section/Page**
0x0000	EIVPR0—External interrupt 0 (IRQ0) vector/priority register	R/W	0x8000_0000	9.3.7.1/9-42
0x0010	EIDR0—External interrupt 0 (IRQ0) destination register	R/W	0x0000_0001	9.3.7.2/9-43
0x0020	EIVPR1—External interrupt 1 (IRQ1) vector/priority register	R/W	0x8000_0000	9.3.7.1/9-42
0x0030	EIDR1—External interrupt 1 (IRQ1) destination register	R/W	0x0000_0001	9.3.7.2/9-43
0x0040	EIVPR2—External interrupt 2 (IRQ2) vector/priority register	R/W	0x8000_0000	9.3.7.1/9-42
0x0050	EIDR2—External interrupt 2 (IRQ2) destination register	R/W	0x0000_0001	9.3.7.2/9-43
0x0060	EIVPR3—External interrupt 3 (IRQ3) vector/priority register	R/W	0x8000_0000	9.3.7.1/9-42
0x0070	EIDR3—External interrupt 3 (IRQ3) destination register	R/W	0x0000_0001	9.3.7.2/9-43
0x0080	EIVPR4—External interrupt 4 (IRQ4) vector/priority register	R/W	0x8000_0000	9.3.7.1/9-42

Table A-17. PIC Interrupt Source Registers (continued)

PIC Interrupt Source Registers—Block Base Address 0x5_0000				
Offset	**Register**	**Access**	**Reset**	**Section/Page**
0x0090	EIDR4—External interrupt 4 (IRQ4) destination register	R/W	0x0000_0001	9.3.7.2/9-43
0x00A0	EIVPR5—External interrupt 5 (IRQ5) vector/priority register	R/W	0x8000_0000	9.3.7.1/9-42
0x00B0	EIDR5—External interrupt 5 (IRQ5) destination register	R/W	0x0000_0001	9.3.7.2/9-43
0x0174–0x01FF	Reserved	—	—	—
0x0200	IIVPR0—Internal interrupt 0 vector/priority register	R/W	0x8080_0000	9.3.7.3/9-44
0x0210	IIDR0—Internal interrupt 0 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x0220	IIVPR1—Internal interrupt 1 vector/priority register	R/W	0x8080_0000	9.3.7.3/9-44
0x0230	IIDR1—Internal interrupt 1 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x0240	IIVPR2—Internal interrupt 2 vector/priority register	R/W	0x8080_0000	9.3.7.3/9-44
0x0250	IIDR2—Internal interrupt 2 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x0260	IIVPR3—Internal interrupt 3 vector/priority register	R/W	0x8080_0000	9.3.7.3/9-44
0x0270	IIDR3—Internal interrupt 3 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x0280	IIVPR4—Internal interrupt 4 vector/priority register	R/W	0x8080_0000	9.3.7.3/9-44
0x0290	IIDR4—Internal interrupt 4 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x02A0	IIVPR5—Internal interrupt 5 vector/priority register	R/W	0x8080_0000	9.3.7.3/9-44
0x02B0	IIDR5—Internal interrupt 5 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x02C0	IIVPR6—Internal interrupt 6 vector/priority register	R/W	0x8080_0000	9.3.7.3/9-44
0x02D0	IIDR6—Internal interrupt 6 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x02E0	IIVPR7—Internal interrupt 7 vector/priority register	R/W	0x8080_0000	9.3.7.3/9-44
0x02F0	IIDR7—Internal interrupt 7 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x0300	IIVPR8—Internal interrupt 8 vector/priority register	R/W	0x8080_0000	9.3.7.3/9-44
0x0310	IIDR8—Internal interrupt 8 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x0320	IIVPR9—Internal interrupt 9 vector/priority register	R/W	0x8080_0000	9.3.7.3/9-44
0x0330	IIDR9—Internal interrupt 9 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x0340	IIVPR10—Internal interrupt 10 vector/priority register	R/W	0x8080_0000	9.3.7.3/9-44
0x0350	IIDR10—Internal interrupt 10 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x0360	IIVPR11—Internal interrupt 11 vector/priority register	R/W	0x8080_0000	9.3.7.3/9-44
0x0370	IIDR11—Internal interrupt 11 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x0380	IIVPR12—Internal interrupt 12 vector/priority register	R/W	0x8080_0000	9.3.7.3/9-44
0x0390	IIDR12—Internal interrupt 12 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x03A0	IIVPR13—Internal interrupt 13 vector/priority register	R/W	0x8080_0000	9.3.7.3/9-44
0x03B0	IIDR13—Internal interrupt 13 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x03C0	IIVPR14—Internal interrupt 14 vector/priority register	R/W	0x8080_0000	9.3.7.3/9-44

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Table A-17. PIC Interrupt Source Registers (continued)

PIC Interrupt Source Registers—Block Base Address 0x5_0000				
Offset	**Register**	**Access**	**Reset**	**Section/Page**
0x03D0	IIDR14—Internal interrupt 14 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x03E0	IIVPR15—Internal interrupt 15 vector/priority register	R/W	0x8080_0000	9.3.7.3/9-44
0x03F0	IIDR15—Internal interrupt 15 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x0400	IIVPR16—Internal interrupt 16 vector/priority register	R/W	0x8080_0000	9.3.7.3/9-44
0x0410	IIDR16—Internal interrupt 16 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x0420	IIVPR17—Internal interrupt 17 vector/priority register	R/W	0x8080_0000	9.3.7.3/9-44
0x0430	IIDR17—Internal interrupt 17 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x0440	IIVPR18—Internal interrupt 18 vector/priority register	R/W	0x8080_0000	9.3.7.3/9-44
0x0450	IIDR18—Internal interrupt 18 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x0460	IIVPR19—Internal interrupt 19 vector/priority register	R/W	0x8080_0000	9.3.7.3/9-44
0x0470	IIDR19—Internal interrupt 19 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x0480	IIVPR20—Internal interrupt 20 vector/priority register	R/W	0x8080_0000	9.3.7.3/9-44
0x0490	IIDR20—Internal interrupt 20 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x04A0	IIVPR21—Internal interrupt 21 vector/priority register	R/W	0x8080_0000	9.3.7.3/9-44
0x04B0	IIDR21—Internal interrupt 21 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x04C0	IIVPR22—Internal interrupt 22 vector/priority register	R/W	0x8080_0000	9.3.7.3/9-44
0x04D0	IIDR22—Internal interrupt 22 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x04E0	IIVPR23—Internal interrupt 23 vector/priority register	R/W	0x8080_0000	9.3.7.3/9-44
0x04F0	IIDR23—Internal interrupt 23 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x0500	IIVPR24—Internal interrupt 24 vector/priority register	R/W	0x8080_0000	9.3.7.3/9-44
0x0510	IIDR24—Internal interrupt 24 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x0520	IIVPR25—Internal interrupt 25 vector/priority register	R/W	0x8080_0000	9.3.7.3/9-44
0x0530	IIDR25—Internal interrupt 25 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x0540	IIVPR26—Internal interrupt 26 vector/priority register	R/W	0x8080_0000	9.3.7.3/9-44
0x0550	IIDR26—Internal interrupt 26 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x0560	IIVPR27—Internal interrupt 27 vector/priority register	R/W	0x8080_0000	9.3.7.3/9-44
0x0570	IIDR27—Internal interrupt 27 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x0580	IIVPR28—Internal interrupt 28 vector/priority register	R/W	0x8080_0000	9.3.7.3/9-44
0x0590	IIDR28—Internal interrupt 28 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x05A0	IIVPR29—Internal interrupt 29 vector/priority register	R/W	0x8080_0000	9.3.7.3/9-44
0x05B0	IIDR29—Internal interrupt 29 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x05C0	IIVPR30—Internal interrupt 30 vector/priority register	R/W	0x8080_0000	9.3.7.3/9-44
0x05D0	IIDR30—Internal interrupt 30 destination register	R/W	0x0000_0001	9.3.7.4/9-45

Table A-17. PIC Interrupt Source Registers (continued)

PIC Interrupt Source Registers—Block Base Address 0x5_0000				
Offset	**Register**	**Access**	**Reset**	**Section/Page**
0x05E0	IIVPR31—Internal interrupt 31 vector/priority register	R/W	0x8080_0000	9.3.7.3/9-44
0x05F0	IIDR31—Internal interrupt 31 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x0600	IIVPR32—Internal interrupt 32 vector/priority register	R/W	0x8080_0000	9.3.7.3/9-44
0x0610	IIDR32—Internal interrupt 32 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x0620	IIVPR33—Internal interrupt 33 vector/priority register	R/W	0x8080_0000	9.3.7.3/9-44
0x0630	IIDR33—Internal interrupt 33 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x0640	IIVPR34—Internal interrupt 34 vector/priority register	R/W	0x8080_0000	9.3.7.3/9-44
0x0650	IIDR34—Internal interrupt 34 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x0660	IIVPR35—Internal interrupt 35 vector/priority register	R/W	0x8080_0000	9.3.7.3/9-44
0x0670	IIDR35—Internal interrupt 35 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x0680	IIVPR36—Internal interrupt 36 vector/priority register	R/W	0x8080_0000	9.3.7.3/9-44
0x0690	IIDR36—Internal interrupt 36 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x06A0	IIVPR37—Internal interrupt 37 vector/priority register	R/W	0x8080_0000	9.3.7.3/9-44
0x06B0	IIDR37—Internal interrupt 37 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x06C0	IIVPR38—Internal interrupt 38 vector/priority register	R/W	0x8080_0000	9.3.7.3/9-44
0x06D0	IIDR38—Internal interrupt 38 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x06E0	IIVPR39—Internal interrupt 39 vector/priority register	R/W	0x8080_0000	9.3.7.3/9-44
0x06F0	IIDR39—Internal interrupt 39 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x0700	IIVPR40—Internal interrupt 40 vector/priority register	R/W	0x8080_0000	9.3.7.3/9-44
0x0710	IIDR40—Internal interrupt 40 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x0720	IIVPR41—Internal interrupt 41 vector/priority register	R/W	0x8080_0000	9.3.7.3/9-44
0x0730	IIDR41—Internal interrupt 41 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x0740	IIVPR42—Internal interrupt 42 vector/priority register	R/W	0x8080_0000	9.3.7.3/9-44
0x0750	IIDR42—Internal interrupt 42 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x0760	IIVPR43—Internal interrupt 43 vector/priority register	R/W	0x8080_0000	9.3.7.3/9-44
0x0770	IIDR43—Internal interrupt 43 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x0780	IIVPR44—Internal interrupt 44 vector/priority register	R/W	0x8080_0000	9.3.7.3/9-44
0x0790	IIDR44—Internal interrupt 44 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x07A0	IIVPR45—Internal interrupt 45 vector/priority register	R/W	0x8080_0000	9.3.7.3/9-44
0x07B0	IIDR45—Internal interrupt 45 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x07C0	IIVPR46—Internal interrupt 46 vector/priority register	R/W	0x8080_0000	9.3.7.3/9-44
0x07D0	IIDR46—Internal interrupt 46 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x07E0	IIVPR47—Internal interrupt 47 vector/priority register	R/W	0x8080_0000	9.3.7.3/9-44

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Table A-17. PIC Interrupt Source Registers (continued)

PIC Interrupt Source Registers—Block Base Address 0x5_0000				
Offset	**Register**	**Access**	**Reset**	**Section/Page**
0x07F0	IIDR47—Internal interrupt 47 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x0800	IIVPR48—Internal interrupt 48 vector/priority register	R/W	0x8080_0000	9.3.7.3/9-44
0x0810	IIDR48—Internal interrupt 48 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x0820	IIVPR49—Internal interrupt 49 vector/priority register	R/W	0x8080_0000	9.3.7.3/9-44
0x0830	IIDR49—Internal interrupt 49 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x0840	IIVPR50—Internal interrupt 50 vector/priority register	R/W	0x8080_0000	9.3.7.3/9-44
0x0850	IIDR50—Internal interrupt 50 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x0860	IIVPR51—Internal interrupt 51 vector/priority register	R/W	0x8080_0000	9.3.7.3/9-44
0x0870	IIDR51—Internal interrupt 51 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x0880	IIVPR52—Internal interrupt 52 vector/priority register	R/W	0x8080_0000	9.3.7.3/9-44
0x0890	IIDR52—Internal interrupt 52 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x08A0	IIVPR53—Internal interrupt 53 vector/priority register	R/W	0x8080_0000	9.3.7.3/9-44
0x08B0	IIDR53—Internal interrupt 53 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x08C0	IIVPR54—Internal interrupt 54 vector/priority register	R/W	0x8080_0000	9.3.7.3/9-44
0x08D0	IIDR54—Internal interrupt 54 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x08E0	IIVPR55—Internal interrupt 55 vector/priority register	R/W	0x8080_0000	9.3.7.3/9-44
0x08F0	IIDR55—Internal interrupt 55 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x0900	IIVPR56—Internal interrupt 56 vector/priority register	R/W	0x8080_0000	9.3.7.3/9-44
0x0910	IIDR56—Internal interrupt 56 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x0920	IIVPR57—Internal interrupt 57 vector/priority register	R/W	0x8080_0000	9.3.7.3/9-44
0x0930	IIDR57—Internal interrupt 57 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x0940	IIVPR58—Internal interrupt 58 vector/priority register	R/W	0x8080_0000	9.3.7.3/9-44
0x0950	IIDR58—Internal interrupt 58 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x0960	IIVPR59—Internal interrupt 59 vector/priority register	R/W	0x8080_0000	9.3.7.3/9-44
0x0970	IIDR59—Internal interrupt 59 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x0980	IIVPR60—Internal interrupt 60 vector/priority register	R/W	0x8080_0000	9.3.7.3/9-44
0x0990	IIDR60—Internal interrupt 60 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x09A0	IIVPR61—Internal interrupt 61 vector/priority register	R/W	0x8080_0000	9.3.7.3/9-44
0x09B0	IIDR61—Internal interrupt 61 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x09C0	IIVPR62—Internal interrupt 62 vector/priority register	R/W	0x8080_0000	9.3.7.3/9-44
0x09D0	IIDR62—Internal interrupt 62 destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x09E0	IIVPR63—Internal interrupt 63 vector/priority register	R/W	0x8080_0000	9.3.7.3/9-44
0x09F0	IIDR63—Internal interrupt 63 destination register	R/W	0x0000_0001	9.3.7.3/9-44

Table A-17. PIC Interrupt Source Registers (continued)

PIC Interrupt Source Registers—Block Base Address 0x5_0000				
Offset	**Register**	**Access**	**Reset**	**Section/Page**
0x09F4–0x15FF	Reserved	—	—	—
0x1600	MIVPR0—Messaging interrupt 0 (MSG 0) vector/priority register	Mixed	0x8000_0000	9.3.7.5/9-46
0x1610	MIDR0—Messaging interrupt 0 (MSG 0) destination register	R/W	0x0000_0001	9.3.7.6/9-47
0x1620	MIVPR1—Messaging interrupt 1 (MSG 1) vector/priority register	Mixed	0x8000_0000	9.3.7.5/9-46
0x1630	MIDR1—Messaging interrupt 1 (MSG 1) destination register	R/W	0x0000_0001	9.3.7.6/9-47
0x1640	MIVPR2—Messaging interrupt 2 (MSG 2) vector/priority register	Mixed	0x8000_0000	9.3.7.5/9-46
0x1650	MIDR2—Messaging interrupt 2 (MSG 2) destination register	R/W	0x0000_0001	9.3.7.6/9-47
0x1660	MIVPR3—Messaging interrupt 3 (MSG 3) vector/priority register	Mixed	0x8000_0000	9.3.7.5/9-46
0x1670	MIDR3—Messaging interrupt 3 (MSG 3) destination register	R/W	0x0000_0001	9.3.7.4/9-45
0x1674	MIVPR4—Messaging interrupt 4 (MSG 4) vector/priority register	Mixed	0x8000_0000	9.3.7.5/9-46
0x1690	MIDR4—Messaging interrupt 4 (MSG 4) destination register	R/W	0x0000_0001	9.3.7.6/9-47
0x16A0	MIVPR5—Messaging interrupt 5 (MSG 5) vector/priority register	Mixed	0x8000_0000	9.3.7.5/9-46
0x16B0	MIDR5—Messaging interrupt 5 (MSG 5) destination register	R/W	0x0000_0001	9.3.7.6/9-47
0x16C0	MIVPR6—Messaging interrupt 6 (MSG 6) vector/priority register	Mixed	0x8000_0000	9.3.7.5/9-46
0x16D0	MIDR6—Messaging interrupt 6 (MSG 6) destination register	R/W	0x0000_0001	9.3.7.6/9-47
0x16E0	MIVPR7—Messaging interrupt 7 (MSG 7) vector/priority register	Mixed	0x8000_0000	9.3.7.5/9-46
0x16F0	MIDR7—Messaging interrupt 7 (MSG 7) destination register	R/W	0x0000_0001	9.3.7.6/9-47
0x16F4–0x1BFF	Reserved	—	—	—
0x1C00	MSIVPR0—Shared message signaled interrupt vector/priority register 0	Mixed	0x8000_0000	9.3.6.4/9-39
0x1C10	MSIDR0—Shared message signaled interrupt destination register 0	R/W	0x0000_0001	9.3.6.5/9-40
0x1C20	MSIVPR1—Shared message signaled interrupt vector/priority register 1	Mixed	0x8000_0000	9.3.6.4/9-39
0x1C30	MSIDR1—Shared message signaled interrupt destination register 1	R/W	0x0000_0001	9.3.6.5/9-40
0x1C40	MSIVPR2—Shared message signaled interrupt vector/priority register 2	Mixed	0x8000_0000	9.3.6.4/9-39

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Table A-17. PIC Interrupt Source Registers (continued)

PIC Interrupt Source Registers—Block Base Address 0x5_0000				
Offset	**Register**	**Access**	**Reset**	**Section/Page**
0x1C50	MSIDR2—Shared message signaled interrupt destination register 2	R/W	0x0000_0001	9.3.6.5/9-40
0x1C60	MSIVPR3—Shared message signaled interrupt vector/priority register 3	Mixed	0x8000_0000	9.3.6.4/9-39
0x1C70	MSDIR3—Shared message signaled interrupt destination register 3	R/W	0x0000_0001	9.3.6.5/9-40
0x1C80	MSIVPR4—Shared message signaled interrupt vector/priority register 4	Mixed	0x8000_0000	9.3.6.4/9-39
0x1C90	MSIDR4—Shared message signaled interrupt destination register 4	R/W	0x0000_0001	9.3.6.5/9-40
0x1CA0	MSIVPR5—Shared message signaled interrupt vector/priority register 5	Mixed	0x8000_0000	9.3.6.4/9-39
0x1CB0	MSIDR5—Shared message signaled interrupt destination register 5	R/W	0x0000_0001	9.3.6.5/9-40
0x1CC0	MSIVPR6—Shared message signaled interrupt vector/priority register 6	Mixed	0x8000_0000	9.3.6.4/9-39
0x1CD0	MSIDR6—Shared message signaled interrupt destination register 6	R/W	0x0000_0001	9.3.6.5/9-40
0x1CE0	MSIVPR7—Shared message signaled interrupt vector/priority register 7	Mixed	0x8000_0000	9.3.6.4/9-39
0x1CF0	MSDIR7—Shared message signaled interrupt destination register 7	R/W	0x0000_0001	9.3.6.5/9-40
0x1CFF–0xFFFF	Reserved	—	—	—

A.2.3 PIC—Processor (per-CPU) Registers

Table A-18. PIC Processor (per-CPU) Registers

PIC Processor (per-CPU) Registers—Block Base Address 0x6_0000				
Offset	**Register**	**Access**	**Reset**	**Section/Page**
0x0000–0x003F	Reserved	—	—	—
0x0040	IPIDR0—Processor core 0 interprocessor 0 dispatch register	W	0x0000_0000	9.3.8.1/9-49
0x0050	IPIDR1—Processor core 0 interprocessor 1 dispatch register			
0x0060	IPIDR2—Processor core 0 interprocessor 2 dispatch register			
0x0070	IPIDR3—Processor core 0 interprocessor 3 dispatch register			
0x0080	CTPR0—Processor core 0 current task priority register	R/W	0x0000_000F	9.3.8.2/9-50
0x0090	WHOAMI0—Processor core 0 who am I register	R	0x0000_00*nn*	9.3.8.3/9-51

Table A-18. PIC Processor (per-CPU) Registers (continued)

PIC Processor (per-CPU) Registers—Block Base Address 0x6_0000				
Offset	**Register**	**Access**	**Reset**	**Section/Page**
0x00A0	IACK0—Processor core 0 interrupt acknowledge register	R	0x0000_0000	9.3.8.4/9-51
0x00B0	EOI0—Processor core 0 end of interrupt register	W	0x0000_0000	9.3.8.5/9-52
0x00BF–0x0FFF	Reserved	—	—	—
0x1000–0x103F	Reserved	—	—	—
0x1040	IPIDR0—Processor core 1 interprocessor 0 dispatch register	W	0x0000_0000	9.3.8.1/9-49
0x1050	IPIDR1—Processor core 1 interprocessor 1 dispatch register			
0x1060	IPIDR2—Processor core 1 interprocessor 2 dispatch register			
0x1070	IPIDR3—Processor core 1 interprocessor 3 dispatch register			
0x1080	CTPR1—Processor core 1 current task priority register	R/W	0x0000_000F	9.3.8.2/9-50
0x1090	WHOAMI1—Processor core 1 who am I register	R	—	9.3.8.3/9-51
0x10A0	IACK1—Processor core 1 interrupt acknowledge register	R	0x0000_0000	9.3.8.4/9-51
0x10B0	EOI1—Processor core 1 end of interrupt register	W	0x0000_0000	9.3.8.5/9-52
0x10BF–0xFFFF	Reserved	—	—	—

A.3 eTSEC

The eTSEC group 0 and 1 registers use 256 Kbytes of CCSR space (0xB_0000–0xD_FFFF).

A.3.1 eTSEC Group Registers

Table A-19. eTSEC Group Registers

eTSEC Group 0 Registers—Block Base Address 0xB_0000 eTSEC Group 1 Registers—Block Base Address 0xB_4000				
Offset	**Register**	**Access**	**Reset**	**Section/Page**
eTSEC General Control and Status Registers				
0x0000	TSEC_ID*—Controller ID register	R	0x0124_0000	14.5.3.1.1/14-26
0x0004	TSEC_ID2*—Controller ID register	R	0x0030_00F0	14.5.3.1.2/14-26
0x0008–0x000C	Reserved	—	—	—
0x0010	IEVENTGn—Group Interrupt event register	G-w1c	0x0000_0000	14.5.3.1.3/14-27
0x0014	IMASKGn—Group Interrupt mask register	G-R/W	0x0000_0000	14.5.3.1.6/14-34
0x0018	EDIS—Error disabled register	R/W	0x0000_0000	14.5.3.1.7/14-35
0x001C	EMAPG—Group Error mapping register	R/W	0x0000_0000	14.5.3.1.8/14-36

Table A-19. eTSEC Group Registers (continued)

eTSEC Group 0 Registers—Block Base Address 0xB_0000 eTSEC Group 1 Registers—Block Base Address 0xB_4000				
Offset	**Register**	**Access**	**Reset**	**Section/Page**
0x0020	ECNTRL—Ethernet control register	Mixed	0x0000_0000	14.5.3.1.10/14-40
0x0024	Reserved	—	—	—
0x0028	PTV—Pause time value register	R/W	0x0000_0000	14.5.3.1.11/14-42
0x002C	DMACTRL—DMA control register	R/W	0x0000_0000	14.5.3.1.12/14-43
0x0034–0x00FC	Reserved	—	—	—
eTSEC Transmit Control and Status Registers				
0x0100	TCTRL—Transmit control register	Mixed	0x0000_0000	14.5.3.2.1/14-45
0x0104	TSTATn—Transmit status register	G-w1c	0x0000_0000	14.5.3.2.2/14-46
0x0108	DFVLAN*—Default VLAN control word	R/W	0x8100_0000	14.5.3.2.3/14-50
0x010C	Reserved	—	—	—
0x0110	TXIC—Transmit interrupt coalescing register	R/W	0x0000_0000	14.5.3.2.4/14-51
0x0114	TQUEUE*—Transmit queue control register	R/W	0x0000_8000	14.5.3.2.5/14-52
0x0118–0x013C	Reserved	—	—	—
0x0140	TR03WT*—TxBD Rings 0–3 round-robin weightings	R/W	0x0000_0000	14.5.3.2.6/14-53
0x0144	TR47WT*—TxBD Rings 4–7 round-robin weightings	R/W	0x0000_0000	14.5.3.2.7/14-54
0x0148–0x017C	Reserved	—	—	—
0x0180	TBDBPH*—Tx data buffer pointer high bits	R/W	0x0000_0000	14.5.3.2.8/14-54
0x0184	TBPTR0—TxBD pointer for ring 0	R/W	0x0000_0000	14.5.3.2.9/14-55
0x0188	Reserved	—	—	—
0x018C	TBPTR1*—TxBD pointer for ring 1	R/W	0x0000_0000	14.5.3.2.9/14-55
0x0190	Reserved	—	—	—
0x0194	TBPTR2*—TxBD pointer for ring 2	R/W	0x0000_0000	14.5.3.2.9/14-55
0x0198	Reserved	—	—	—
0x019C	TBPTR3*—TxBD pointer for ring 3	R/W	0x0000_0000	14.5.3.2.9/14-55
0x01A0	Reserved	—	—	—
0x01A4	TBPTR4*—TxBD pointer for ring 4	R/W	0x0000_0000	14.5.3.2.9/14-55
0x01A8	Reserved	—	—	—
0x01AC	TBPTR5*—TxBD pointer for ring 5	R/W	0x0000_0000	14.5.3.2.9/14-55
0x01B0	Reserved	—	—	—
0x01B4	TBPTR6*—TxBD pointer for ring 6	R/W	0x0000_0000	14.5.3.2.9/14-55
0x01B8	Reserved	—	—	—

Table A-19. eTSEC Group Registers (continued)

eTSEC Group 0 Registers—Block Base Address 0xB_0000 eTSEC Group 1 Registers—Block Base Address 0xB_4000				
Offset	**Register**	**Access**	**Reset**	**Section/Page**
0x01BC	TBPTR7*—TxBD pointer for ring 7	R/W	0x0000_0000	14.5.3.2.9/14-55
0x01C0–0x01FC	Reserved	—	—	—
0x0200	TBASEH*—TxBD base address high bits	R/W	0x0000_0000	14.5.3.2.10/14-55
0x0204	TBASE0—TxBD base address of ring 0	R/W	0x0000_0000	14.5.3.2.11/14-56
0x0208	Reserved	—	—	—
0x020C	TBASE1*—TxBD base address of ring 1	R/W	0x0000_0000	14.5.3.2.11/14-56
0x0210	Reserved	—	—	—
0x0214	TBASE2*—TxBD base address of ring 2	R/W	0x0000_0000	14.5.3.2.11/14-56
0x0218	Reserved	—	—	—
0x021C	TBASE3*—TxBD base address of ring 3	R/W	0x0000_0000	14.5.3.2.11/14-56
0x0220	Reserved	—	—	—
0x0224	TBASE4*—TxBD base address of ring 4	R/W	0x0000_0000	14.5.3.2.11/14-56
0x0228	Reserved	—	—	—
0x022C	TBASE5*—TxBD base address of ring 5	R/W	0x0000_0000	14.5.3.2.11/14-56
0x0230	Reserved	—	—	—
0x0234	TBASE6*—TxBD base address of ring 6	R/W	0x0000_0000	14.5.3.2.11/14-56
0x0238	Reserved	—	—	—
0x023C	TBASE7*—TxBD base address of ring 7	R/W	0x0000_0000	14.5.3.2.11/14-56
0x0240–0x027C	Reserved	—	—	—
0x0280	TMR_TXTS1_ID* - Tx time stamp identification tag (set 1)	R/W	0x0000_0000	14.5.3.2.12/14-56
0x0284	TMR_TXTS2_ID* - Tx time stamp identification tag (set 2)	R/W	0x0000_0000	14.5.3.2.12/14-56
0x0288–0x02BC	Reserved	—	—	—
0x02C0	TMR_TXTS1_H* - Tx time stamp high (set 1)	R/W	0x0000_0000	14.5.3.2.13/14-57
0x02C4	TMR_TXTS1_L* - Tx time stamp low (set 1)	R/W	0x0000_0000	14.5.3.2.13/14-57
0x02C8	TMR_TXTS2_H* - Tx time stamp high (set 2)	R/W	0x0000_0000	14.5.3.2.13/14-57
0x02CC	TMR_TXTS2_L* - Tx time stamp low (set 2)	R/W	0x0000_0000	14.5.3.2.13/14-57
0x02D0–0x02FC	Reserved	—	—	—
eTSEC Receive Control and Status Registers				
0x0300	RCTRL—Receive control register	R/W	0x0000_0000	14.5.3.3.1/14-58
0x0304	RSTATn—Receive status register	G-w1c	0x0000_0000	14.5.3.3.2/14-60

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Table A-19. eTSEC Group Registers (continued)

eTSEC Group 0 Registers—Block Base Address 0xB_0000 eTSEC Group 1 Registers—Block Base Address 0xB_4000				
Offset	**Register**	**Access**	**Reset**	**Section/Page**
0x0308–0x030C	Reserved	—	—	—
0x0310	RXIC—Receive interrupt coalescing register	R/W	0x0000_0000	14.5.3.3.3/14-63
0x0314	RQUEUE*—Receive queue control register.	R/W	0x0080_0080	14.5.3.3.4/14-64
0x0318	RIR0*—Ring mapping register 0	R/W	0x0000_0000	14.5.3.3.5/14-65
0x031C	RIR1*—Ring mapping register 1	R/W	0x0000_0000	14.5.3.3.5/14-65
0x0320	RIR2*—Ring mapping register 2	R/W	0x0000_0000	14.5.3.3.5/14-65
0x0324	RIR3*—Ring mapping register 3	R/W	0x0000_0000	14.5.3.3.5/14-65
0x0328–0x032C	Reserved	—	—	—
0x0330	RBIFX*—Receive bit field extract control register	R/W	0x0000_0000	14.5.3.3.6/14-66
0x0334	RQFAR*—Receive queue filing table address register	R/W	0x0000_0000	14.5.3.3.7/14-67
0x0338	RQFCR*—Receive queue filing table control register	R/W	0x0000_0000	14.5.3.3.8/14-68
0x033C	RQFPR*—Receive queue filing table property register	R/W	0x*nnnn_nnnn*	14.5.3.3.9/14-69
0x0340	MRBLR—Maximum receive buffer length register	R/W	0x0000_0000	14.5.3.3.10/14-73
0x0344–0x034C	Reserved	—	—	—
0x0350	RPWT—Receive packet wakeup timer register	R/W	0x0000_0000	14.5.3.3.11/14-74
0x0354–0x037C	Reserved	—	—	—
0x0380	RBDBPH*—Rx data buffer pointer high bits	R/W	0x0000_0000	14.5.3.3.12/14-74
0x0384	RBPTR0—RxBD pointer for ring 0	R/W	0x0000_0000	14.5.3.3.13/14-75
0x0388	Reserved	—	—	—
0x038C	RBPTR1*—RxBD pointer for ring 1	R/W	0x0000_0000	14.5.3.3.13/14-75
0x0390	Reserved	—	—	—
0x0394	RBPTR2*—RxBD pointer for ring 2	R/W	0x0000_0000	14.5.3.3.13/14-75
0x0398	Reserved	—	—	—
0x039C	RBPTR3*—RxBD pointer for ring 3	R/W	0x0000_0000	14.5.3.3.13/14-75
0x03A0	Reserved	—	—	—
0x03A4	RBPTR4*—RxBD pointer for ring 4	R/W	0x0000_0000	14.5.3.3.13/14-75
0x03A8	Reserved	—	—	—
0x03AC	RBPTR5*—RxBD pointer for ring 5	R/W	0x0000_0000	14.5.3.3.13/14-75
0x03B0	Reserved	—	—	—
0x03B4	RBPTR6*—RxBD pointer for ring 6	R/W	0x0000_0000	14.5.3.3.13/14-75

Table A-19. eTSEC Group Registers (continued)

eTSEC Group 0 Registers—Block Base Address 0xB_0000 eTSEC Group 1 Registers—Block Base Address 0xB_4000				
Offset	**Register**	**Access**	**Reset**	**Section/Page**
0x03B8	Reserved	—	—	—
0x03BC	RBPTR7*—RxBD pointer for ring 7	R/W	0x0000_0000	14.5.3.3.13/14-75
0x03C0–0x03FC	Reserved	—	—	—
0x0400	RBASEH*—RxBD base address high bits	R/W	0x0000_0000	14.5.3.3.14/14-75
0x0404	RBASE0—RxBD base address of ring 0	R/W	0x0000_0000	14.5.3.3.15/14-76
0x0408	Reserved	—	—	—
0x040C	RBASE1*—RxBD base address of ring 1	R/W	0x0000_0000	14.5.3.3.15/14-76
0x0410	Reserved	—	—	—
0x0414	RBASE2*—RxBD base address of ring 2	R/W	0x0000_0000	14.5.3.3.15/14-76
0x0418	Reserved	—	—	—
0x041C	RBASE3*—RxBD base address of ring 3	R/W	0x0000_0000	14.5.3.3.15/14-76
0x0420	Reserved	—	—	—
0x0424	RBASE4*—RxBD base address of ring 4	R/W	0x0000_0000	14.5.3.3.15/14-76
0x0428	Reserved	—	—	—
0x042C	RBASE5*—RxBD base address of ring 5	R/W	0x0000_0000	14.5.3.3.15/14-76
0x0430	Reserved	—	—	—
0x0434	RBASE6*—RxBD base address of ring 6	R/W	0x0000_0000	14.5.3.3.15/14-76
0x0438	Reserved	—	—	—
0x043C	RBASE7*—RxBD base address of ring 7	R/W	0x0000_0000	14.5.3.3.15/14-76
0x0440–0x04BC	Reserved	—	—	—
0x04C0	TMR_RXTS_H* - Rx timer time stamp register high	R/W	0x0000_0000	14.5.3.3.16/14-77
0x04C4	TMR_RXTS_L* - Rx timer time stamp register low	R/W	0x0000_0000	14.5.3.3.16/14-77
0x04C8–0x04FC	Reserved	—	—	—
eTSEC MAC Registers				
0x0500	MACCFG1—MAC configuration register 1	Mixed	0x0000_0000	14.5.3.5.1/14-80
0x0504	MACCFG2—MAC configuration register 2	R/W	0x0000_7000	14.5.3.5.2/14-82
0x0508	IPGIFG—Inter-packet/inter-frame gap register	R/W	0x4060_5060	14.5.3.5.3/14-84
0x050C	HAFDUP—Half-duplex control	R/W	0x00A1_F037	14.5.3.5.4/14-85
0x0510	MAXFRM—Maximum frame length	R/W	0x0000_0600	14.5.3.5.5/14-86
0x0514–0x0538	Reserved	—	—	—

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Table A-19. eTSEC Group Registers (continued)

eTSEC Group 0 Registers—Block Base Address 0xB_0000 eTSEC Group 1 Registers—Block Base Address 0xB_4000				
Offset	**Register**	**Access**	**Reset**	**Section/Page**
0x053C	IFSTAT—Interface status	R	0x0000_0000	14.5.3.5.12/14-90
0x0540	MACSTNADDR1—MAC station address register 1	R/W	0x0000_0000	14.5.3.5.13/14-90
0x0544	MACSTNADDR2—MAC station address register 2	R/W	0x0000_0000	14.5.3.5.14/14-91
0x0548	MAC01ADDR1*—MAC exact match address 1, part 1	R/W	0x0000_0000	14.5.3.5.15/14-91 14.5.3.5.16/14-92
0x054C	MAC01ADDR2*—MAC exact match address 1, part 2	R/W	0x0000_0000	
0x0550	MAC02ADDR1*—MAC exact match address 2, part 1	R/W	0x0000_0000	
0x0554	MAC02ADDR2*—MAC exact match address 2, part 2	R/W	0x0000_0000	
0x0558	MAC03ADDR1*—MAC exact match address 3, part 1	R/W	0x0000_0000	
0x055C	MAC03ADDR2*—MAC exact match address 3, part 2	R/W	0x0000_0000	
0x0560	MAC04ADDR1*—MAC exact match address 4, part 1	R/W	0x0000_0000	
0x0564	MAC04ADDR2*—MAC exact match address 4, part 2	R/W	0x0000_0000	
0x0568	MAC05ADDR1*—MAC exact match address 5, part 1	R/W	0x0000_0000	
0x056C	MAC05ADDR2*—MAC exact match address 5, part 2	R/W	0x0000_0000	
0x0570	MAC06ADDR1*—MAC exact match address 6, part 1	R/W	0x0000_0000	
0x0574	MAC06ADDR2*—MAC exact match address 6, part 2	R/W	0x0000_0000	
0x0578	MAC07ADDR1*—MAC exact match address 7, part 1	R/W	0x0000_0000	
0x057C	MAC07ADDR2*—MAC exact match address 7, part 2	R/W	0x0000_0000	
0x0580	MAC08ADDR1*—MAC exact match address 8, part 1	R/W	0x0000_0000	
0x0584	MAC08ADDR2*—MAC exact match address 8, part 2	R/W	0x0000_0000	
0x0588	MAC09ADDR1*—MAC exact match address 9, part 1	R/W	0x0000_0000	
0x058C	MAC09ADDR2*—MAC exact match address 9, part 2	R/W	0x0000_0000	
0x0590	MAC10ADDR1*—MAC exact match address 10, part 1	R/W	0x0000_0000	
0x0594	MAC10ADDR2*—MAC exact match address 10, part 2	R/W	0x0000_0000	14.5.3.5.15/14-91 14.5.3.5.16/14-92
0x0598	MAC11ADDR1*—MAC exact match address 11, part 1	R/W	0x0000_0000	
0x059C	MAC11ADDR2*—MAC exact match address 11, part 2	R/W	0x0000_0000	
0x05A0	MAC12ADDR1*—MAC exact match address 12, part 1	R/W	0x0000_0000	
0x05A4	MAC12ADDR2*—MAC exact match address 12, part 2	R/W	0x0000_0000	
0x05A8	MAC13ADDR1*—MAC exact match address 13, part 1	R/W	0x0000_0000	
0x05AC	MAC13ADDR2*—MAC exact match address 13, part 2	R/W	0x0000_0000	
0x05B0	MAC14ADDR1*—MAC exact match address 14, part 1	R/W	0x0000_0000	
0x05B4	MAC14ADDR2*—MAC exact match address 14, part 2	R/W	0x0000_0000	
0x05B8	MAC15ADDR1*—MAC exact match address 15, part 1	R/W	0x0000_0000	
0x05BC	MAC15ADDR2*—MAC exact match address 15, part 2	R/W	0x0000_0000	
0x05C0– 0x067C	Reserved	—	—	—

Table A-19. eTSEC Group Registers (continued)

eTSEC Group 0 Registers—Block Base Address 0xB_0000 eTSEC Group 1 Registers—Block Base Address 0xB_4000				
Offset	**Register**	**Access**	**Reset**	**Section/Page**
eTSEC Transmit and Receive Counters				
0x0680	TR64—Transmit and receive 64-byte frame counter	R/W	0x0000_0000	14.5.3.6.1/14-93
0x0684	TR127—Transmit and receive 65- to 127-byte frame counter	R/W	0x0000_0000	14.5.3.6.2/14-93
0x0688	TR255—Transmit and receive 128- to 255-byte frame counter	R/W	0x0000_0000	14.5.3.6.3/14-94
0x068C	TR511—Transmit and receive 256- to 511-byte frame counter	R/W	0x0000_0000	14.5.3.6.4/14-94
0x0690	TR1K—Transmit and receive 512- to 1023-byte frame counter	R/W	0x0000_0000	14.5.3.6.5/14-95
0x0694	TRMAX—Transmit and receive 1024- to 1518-byte frame counter	R/W	0x0000_0000	14.5.3.6.6/14-95
0x0698	TRMGV—Transmit and receive 1519- to 1522-byte good VLAN frame count	R/W	0x0000_0000	14.5.3.6.7/14-95
eTSEC Receive Counters				
0x069C	RBYT—Receive byte counter	R/W	0x0000_0000	14.5.3.6.8/14-96
0x06A0	RPKT—Receive packet counter	R/W	0x0000_0000	14.5.3.6.9/14-96
0x06A4	RFCS—Receive FCS error counter	R/W	0x0000_0000	14.5.3.6.10/14-97
0x06A8	RMCA—Receive multicast packet counter	R/W	0x0000_0000	14.5.3.6.11/14-97
0x06AC	RBCA—Receive broadcast packet counter	R/W	0x0000_0000	14.5.3.6.12/14-97
0x06B0	RXCF—Receive control frame packet counter	R/W	0x0000_0000	14.5.3.6.13/14-98
0x06B4	RXPF—Receive PAUSE frame packet counter	R/W	0x0000_0000	14.5.3.6.14/14-98
0x06B8	RXUO—Receive unknown OP code counter	R/W	0x0000_0000	14.5.3.6.15/14-99
0x06BC	RALN—Receive alignment error counter	R/W	0x0000_0000	14.5.3.6.16/14-99
0x06C0	RFLR—Receive frame length error counter	R/W	0x0000_0000	14.5.3.6.17/14-99
0x06C4	RCDE—Receive code error counter	R/W	0x0000_0000	14.5.3.6.18/14-100
0x06C8	RCSE—Receive carrier sense error counter	R/W	0x0000_0000	14.5.3.6.19/14-100
0x06CC	RUND—Receive undersize packet counter	R/W	0x0000_0000	14.5.3.6.20/14-101
0x06D0	ROVR—Receive oversize packet counter	R/W	0x0000_0000	14.5.3.6.21/14-101
0x06D4	RFRG—Receive fragments counter	R/W	0x0000_0000	14.5.3.6.22/14-101
0x06D8	RJBR—Receive jabber counter	R/W	0x0000_0000	14.5.3.6.23/14-102
0x06DC	RDRP—Receive drop counter	R/W	0x0000_0000	14.5.3.6.24/14-102
eTSEC Transmit Counters				
0x06E0	TBYT—Transmit byte counter	R/W	0x0000_0000	14.5.3.6.25/14-103
0x06E4	TPKT—Transmit packet counter	R/W	0x0000_0000	14.5.3.6.26/14-103
0x06E8	TMCA—Transmit multicast packet counter	R/W	0x0000_0000	14.5.3.6.27/14-103
0x06EC	TBCA—Transmit broadcast packet counter	R/W	0x0000_0000	14.5.3.6.28/14-104
0x06F0	TXPF—Transmit PAUSE control frame counter	R/W	0x0000_0000	14.5.3.6.29/14-104

Table A-19. eTSEC Group Registers (continued)

eTSEC Group 0 Registers—Block Base Address 0xB_0000 eTSEC Group 1 Registers—Block Base Address 0xB_4000				
Offset	**Register**	**Access**	**Reset**	**Section/Page**
0x06F4	TDFR—Transmit deferral packet counter	R/W	0x0000_0000	14.5.3.6.30/14-105
0x06F8	TEDF—Transmit excessive deferral packet counter	R/W	0x0000_0000	14.5.3.6.31/14-105
0x06FC	TSCL—Transmit single collision packet counter	R/W	0x0000_0000	14.5.3.6.32/14-105
0x0700	TMCL—Transmit multiple collision packet counter	R/W	0x0000_0000	14.5.3.6.33/14-106
0x0704	TLCL—Transmit late collision packet counter	R/W	0x0000_0000	14.5.3.6.34/14-106
0x0708	TXCL—Transmit excessive collision packet counter	R/W	0x0000_0000	14.5.3.6.35/14-107
0x070C	TNCL—Transmit total collision counter	R/W	0x0000_0000	14.5.3.6.36/14-107
0x0710	Reserved	—	—	—
0x0714	TDRP—Transmit drop frame counter	R/W	0x0000_0000	14.5.3.6.37/14-107
0x0718	TJBR—Transmit jabber frame counter	R/W	0x0000_0000	14.5.3.6.38/14-108
0x071C	TFCS—Transmit FCS error counter	R/W	0x0000_0000	14.5.3.6.39/14-108
0x0720	TXCF—Transmit control frame counter	R/W	0x0000_0000	14.5.3.6.40/14-109
0x0724	TOVR—Transmit oversize frame counter	R/W	0x0000_0000	14.5.3.6.41/14-109
0x0728	TUND—Transmit undersize frame counter	R/W	0x0000_0000	14.5.3.6.42/14-109
0x072C	TFRG—Transmit fragments frame counter	R/W	0x0000_0000	14.5.3.6.43/14-110
eTSEC Counter Control and TOE Statistics Registers				
0x0730	CAR1—Carry register one register[1]	Special	0x0000_0000	14.5.3.6.44/14-110
0x0734	CAR2—Carry register two register [1]	Special	0x0000_0000	14.5.3.6.45/14-112
0x0738	CAM1—Carry register one mask register	R/W	0xFE03_FFFF	14.5.3.6.46/14-113
0x073C	CAM2—Carry register two mask register	R/W	0x000F_FFFD	14.5.3.6.47/14-114
0x0740	RREJ*—Receive filer rejected packet counter	R/W	0x0000_0000	14.5.3.6.48/14-115
0x0744–0x07FC	Reserved	—	—	—
Hash Function Registers				
0x0800	IGADDR0—Individual/group address register 0	R/W	0x0000_0000	14.5.3.7.1/14-116
0x0804	IGADDR1—Individual/group address register 1	R/W	0x0000_0000	
0x0808	IGADDR2—Individual/group address register 2	R/W	0x0000_0000	
0x080C	IGADDR3—Individual/group address register 3	R/W	0x0000_0000	
0x0810	IGADDR4—Individual/group address register 4	R/W	0x0000_0000	
0x0814	IGADDR5—Individual/group address register 5	R/W	0x0000_0000	
0x0818	IGADDR6—Individual/group address register 6	R/W	0x0000_0000	
0x081C	IGADDR7—Individual/group address register 7	R/W	0x0000_0000	
0x0820–0x087C	Reserved	—	—	—

Table A-19. eTSEC Group Registers (continued)

eTSEC Group 0 Registers—Block Base Address 0xB_0000 eTSEC Group 1 Registers—Block Base Address 0xB_4000				
Offset	**Register**	**Access**	**Reset**	**Section/Page**
0x0880	GADDR0—Group address register 0	R/W	0x0000_0000	14.5.3.7.2/14-116
0x0884	GADDR1—Group address register 1	R/W	0x0000_0000	
0x0888	GADDR2—Group address register 2	R/W	0x0000_0000	
0x088C	GADDR3—Group address register 3	R/W	0x0000_0000	
0x0890	GADDR4—Group address register 4	R/W	0x0000_0000	
0x0894	GADDR5—Group address register 5	R/W	0x0000_0000	
0x0898	GADDR6—Group address register 6	R/W	0x0000_0000	
0x089C	GADDR7—Group address register 7	R/W	0x0000_0000	
0x08A0–0x0AFC	Reserved	—	—	—
eTSEC DMA Attribute Registers				
0x0B00–0x0BF4	Reserved	—	—	—
0x0BF8	ATTR—Attribute register	R/W	0x0000_0000	14.5.3.8.1/14-117
0x0BFC	ATTRELI*—Attribute extract length and extract index register	R/W	0x0000_0000	14.5.3.8.2/14-118
eTSEC Lossless Flow Control Registers				
0x0C00	RQPRM0*—Receive Queue Parameters register 0	R/W	0x0000_0000	14.5.3.9.1/14-119
0x0C04	RQPRM1*—Receive Queue Parameters register 1	R/W	0x0000_0000	
0x0C08	RQPRM2*—Receive Queue Parameters register 2	R/W	0x0000_0000	
0x0C0C	RQPRM3*—Receive Queue Parameters register 3	R/W	0x0000_0000	
0x0C10	RQPRM4*—Receive Queue Parameters register 4	R/W	0x0000_0000	
0x0C14	RQPRM5*—Receive Queue Parameters register 5	R/W	0x0000_0000	
0x0C18	RQPRM6*—Receive Queue Parameters register 6	R/W	0x0000_0000	
0x0C1C	RQPRM7*—Receive Queue Parameters register 7	R/W	0x0000_0000	
0x0C20–0x0C40	Reserved	—	—	—
0x0C44	RFBPTR0*—Last Free RxBD pointer for ring 0	R/W	0x0000_0000	14.5.3.9.2/14-120
0x0C48	Reserved	—	—	—
0x0C4C	RFBPTR1*—Last Free RxBD pointer for ring 1	R/W	0x0000_0000	14.5.3.9.2/14-120
0x0C50	Reserved	—	—	—
0x0C54	RFBPTR2*—Last Free RxBD pointer for ring 2	R/W	0x0000_0000	14.5.3.9.2/14-120
0x0C58	Reserved	—	—	—
0x0C5C	RFBPTR3*—Last Free RxBD pointer for ring 3	R/W	0x0000_0000	14.5.3.9.2/14-120
0x0C60	Reserved	—	—	—

Table A-19. eTSEC Group Registers (continued)

eTSEC Group 0 Registers—Block Base Address 0xB_0000 eTSEC Group 1 Registers—Block Base Address 0xB_4000				
Offset	**Register**	**Access**	**Reset**	**Section/Page**
0x0C64	RFBPTR4*—Last Free RxBD pointer for ring 4	R/W	0x0000_0000	14.5.3.9.2/14-120
0x0C68	Reserved	—	—	—
0x0C6C	RFBPTR5*—Last Free RxBD pointer for ring 5	R/W	0x0000_0000	14.5.3.9.2/14-120
0x0C70	Reserved	—	—	—
0x0C74	RFBPTR6*—Last Free RxBD pointer for ring 6	R/W	0x0000_0000	14.5.3.9.2/14-120
0x0C78	Reserved	—	—	—
0x0C7C	RFBPTR7*—Last Free RxBD pointer for ring 7	R/W	0x0000_0000	14.5.3.9.2/14-120
eTSEC Future Expansion Space				
0x0CC0– 0x0DFC	Reserved	—	—	—
eTSEC IEEE 1588 Registers				
0x0E00	TMR_CTRL* - Timer control register	R/W	0x0001_0001	14.5.3.10.1/14-120
0x0E04	TMR_TEVENT* - time stamp event register	R/W	0x0000_0000	14.5.3.10.2/14-123
0x0E08	TMR_TEMASK* - Timer event mask register	R/W	0x0000_0000	14.5.3.10.3/14-124
0x0E0C	TMR_PEVENT* - time stamp event register	w1c	0x0000_0000	14.5.3.10.4/14-125
0x0E10	TMR_PEMASK* - Timer event mask register	R/W	0x0000_0000	14.5.3.10.5/14-126
0x0E14	TMR_STAT* - time stamp status register	Mixed	0x0000_0000	14.5.3.10.6/14-126
0x0E18	TMR_CNT_H* - timer counter high register	R/W	0x0000_0000	14.5.3.10.7/14-127
0x0E1C	TMR_CNT_L* - timer counter low register	R/W	0x0000_0000	14.5.3.10.7/14-127
0x0E20	TMR_ADD* - Timer drift compensation addend register	R/W	0x0000_0000	14.5.3.10.8/14-127
0x0E24	TMR_ACC* - Timer accumulator register	R	0x0000_0000	14.5.3.10.9/14-128
0x0E28	TMR_PRSC* - timer prescale	R/W	0x0000_0002	14.5.3.10.10/14-128
0x0E2C	Reserved	—	—	—
0x0E30	TMROFF_H* - Timer offset high	R/W	0x0000_0000	14.5.3.10.11/14-129
0x0E34	TMROFF_L* - Timer offset low	R/W	0x0000_0000	14.5.3.10.11/14-129
0x0E40	TMR_ALARM1_H* - Timer alarm 1 high register	R/W	0xFFFF_FFFF	14.5.3.10.12/14-130
0x0E44	TMR_ALARM1_L* - Timer alarm 1 high register	R/W	0xFFFF_FFFF	
0x0E48	TMR_ALARM2_H* - Timer alarm 2 high register	R/W	0xFFFF_FFFF	
0x0E4C	TMR_ALARM2_L* - Timer alarm 2 high register	R/W	0xFFFF_FFFF	
0x0E50– 0x0E7C	Reserved	—	—	—
0x0E80	TMR_FIPER1* - Timer fixed period interval	R/W	0xFFFF_FFFF	14.5.3.10.13/14-130
0x0E84	TMR_FIPER2* - Timer fixed period interval	R/W	0xFFFF_FFFF	
0x0E88	TMR_FIPER*3 - Timer fixed period interval	R/W	0xFFFF_FFFF	

Table A-19. eTSEC Group Registers (continued)

eTSEC Group 0 Registers—Block Base Address 0xB_0000 eTSEC Group 1 Registers—Block Base Address 0xB_4000				
Offset	**Register**	**Access**	**Reset**	**Section/Page**
0x0EA0	TMR_ETTS1_H* - Time stamp of general purpose external trigger	R	0x0000_0000	14.5.3.10.14/14-131
0x0EA4	TMR_ETTS1_L* - Time stamp of general purpose external trigger	R	0x0000_0000	
0x0EA8	TMR_ETTS2_H* - Time stamp of general purpose external trigger	R	0x0000_0000	
0x0EAC	TMR_ETTS2_L* - Time stamp of general purpose external trigger	R	0x0000_0000	
Interrupt Steering and Coalescing Registers				
0x0EB0	ISRG0 - Interrupt steering register group 0	R/W	0x0000_0000	14.5.3.11.1/14-132
0x0EB4	ISRG1 - Interrupt steering register group 1	R/W	0x0000_0000	14.5.3.11.1/14-132
0x0EB8–0x0ECC	Reserved	—	—	
0x0ED0	RXIC/RXIC0 - Rx interrupt coalescing/Ring 0 Rx interrupt coalescing	R/W	0x0000_0000	14.5.3.11.2/14-134
0x0ED4	RXIC1 - Ring 1 Rx interrupt coalescing	R/W	0x0000_0000	14.5.3.11.2/14-134
0x0ED8	RXIC2 - Ring 2 Rx interrupt coalescing	R/W	0x0000_0000	14.5.3.11.2/14-134
0x0EDC	RXIC3 - Ring 3 Rx interrupt coalescing	R/W	0x0000_0000	14.5.3.11.2/14-134
0x0EE0	RXIC4 - Ring 4 Rx interrupt coalescing	R/W	0x0000_0000	14.5.3.11.2/14-134
0x0EE4	RXIC5 - Ring 5 Rx interrupt coalescing	R/W	0x0000_0000	14.5.3.11.2/14-134
0x0EE8	RXIC6 - Ring 6 Rx interrupt coalescing	R/W	0x0000_0000	14.5.3.11.2/14-134
0x0EEC	RXIC7 - Ring 7 Rx interrupt coalescing	R/W	0x0000_0000	14.5.3.11.2/14-134
0x0EF0–0x0F0C	Reserved	—	—	—
0x0F10	TXIC/TXIC0 - Tx interrupt coalescing/Ring 0 Tx interrupt coalescing	R/W	0x0000_0000	14.5.3.11.3/14-135
0x0F14	TXIC1 - Ring 1 Tx interrupt coalescing	R/W	0x0000_0000	14.5.3.11.3/14-135
0x0F18	TXIC2 - Ring 2 Tx interrupt coalescing	R/W	0x0000_0000	14.5.3.11.3/14-135
0x0F1C	TXIC3 - Ring 3 Tx interrupt coalescing	R/W	0x0000_0000	14.5.3.11.3/14-135
0x0F20	TXIC4 - Ring 4 Tx interrupt coalescing	R/W	0x0000_0000	14.5.3.11.3/14-135
0x0F24	TXIC5 - Ring 5 Tx interrupt coalescing	R/W	0x0000_0000	14.5.3.11.3/14-135
0x0F28	TXIC6 - Ring 6 Tx interrupt coalescing	R/W	0x0000_0000	14.5.3.11.3/14-135
0x0F2C	TXIC7 - Ring 7 Tx interrupt coalescing	R/W	0x0000_0000	14.5.3.11.3/14-135
0x0F30–0x0FFC	Reserved	—	—	—

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Table A-19. eTSEC Group Registers (continued)

eTSEC Group 0 Registers—Block Base Address 0xB_0000 eTSEC Group 1 Registers—Block Base Address 0xB_4000				
Offset	**Register**	**Access**	**Reset**	**Section/Page**
Other eTSECs and group				
0xB_1000–0xB_1FFC	eTSEC2 group 0 Registers			
0xB_2000–0xB_2FFC	eTSEC3 group 0 Registers			
0xB_4000–0xB_4FFC	eTSEC1 group 1 Registers			
0xB_5000–0xB_5FFC	eTSEC2 group 1 Registers			
0xB_6000–0xB_6FFC	eTSEC3 group 1 Registers			

[1] Cleared on read.

A.4 Device-Specific Utilities

The device-specific utilities registers control functions that are not particular to a functional unit but to the device as a whole; they occupy the highest 256 Kbytes of CCSR space (0xE_0000–0xF_FFFF).

A.4.1 Global Utilities

Table A-20. Global Utilities Registers

Global Utilities—Block Base Address 0xE_0000				
Offset	**Register**	**Access**	**Reset**	**Section/Page**
Power-On Reset Configuration Values				
0x000	PORPLLSR—POR PLL ratio status register	R	0x*nnnn_nnnn*	20.4.1.1/20-5
0x004	PORBMSR—POR boot mode status register	R	0x*nnnn*_0000	20.4.1.2/20-6
0x00C	PORDEVSR—POR device status register	R	0x*nnnn_nnn*7	20.4.1.3/20-8
0x010	PORDBGMSR—POR debug mode status register	R	0x0*n*00_0000	20.4.1.4/20-9
0x014	PORDEVSR2—POR device status register 2	R	0x*nnnn_nnnn*	20.4.1.5/20-10
0x020	GPPORCR—General-purpose POR configuration register	R	0x*nnnn*_0000	20.4.1.6/20-11
Signal Multiplexing				
0x060	PMUXCR—Alternate function signal multiplex control	R/W	0x0000_0000	20.4.1.7/20-11
Device Disables				
0x070	DEVDISR—Device disable control register	R/W	0x*nnn*8_*nnnn*	20.4.1.8/20-14
Power Management Registers				

Table A-20. Global Utilities Registers (continued)

Global Utilities—Block Base Address 0xE_0000				
Offset	**Register**	**Access**	**Reset**	**Section/Page**
0x080	POWMGTCSR—Power management control and status register	Mixed	0x0000_0000	20.4.1.9/20-17
0x08C	PMCDR —Power management clock disable register	Mixed	0x0000_00E0	20.4.1.10/20-18
Interrupt and Reset Status and Control				
0x090	MCPSUMR—Machine check summary register	w1c	0x0000_0000	20.4.1.11/20-19
0x094	RSTRSCR—Reset request status and control register	Mixed	0x0000_0000	20.4.1.12/20-20
0x098	ECTRSTCR—Exception reset control register	Mixed	0x0000_0000	20.4.1.13/20-21
0x09C	AUTORSTSR—Automatic reset status register	Mixed	0x0000_0000	20.4.1.14/20-22
Version Registers				
0x0A0	PVR—Processor version register	R	0x8021_2040	20.4.1.15/20-23
0x0A4	SVR—System version register	R	0x80E*n*_0110	20.4.1.16/20-24
Control Registers				
0x0B0	RSTCR—Reset control register	R/W	0x0000_0000	20.4.1.17/20-24
0x0C0	IOVSELSR—I/O voltage select status register	R	0x0000_0000	20.4.1.18/20-24
QUICC Engine Block Pin Muxing Registers				
0x100	CPODRA—Open drain register	R/W	0x0000_0000	20.4.1.19/20-25
0x104	CPDATA—Data register	R/W	0x0000_0000	20.4.1.20/20-26
0x108	CPDIR1A—Direction register	R/W	0x0000_0000	20.4.1.21/20-27
0x10C	CPDIR2A—Direction register	R/W	0x0000_0000	20.4.1.21/20-27
0x110	CPPAR1A—Pin assignment register	R/W	0x0000_0000	20.4.1.22/20-28
0x114	CPPAR2A—Pin assignment register	R/W	0x0000_0000	20.4.1.22/20-28
0x120	CPODRB—Open drain register	R/W	0x0000_0000	20.4.1.19/20-25
0x124	CPDATB—Data register	R/W	0x0000_0000	20.4.1.20/20-26
0x128	CPDIR1B—Direction register	R/W	0x0000_0000	20.4.1.21/20-27
0x12C	CPDIR2B—Direction register	R/W	0x0000_0000	20.4.1.21/20-27
0x130	CPPAR1B—Pin assignment register	R/W	0x0000_0000	20.4.1.22/20-28
0x134	CPPAR2B—Pin assignment register	R/W	0x0000_0000	20.4.1.22/20-28
0x140	CPODRC—Open Drain register	R/W	0x0000_0000	20.4.1.19/20-25
0x144	CPDATC—Data register	R/W	0x0000_0000	20.4.1.20/20-26
0x148	CPDIR1C—Direction register	R/W	0x0000_0000	20.4.1.21/20-27
0x14C	CPDIR2C—Direction register	R/W	0x0000_0000	20.4.1.21/20-27
0x150	CPPAR1C—Pin assignment register	R/W	0x0000_0000	20.4.1.22/20-28
0x154	CPPAR2C—Pin assignment register	R/W	0x0000_0000	20.4.1.22/20-28

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Table A-20. Global Utilities Registers (continued)

Global Utilities—Block Base Address 0xE_0000				
Offset	**Register**	**Access**	**Reset**	**Section/Page**
Control Registers				
0xB28	DDRCLKDR—DDR clock disable register	R/W	0x0000_0000	20.4.1.26/20-31
Debug Control Registers				
0xE00	CLKOCR—Clock out control register	R/W	0x0000_0000	20.4.1.27/20-32
0xE20	ECMCR—ECM control register	R/W	0x0000_0000	20.4.1.28/20-33

A.4.2 Performance Monitor

Table A-21. Performance Monitor Registers

Performance Monitor—Block Base Address 0xE_1000				
Offset	**Register**	**Access**	**Reset**	**Section/Page**
0x000	PMGC0—Performance monitor global control register	R/W	0x0000_0000	21.3.2.1/21-6
0x010	PMLCA0—Performance monitor local control register A0	R/W	0x0000_0000	21.3.2.2/21-6
0x014	PMLCB0—Performance monitor local control register B0	R/W	0x0000_0000	21.3.2.2/21-6
0x018	PMC0 (lower)—Performance monitor counter 0 upper	R/W	0x0000_0000	21.3.3.1/21-10
0x01C	PMC0 (upper)—Performance monitor counter 0 lower	R/W	0x0000_0000	21.3.3.1/21-10
0x020	PMLCA1—Performance monitor local control register A1	R/W	0x0000_0000	21.3.2.2/21-6
0x024	PMLCB1—Performance monitor local control register B1	R/W	0x0000_0000	21.3.2.2/21-6
0x028	PMC1—Performance monitor counter 1	R/W	0x0000_0000	21.3.3.1/21-10
0x030	PMLCA2—Performance monitor local control register A2	R/W	0x0000_0000	21.3.2.2/21-6
0x034	PMLCB2—Performance monitor local control register B 2	R/W	0x0000_0000	21.3.2.2/21-6
0x038	PMC2—Performance monitor counter 2	R/W	0x0000_0000	21.3.3.1/21-10
0x040	PMLCA3—Performance monitor local control register A3	R/W	0x0000_0000	21.3.2.2/21-6
0x044	PMLCB3—Performance monitor local control register B3	R/W	0x0000_0000	21.3.2.2/21-6
0x048	PMC3—Performance monitor counter 3	R/W	0x0000_0000	21.3.3.1/21-10
0x050	PMLCA4—Performance monitor local control register A4	R/W	0x0000_0000	21.3.2.2/21-6
0x054	PMLCB4—Performance monitor local control register B4	R/W	0x0000_0000	21.3.2.2/21-6
0x058	PMC4—Performance monitor counter 4	R/W	0x0000_0000	21.3.3.1/21-10
0x060	PMLCA5—Performance monitor local control register A5	R/W	0x0000_0000	21.3.2.2/21-6
0x064	PMLCB5—Performance monitor local control register B 5	R/W	0x0000_0000	21.3.2.2/21-6
0x068	PMC5—Performance monitor counter 5	R/W	0x0000_0000	21.3.3.1/21-10
0x070	PMLCA6—Performance monitor local control register A6	R/W	0x0000_0000	21.3.3.1/21-10
0x074	PMLCB6—Performance monitor local control register B6	R/W	0x0000_0000	21.3.2.2/21-6

Table A-21. Performance Monitor Registers (continued)

Performance Monitor—Block Base Address 0xE_1000				
Offset	**Register**	**Access**	**Reset**	**Section/Page**
0x078	PMC6—Performance monitor counter 6	R/W	0x0000_0000	21.3.3.1/21-10
0x080	PMLCA7—Performance monitor local control register A7	R/W	0x0000_0000	21.3.2.2/21-6
0x084	PMLCB7—Performance monitor local control register B7	R/W	0x0000_0000	21.3.2.2/21-6
0x088	PMC7—Performance monitor counter 7	R/W	0x0000_0000	21.3.3.1/21-10
0x090	PMLCA8—Performance monitor local control register A8	R/W	0x0000_0000	21.3.2.2/21-6
0x094	PMLCB8—Performance monitor local control register B8	R/W	0x0000_0000	21.3.2.2/21-6
0x098	PMC8—Performance monitor counter 8	R/W	0x0000_0000	21.3.3.1/21-10
0x0A0	PMLCA9—Performance monitor local control register A9	R/W	0x0000_0000	21.3.2.2/21-6
0x0A4	PMLCB9—Performance monitor local control register B9	R/W	0x0000_0000	21.3.2.2/21-6
0x0A8	PMC9—Performance monitor counter 9	R/W	0x0000_0000	21.3.3.1/21-10
0x0B0	PMLCA10—Performance monitor local control register A10	R/W	0x0000_0000	21.3.2.2/21-6
0x0B4	PMLCB10—Performance monitor local control register B10	R/W	0x0000_0000	21.3.2.2/21-6
0x0B8	PMC10—Performance monitor counter 10	R/W	0x0000_0000	21.3.3.1/21-10
0x0C0	PMLCA11—Performance monitor local control register A11	R/W	0x0000_0000	21.3.2.2/21-6
0x0C4	PMLCB11—Performance monitor local control register B11	R/W	0x0000_0000	21.3.2.2/21-6
0x0C8	PMC11—Performance monitor counter 11	R/W	0x0000_0000	21.3.3.1/21-10

A.4.3 Watchpoint Monitor and Trace Buffer

Table A-22. Watchpoint Monitor and Trace Buffer Registers

Watchpoint Monitor and Trace Buffer—Block Base Address 0xE_2000				
Offset	**Register**	**Access**	**Reset**	**Section/Page**
Watchpoint Monitor Registers				
0x000	WMCR0—Watchpoint monitor control register 0	R/W	0x0000_0000	22.3.1.1/22-11
0x004	WMCR1—Watchpoint monitor control register 1	R/W	0x0000_0000	22.3.1.1/22-11
0x00C	WMAR—Watchpoint monitor address register	R/W	0x0000_0000	22.3.1.2/22-13
0x014	WMAMR—Watchpoint monitor address mask register	R/W	0x0000_0000	22.3.1.3/22-14
0x018	WMTMR—Watchpoint monitor transaction mask register	R/W	0x0000_0000	22.3.1.4/22-14
0x01C	WMSR—Watchpoint monitor status register	R/W	0x0000_0000	22.3.1.5/22-16
Trace Buffer Registers				
0x040	TBCR0—Trace buffer control register 0	R/W	0x0000_0000	22.3.2.1/22-16
0x044	TBCR1—Trace buffer control register 1	R/W	0x0000_0000	22.3.2.1/22-16
0x04C	TBAR—Trace buffer address register	R/W	0x0000_0000	22.3.2.2/22-19
0x054	TBAMR—Trace buffer address mask register	R/W	0x0000_0000	22.3.2.3/22-19

Table A-22. Watchpoint Monitor and Trace Buffer Registers (continued)

Watchpoint Monitor and Trace Buffer—Block Base Address 0xE_2000				
Offset	**Register**	**Access**	**Reset**	**Section/Page**
0x058	TBTMR—Trace buffer transaction mask register	R/W	0x0000_0000	22.3.2.4/22-20
0x05C	TBSR—Trace buffer status register	R/W	0x0000_0000	22.3.2.5/22-21
0x060	TBACR—Trace buffer access control register	R/W	0x0000_0000	22.3.2.6/22-21
0x064	TBADHR—Trace buffer access data high register	R/W	0x0000_0000	22.3.2.7/22-22
0x068	TBADR—Trace buffer access data register	R/W	0x0000_0000	22.3.2.8/22-23
Context ID Registers				
0x0A0	PCIDR—Programmed context ID register	R/W	0x0000_0000	22.3.3.1/22-23
0x0A4	CCIDR—Current context ID register	R/W	0x0000_0000	22.3.3.2/22-24
Other Registers				
0x0B0	TOSR—Trigger output source register	R/W	0x0000_0000	22.3.4.1/22-25

A.4.4 SerDes Control

Table A-23. SerDes Control Registers

SerDes—Block Base Address 0xE_3000				
Offset	**Register**	**Access**	**Reset**	**Section/Page**
0x000	SRDSCR0—SRDS Control Register 0	R/W	0x1100_*nn*30	20.4.1.29/20-33
0x004	SRDSCR1—SRDS Control Register 1	R/W	0x1100_*nn*30	20.4.1.30/20-35
0x008	SRDSCR2—SRDS Control Register 2	R/W	0x0080_2040	20.4.1.31/20-36
0x00C	SRDSCR3—SRDS Control Register 3	R/W	0x0*n*00_0000	20.4.1.32/20-37
0x010	SRDSCR4—SRDS Control Register 4	R/W	0x0*n*00_0000	20.4.1.33/20-40

A.5 QUICC Engine Internal Memory Map

The QUICC Engine block's internal memory resources are mapped within a contiguous block of memory. The size of the internal space is 1 Mbyte. The location of the QUICC Engine internal memory space within the global system memory space can be mapped (aligned to a 1-Mbyte boundary) through the configuration, control, and status register. Any access to reserved regions will result in undefined behavior.

Figure A-1 is a high level representation of the QUICC Engine memory map.

Figure A-1. QUICC Engine High-Level Memory Map

Table A-24 defines the internal memory map of the QUICC Engine block.

Table A-24. QUICC Engine High-Level Memory Map

Internal Address	Abbreviation	Name	Size
0x0_0000–0x0_FFFF	**Register Space**		
0x0_0000–0x0_3FFF	General Space		
0x0_0000–0x0_003F	I-RAM	Instruction RAM registers	64 bytes
0x0_0040–0x0_007F	Reserved	—	64 bytes
0x0_0080–0x0_00FF	IRQ	Interrupt controller	128 bytes
0x0_0100–0x0_01FF	RISC Config	RISC configuration register	256 bytes
0x0_0200–0x0_03FF	Reserved	—	512 bytes
0x0_0400–0x0_043F	QUICC Engine MUX	QUICC Engine clock multiplexer registers	64 bytes
0x0_0440–0x0_047F	Timers	QUICC Engine timers	64 bytes
0x0_0480–0x0_04BF	Reserved	—	64 bytes
0x0_04C0–0x0_04FF	SPI	SPI registers	64 bytes
0x0_0500–0x0_053F	Reserved	—	64 bytes
0x0_0540–0x0_057F	Reserved	—	64 bytes
0x0_05C0–0x0_063F	Reserved	—	128 bytes

Table A-24. QUICC Engine High-Level Memory Map (continued)

Internal Address	Abbreviation	Name	Size
0x0_0580–0x0_063F	Reserved	—	192 bytes
0x0_0640–0x0_067F	BRG	Baud rate generator registers	64 bytes
0x0_0680–0x0_06FF	Reserved	—	128 bytes
0x0_0700–0x0_077F	SI1	SI1 registers	128 bytes
0x0_0780–0x0_07FF	Reserved	—	128 bytes
0x0_0800–0x0_0FFF	Reserved	—	2K bytes
0x0_1000–0x0_17FF	SI1RT	SI1 routing table	2K bytes
0x0_1800–0x0_1FFF	Reserved	—	2K bytes
0x0_2000–0x0_21FF	UCC1	UCC1 registers	512 bytes
0x0_2200–0x0_23FF	UCC3	UCC3 registers	512 bytes
0x0_2400–0x0_25FF	UCC5	UCC5 registers	512 bytes
0x0_2600–0x0_27FF	UCC7	UCC7 registers	512 bytes
0x0_2800–0x0_2DFF	Reserved	—	1.5K bytes
0x0_2E00–0x0_2FFF	UPC	Utopia POS controller registers	512 bytes
0x0_3000–0x0_3FFF	Reserved	—	4K bytes
0x0_4000–0x0_407F	SDMA	Serial DMA	128 bytes
0x0_4080–0x0_7FFF	**Debug Space**		
0x0_4080–0x0_42FF	Reserved	—	256 bytes
0x0_4300–0x0_43FF	Reserved	—	256 bytes
0x0_4400–0x0_45FF	Reserved	—	256 bytes
0x0_4600–0x0_467F	Reserved	—	128 bytes
0x0_4680–0x0_46FF	Reserved	—	128 bytes
0x0_4700–0x0_477F	Reserved	—	128 bytes
0x0_4780–0x0_47FF	Reserved	—	128 bytes
0x0_4800–0x0_4FFF	IEEE 1588	IEEE 1588 registers	2 Kbytes
0x0_5000–0x0_7FFF	Reserved	—	12 Kbytes
0x0_8000–0x3_FFFF	**RAM Space**		
0x0_8000–0x0_FFFF	Reserved	—	32 Kbytes
Multiuser (MURAM) size varies by device			
0x1_0000–0x1_5FFF	MURAM	Multiuser RAM	24 Kbytes

Table A-25 shows the detailed QUICC Engine memory map. Refer to the QEIWRM for register descriptions. The Internal Address field is the hexadecimal offset from the QUICC Engine base address

allocated in the system. All registers are reset by soft reset condition except for the ones marked in the "Comments" column of the table.

Table A-25. Detailed QUICC Engine Memory Map

Internal Address	Abbreviation	Name	Size	Comments
Internal Register Space				
I-RAM Registers				
0x0_0000	IADD	I-RAM address register	4 bytes	
0x0_0004	IDATA	I-RAM data register	4 bytes	
0x0_0008	Reserved	—	4 bytes	
0x0_000C	IREADY	I-RAM ready register	4 bytes	
0x0_0010– 0x0_007F	Reserved	—	112 bytes	
Interrupt Controller				
0x0_0080	CICR	QUICC Engine system interrupt configuration register	4 bytes	
0x0_0084	CIVEC	QUICC Engine system interrupt vector register	4 bytes	
0x0_0088	CRIPNR	QUICC Engine RISC interrupt pending register	4 bytes	
0x0_008C	CIPNR	QUICC Engine system interrupt pending register	4 bytes	
0x0_0090	CIPXCC	QUICC Engine interrupt priority register	4 bytes	
0x0_0094	CIPYCC	QUICC Engine interrupt priority register	4 bytes	
0x0_0098	CIPWCC	QUICC Engine interrupt priority register	4 bytes	
0x0_009C	CIPZCC	QUICC Engine interrupt priority register	4 bytes	
0x0_00A0	CIMR	QUICC Engine system interrupt mask register	4 bytes	
0x0_00A4	CRIMR	QUICC Engine RISC interrupt mask register	4 bytes	
0x0_00A8	CICNR	QUICC Engine system interrupt control register	4 bytes	
0x0_00B0	CIPRTA	QUICC Engine system interrupt priority register for RISC tasks A	4 bytes	
0x0_00B4	CIPRTB	QUICC Engine system interrupt priority register for RISC tasks B	4 bytes	
0x0_00B8– 0x0_00BB	Reserved	—	4 bytes	
0x0_00BC	CRICR	QUICC Engine system RISC interrupt control register	4 bytes	
0x0_00C0– 0x0_00DC	Reserved	—	32 bytes	
0x0_00E0	CHIVEC	QUICC Engine high system interrupt vector register	4 bytes	
0x0_00E4– 0x0_00FF	Reserved	—	28 bytes	

Table A-25. Detailed QUICC Engine Memory Map (continued)

Internal Address	Abbreviation	Name	Size	Comments
Communications Processor				
0x0_0100	CECR	QUICC Engine command register	4 bytes	Hard reset
0x0_0104	CECCR	QUICC Engine controller configuration register	4 bytes	Hard reset
0x0_0108	CECDR	QUICC Engine command data register	4 bytes	
0x0_010C– 0x0_0115	Reserved	—	10 bytes	
0x0_0116	CETER	QUICC Engine timer event register	2 bytes	
0x0_0118	Reserved	—	2 bytes	
0x0_011A	CETMR	QUICC Engine timers mask register	2 bytes	
0x0_011C	CETSCR	QUICC Engine time-stamp timer control register	4 bytes	
0x0_0120	CETSR1	QUICC Engine time-stamp register 1	4 bytes	
0x0_0124	CETSR2	QUICC Engine time-stamp register 2	4 bytes	
0x0_0128– 0x0_012F	Reserved	—	8 bytes	
0x0_0130	CEVTER	QUICC Engine virtual tasks event register	4 bytes	
0x0_0134	CEVTMR	QUICC Engine virtual tasks mask register	4 bytes	
0x0_0138	CERCR	QUICC Engine RAM control register	2 bytes	
0x0_013C– 0x0_015F	Reserved	—	36 bytes	
0x0_0160	CEEXE1	QUICC Engine external request 1 event register	4 bytes	
0x0_0164	CEEXM1	QUICC Engine external request 1 mask register	4 bytes	
0x0_0168	CEEXE2	QUICC Engine external request 2 event register	4 bytes	
0x0_016C	CEEXM2	QUICC Engine external request 2 mask register	4 bytes	
0x0_0170	CEEXE3	QUICC Engine external request 3 event register	4 bytes	
0x0_0174	CEEXM3	QUICC Engine external request 3 mask register	4 bytes	
0x0_0178	CEEXE4	QUICC Engine external request 4 event register	4 bytes	
0x0_017C	CEEXM4	QUICC Engine external request 4 mask register	4 bytes	
0x0_01A0– 0x0_01B4	Reserved	—	20 bytes	
0x0_01B8	CEURNR	QUICC Engine microcode revision number register	4 bytes	
0x0_01BC– 0x0_03FF	Reserved	—		
QUICC Engine Multiplexer				
0x0_0400	CMXGCR	CMX general clock route register	4 bytes	Hard reset

Table A-25. Detailed QUICC Engine Memory Map (continued)

Internal Address	Abbreviation	Name	Size	Comments
0x0_0404	CMXSI1CR_L	CMX SI1 clock route low register	4 bytes	Hard reset
0x0_0408	CMXSI1CR_H	CMX SI1 clock route high register	4 bytes	Hard reset
0x0_040C	CMXSI1SYR	CMX SI1 SYNC route register	4 bytes	Hard reset
0x0_0410	CMXUCR1	CMX UCC1, UCC3 clock route register	4 bytes	Hard reset
0x0_0414	CMXUCR2	CMX UCC5, UCC7 clock route register	4 bytes	Hard reset
0x0_0418– 0x0_043F	Reserved	—	40 bytes	Hard reset
QUICC Engine Timers				
0x0_0440	GTCFR1	Timer 1 and Timer 2 global configuration register	1 byte	
0x0_0441	Reserved	—	3 bytes	
0x0_0444	GTCFR2	Timer 3 and timer 4 global configuration register	1 byte	
0x0_0445– 0x0_044F	Reserved	—	11 bytes	
0x0_0450	GTMDR1	Timer 1 mode register	2 bytes	
0x0_0452	GTMDR2	Timer 2 mode register	2 bytes	
0x0_0454	GTRFR1	Timer 1 reference register	2 bytes	
0x0_0456	GTRFR2	Timer 2 reference register	2 bytes	
0x0_0458	GTCPR1	Timer 1 capture register	2 bytes	
0x0_045A	GTCPR2	Timer 2 capture register	2 bytes	
0x0_045C	GTCNR1	Timer 1 counter	2 bytes	
0x0_045E	GTCNR2	Timer 2 counter	2 bytes	
0x0_0460	GTMDR3	Timer 3 mode register	2 bytes	
0x0_0462	GTMDR4	Timer 4 mode register	2 bytes	
0x0_0464	GTRFR3	Timer 3 reference register	2 bytes	
0x0_0466	GTRFR4	Timer 4 reference register	2 bytes	
0x0_0468	GTCPR3	Timer 3 capture register	2 bytes	
0x0_046A	GTCPR4	Timer 4 capture register	2 bytes	
0x0_046C	GTCNR3	Timer 3 counter	2 bytes	
0x0_046E	GTCNR4	Timer 4 counter	2 bytes	
0x0_0470	GTEVR1	Timer 1 event register	2 bytes	
0x0_0472	GTEVR2	Timer 2 event register	2 bytes	
0x0_0474	GTEVR3	Timer 3 event register	2 bytes	
0x0_0476	GTEVR4	Timer 4 event register	2 bytes	

Table A-25. Detailed QUICC Engine Memory Map (continued)

Internal Address	Abbreviation	Name	Size	Comments
0x0_0478	GTPSR1	Timer 1 prescaler register	2 bytes	
0x0_047A	GTPSR2	Timer 2 prescaler register	2 bytes	
0x0_047C	GTPSR3	Timer 3 prescaler register	2 bytes	
0x0_047E	GTPSR4	Timer 4 prescaler register	2 bytes	
0x0_0480–0x0_04BF	Reserved	—	64 bytes	
SPI SPI_BASE = 0x004C0				
SPI*n*_BASE+ 0x00–0x1F	Reserved	—	16 bytes	
SPI*n*_BASE+ 0x20	SPMODE	SPI mode register	4 bytes	
SPI*n*_BASE+ 0x24	Reserved	—	2 bytes	
SPI*n*_BASE+ 0x26	SPIE	SPI event register	1 byte	
SPI*n*_BASE+ 0x27	Reserved	—	3 bytes	
SPI*n*_BASE+ 0x2A	SPIM	SPI mask register	1 byte	
SPI*n*_BASE+ 0x2B	Reserved	—	2 bytes	
SPI*n*_BASE+ 0x2D	SPCOM	SPI command register	1 byte	
SPI*n*_BASE+ 0x2E	Reserved	—	2 bytes	
SPI*n*_BASE+ 0x30	SPITD	SPI transmit data register (CPU mode)	4 bytes	
SPI*n*_BASE+ 0x34	SPIRD	SPI receive data register (CPU mode)	4 bytes	
SPI*n*_BASE+ 0x38–0x3F	Reserved	—	8 bytes	
BRG BRG_BASE = 0x00640				
BRG_BASE+ 0x00	BRGC1	BRG1 configuration register	4 bytes	
BRG_BASE+ 0x04	BRGC2	BRG2 configuration register	4 bytes	

Table A-25. Detailed QUICC Engine Memory Map (continued)

Internal Address	Abbreviation	Name	Size	Comments
BRG_BASE+ 0x08–0x0C	Reserved	—	8 bytes	
BRG_BASE+ 0x10	BRGC5	BRG5 configuration register	4 bytes	
BRG_BASE+ 0x14	BRGC6	BRG6 configuration register	4 bytes	
BRG_BASE+ 0x18	BRGC7	BRG7 configuration register	4 bytes	
BRG_BASE+ 0x1C	BRGC8	BRG8 configuration register	4 bytes	
BRG_BASE+ 0x20	BRGC9	BRG9 configuration register	4 bytes	
BRG_BASE+ 0x24	BRGC10	BRG10 configuration register	4 bytes	
BRG_BASE+ 0x28	BRGC11	BRG11 configuration register	4 bytes	
BRG_BASE+ 0x2C–0x7F	Reserved	—	84 bytes	
SI1 Registers SI1_BASE = 0x00700				
SI1_BASE+0x00	SIAMR1	SI1 TDMA mode register	2 bytes	
SI1_BASE+0x02	SIBMR1	SI1 TDMB mode register	2 bytes	
SI1_BASE+0x04	SICMR1	SI1 TDMC mode register	2 bytes	
SI1_BASE+0x06	SIDMR1	SI1 TDMD mode register	2 bytes	
SI1_BASE+0x08	SIGLMRH	SI1 global mode register high	1 byte	
SI1_BASE+0x09	Reserved	Must be cleared	1 byte	
SI1_BASE+0x0A	SICMDRH	SI1 command register high	1 byte	
SI1_BASE+0x0B	Reserved	Must be cleared	1 byte	
SI1_BASE+0x0C	SISTRH	SI1 status register high	1 byte	
SI1_BASE+0x0D	Reserved	Must be cleared	1 byte	
SI1_BASE+0x0E	SIRSRH	SI1 RAM shadow address register high	2 bytes	
SI1_BASE+0x10	SITARC1	SI1 RAM counter Tx TDM A	1 byte	
SI1_BASE+0x11	SITBRC1	SI1 RAM counter Tx TDM B	1 byte	
SI1_BASE+0x12	SITCRC1	SI1 RAM counter Tx TDM C	1 byte	
SI1_BASE+0x13	SITDRC1	SI1 RAM counter Tx TDM D	1 byte	
SI1_BASE+0x14	SIRARC1	SI1 RAM counter Rx TDM A	1 byte	

Table A-25. Detailed QUICC Engine Memory Map (continued)

Internal Address	Abbreviation	Name	Size	Comments
SI1_BASE+0x15	SIRBRC1	SI1 RAM counter Rx TDM B	1 byte	
SI1_BASE+0x16	SIRCRC1	SI1 RAM counter Rx TDM C	1 byte	
SI1_BASE+0x17	SIRDRC1	SI1 RAM counter Rx TDM D	1 byte	
SI1_BASE+ 0x18–0x26	Reserved	—	16 bytes	
SI1_BASE+0x28	SIGLMRL	SI1 global mode register low	1 byte	
SI1_BASE+0x29	Reserved	Must be cleared	1 byte	
SI1_BASE+0x2A	SICMDRL	SI1 command register low	1 byte	
SI1_BASE+0x2B	Reserved	Must be cleared	1 byte	
SI1_BASE+0x2C	SISTRL	SI1 status register low	1 byte	
SI1_BASE+0x2D	Reserved	Must be cleared	1 byte	
SI1_BASE+0x2E	SIRSR1_L	SI1 RAM shadow address register low	2 bytes	
SI1_BASE+ 0x30–0x40	Reserved	—	20 bytes	
SI1_BASE+0x44	SIENS1	SI1 extended diagnostic mode register	1 byte	
SI1_BASE+0x45	Reserved	—	1 byte	
SI1_BASE+0x46	SISPD1	SI1 speed mode register	1 byte	
SI1_BASE+0x47	SITXCEI1	SI1 Tx Clock Edge Invert register	1 byte	
SI1_BASE+0x48	SIMLA1	SI1 multiframe limits register for TDM A	4 bytes	
SI1_BASE+0x4C	SIMLB1	SI1 multiframe limits register for TDM B	4 bytes	
SI1_BASE+0x50	SIMLC1	SI1 multiframe limits register for TDM C	4 bytes	
SI1_BASE+0x54	SIMLD1	SI1 multiframe limits register for TDM D	4 bytes	
SI1_BASE+ 0x58–0x7F	Reserved	—		
SI Routing Tables				
0x0_1000– 0x0_13FF	SI1TxRAM	SI1 Tx routing table	1 Kbyte	
0x0_1400– 0x0_17FF	SI1RxRAM	SI1 Rx routing table	1 Kbyte	
0x0_1800– 0x0_1FFF	Reserved	—	2 Kbytes	

Table A-25. Detailed QUICC Engine Memory Map (continued)

Internal Address	Abbreviation	Name	Size	Comments
UCCx: x=1,3,5,7 UCC1_BASE=0x0_2000; UCC3_BASE=0x0_2200; UCC5_BASE=0x0_2400; UCC7_BASE=0x0_2600				
Slow Mode (UART, BISYNC, QMC)				
UCC*x*_BASE+ 0x0	GUMR_Lx	UCCx general mode register (low)	4 bytes	
UCC*x*_BASE+ 0x4	GUMR_Hx	UCCx general mode register (high)	4 bytes	
UCC*x*_BASE+ 0x8	UPSMRx	UCCx protocol-specific mode register	2 bytes	
UCC*x*_BASE+ 0xA	Reserved	—	2 bytes	
UCC*x*_BASE+ 0xC	UTODRx	UCCx transmit on demand register	2 bytes	
UCC*x*_BASE+ 0xE	UDSRx	UCCx data synchronization register	2 bytes	
UCC*x*_BASE+ 0x10	UCCEx	UCCx event register	2 bytes	
UCC*x*_BASE+ 0x12	Reserved	—	2 bytes	
UCC*x*_BASE+ 0x14	UCCMx	UCCx mask register	2 bytes	
UCC*x*_BASE+ 0x16	Reserved	—	2 byte	
UCC*x*_BASE+ 0x17	UCCSx	UCCx status register	1 byte	
UCC*x*_BASE+ 0x19 –0x1FF	Reserved	—		
Fast Mode (Ethernet, ATM, HDLC, Transparent)				
UCC*x*_BASE+ 0x0	GUMRx	UCCx general mode register	4 bytes	
UCC*x*_BASE+ 0x4	UPSMRx	UCCx protocol-specific mode register	4 bytes	
UCC*x*_BASE+ 0x8	UTODRx	UCCx transmit on demand register	2 bytes	
UCC*x*_BASE+ 0xA	Reserved	—	2 bytes	
UCC*x*_BASE+ 0xC	UDSRx	UCCx data synchronization register	2 bytes	

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Table A-25. Detailed QUICC Engine Memory Map (continued)

Internal Address	Abbreviation	Name	Size	Comments
UCC*x*_BASE+ 0xE	Reserved	—	2 bytes	
UCC*x*_BASE+ 0x10	UCCEx	UCCx event register	4 bytes	
UCC*x*_BASE+ 0x14	UCCMx	UCCx mask register	4 bytes	
UCC*x*_BASE+ 0x18	UCCSx	UCCx status register	1 byte	
UCC*x*_BASE+ 0x19–0x1F	Reserved	—	7 bytes	
UCC*x*_BASE+ 0*x*20	URFBx	UCC receive FIFO base	4 bytes	
UCC*x*_BASE+ 0*x*24	URFSx	UCC receive FIFO size	2 bytes	
UCC*x*_BASE+ 0*x*26	Reserved	—	2 bytes	
UCC*x*_BASE+ 0*x*28	URFETx	UCC receive FIFO emergency threshold	2 bytes	
UCC*x*_BASE+ 0*x*2A	URFSETx	UCC receive FIFO special emergency threshold	2 bytes	
UCC*x*_BASE+ 0*x*2C	UTFBx	UCC transmit FIFO base	4 bytes	
UCC*x*_BASE+ 0*x*30	UTFSx	UCC transmit FIFO size	2 bytes	
UCC*x*_BASE+ 0*x*32	Reserved	—	2 bytes	
UCC*x*_BASE+ 0x34	UTFETx	UCC transmit FIFO emergency threshold	2 bytes	
UCC*x*_BASE+ 0x36	Reserved	—	2 bytes	
UCC*x*_BASE+ 0x38	UTFTT	UCC transmit FIFO transmit threshold	2 bytes	
UCC*x*_BASE+ 0x3A	Reserved	—	2 bytes	
UCC*x*_BASE+ 0x3C	UTPTx	UCC transmit polling timer	2 bytes	
UCC*x*_BASE+ 0x3E	Reserved	—	2 bytes	
UCC*x*_BASE+ 0x40	URTRYx	UCC retry counter register	4 bytes	

Table A-25. Detailed QUICC Engine Memory Map (continued)

Internal Address	Abbreviation	Name	Size	Comments
UCC*x*_BASE+ 0x44–x8F	Reserved	—	76 bytes	
UCC*x*_BASE+ 0x90	GUEMRx	UCC general extended mode register	1 byte	
UCC*x*_BASE+ 0x91–0xFF	Reserved	—	111 bytes	
Ethernet General Configuration				
UCC*x*_BASE+ 0x100	MACCFG1	Mac configuration register #1	4 bytes	
UCC*x*_BASE+ 0x104	MACCFG2	Mac configuration register #2	4 bytes	
UCC*x*_BASE+ 0x108	IPGIFG	Interframe gap register	4 bytes	
UCC*x*_BASE+ 0x10C	HAFDUP	Half-duplex register	4 bytes	
UCC*x*_BASE+ 0x110	Reserved	—	12 bytes	
UCC*x*_BASE+ 0x120	MIIMCFG	MII mgmt configuration register	4 bytes	
UCC*x*_BASE+ 0x124	MIIMCOM	MII mgmt command register	4 bytes	
UCC*x*_BASE+ 0x128	MIIMADD	MII mgmt address register	4 bytes	
UCC*x*_BASE+ 0x12C	MIIMCON	MII mgmt control register	4 bytes	
UCC*x*_BASE+ 0x130	MIIMSTAT	MII mgmt status register	4 bytes	Read only
UCC*x*_BASE+ 0x134	MIIMIND	MII mgmt indication register	4 bytes	Read only
UCC*x*_BASE+ 0x138	IFCTL	Interface control register	4 bytes	
UCC*x*_BASE+ 0x13C	IFSTAT	Interface status register	4 bytes	Read only
UCC*x*_BASE+ 0x140	MACSTNADDR1	Station address part 1 register	4 bytes	
UCC*x*_BASE+ 0x144	MACSTNADDR2	Station address part 2 register	4 bytes	
UCC*x*_BASE+ 0x148	Reserved	—	8 bytes	

Table A-25. Detailed QUICC Engine Memory Map (continued)

Internal Address	Abbreviation	Name	Size	Comments
UCC*x*_BASE+ 0x150	UEMPR	UCC Ethernet MAC parameter register	4 bytes	
UCC*x*_BASE+ 0x154	Reserved	—	4 bytes	
UCC*x*_BASE+ 0x158	UESCR	UCC Ethernet statistics control register	2 bytes	
UCC*x*_BASE+ 0x15A–0x17F	Reserved	—		
Ethernet Statistics Counters				
UCC*x*_BASE+ 0x1C4	RxDiscOV	Overrun condition in Rx FIFO counter	2 bytes	
UCC*x*_BASE+ 0x1C8–0x1FF	Reserved	—	56 bytes	
UTOPIA Controller: UPC1_BASE=0x0_2E00				
UPC*n*_BASE+ 0x00	UPGCR	UTOPIA general configuration register	2 bytes	
UPC*n*_BASE+ +0x04	UPLPA	UTOPIA last PHY address	2 bytes	
UPC*n*_BASE+ +0x08	UPHEC	ATM HEC register	2 bytes	
UPC*n*_BASE+ +0x0C	UPUC	UTOPIA UCC configuration	4 bytes	
UPC*n*_BASE+ +0x10	UPDC1	UTOPIA device 1 configuration	4 bytes	
UPC*n*_BASE+ +0x14	Reserved	—	12 bytes	
UPC*n*_BASE+ +0x20	UPSTPA	UTOPIA STPA threshold	8 bytes	
UPC*n*_BASE+ +0x28	Reserved	—	4 bytes	
UPC*n*_BASE+ +0x30	UPDRS1_H	UTOPIA device 1 rate select	4 bytes	
UPC*n*_BASE+ +0x34	UPDRS1_L	UTOPIA device 1 rate select	4 bytes	
UPC*n*_BASE+ +0x38	Reserved	—	24 bytes	
UPC*n*_BASE+ +0x50	UPDRP1	UTOPIA device 1 receive priority low	4 bytes	
UPC*n*_BASE+ +0x54	Reserved	—	12 bytes	

Table A-25. Detailed QUICC Engine Memory Map (continued)

Internal Address	Abbreviation	Name	Size	Comments
UPC*n*_BASE+ +0x60	UPDE1	UTOPIA device 1 event	4 bytes	
UPC*n*_BASE+ +0x64	Reserved	—	12 bytes	
UPC*n*_BASE+ +0x70	UPRP1	UTOPIA device 1 internal rate config	2 bytes	
UPC*n*_BASE+ +0x72	Reserved	—	8 bytes	
UPC*n*_BASE+ +0x80	UPTIRR1_0	Device 1 transmit internal rate 0	2 bytes	
UPC*n*_BASE+ +0x82	UPTIRR1_1	Device 1 transmit internal rate 1	2 bytes	
UPC*n*_BASE+ +0x84	UPTIRR1_2	Device 1 transmit internal rate 2	2 bytes	
UPC*n*_BASE+ +0x86	UPTIRR1_3	Device 1 transmit internal rate 3	2 bytes	
UPC*n*_BASE+ +0x88	Reserved	—	24 bytes	
UPC*n*_BASE+ +0xA0	UPER1	Device 1 port enable register	4 bytes	
UPC*n*_BASE+ +0xA4	Reserved	—	12 bytes	
UPC*n*_BASE+ 0x0B0–0x1FF	Reserved	—	352 bytes	
0x0_2800–0x0_2DFF, 0x0_3800–0x0_3DFF	Reserved	—	3 Kbytes	
SDMA–General				
0x0_4000	SDSR	Serial DMA status register	4 bytes	
0x0_4004	SDMR	Serial DMA mode register	4 bytes	
0x0_4008	SDTR1	SDMA system bus threshold register	4 bytes	
0x0_400C	Reserved	—	4 bytes	
0x0_4010	SDHY1	SDMA system bus hysteresis register	4 bytes	
0x0_4014	Reserved	—	4 bytes	
0x0_4018	SDTA1	SDMA system bus address register	4 bytes	
0x0_401C	Reserved	—	4 bytes	
0x0_4020	SDTM1	SDMA system bus MSNUM register	4 bytes	

Freescale Confidential Proprietary
Preliminary—Subject to Change Without Notice

Table A-25. Detailed QUICC Engine Memory Map (continued)

Internal Address	Abbreviation	Name	Size	Comments
0x0_4024	Reserved	—	4 bytes	
0x0_4028– 0x0_4037	Reserved	—	16 bytes	
0x0_4038	SDAQR	SDMA address bus qualify register	4 bytes	
0x0_403C	SDAQMR	SDMA address bus qualify mask register	4 bytes	
0x0_4044	SDEBCR	SDMA CAM entries base register	4 bytes	
0x0_4048– 0x_0407F	Reserved	—	56 bytes	
0x0_4080– 0x_42FF	Reserved	—	72 bytes	
0x0_4300– 0x0_43FF	Reserved	—	256 bytes	
0x0_4400– 0x0_44FF	Reserved	—	256 bytes	
0x0_4600– 0x0_47FF	Reserved	—	640 bytes	
IEEE 1588				
IEEE 1588 Timer Mode Registers				
0x0_4800	TMR_CTRL	Timer Control Register	4 bytes	
0x0_4804	TMR_TEVENT	Timer Event Register	4 bytes	
0x0_4808	TMR_TEMASK	Timer Event Mask Register	4 bytes	
0x0_480C	TMR_CNT_L	Timer Counter Register	4 bytes	
0x0_4810	TMR_CNT_H	Timer Counter Register	4 bytes	
0x0_4814	TMR_ADD	Timer Addend Register	4 bytes	
0x0_4818	TMR_ACC	Timer Accumulator Register	4 bytes	
0x0_481C	TMR_PRSC	Timer Prescale Register	4 bytes	
0x0_4820	TMROFF_L	Timer Offset Register L	4 bytes	
0x0_4824	TMROFF_H	Timer Offset Register H	4 bytes	
0x0_4828	TMR_ALARM1_L	Alarm Time Register 1 L	4 bytes	
0x0_482C	TMR_ALARM1_H	Alarm Time Register 1 H	4 bytes	
0x0_4830	TMR_ALARM2_L	Alarm Time Register 2 L	4 bytes	
0x0_4834	TMR_ALARM2_H	Alarm Time Register 2 H	4 bytes	
0x0_4838	TMR_FIPER1	Timer Fixed Interval Period Register 1	4 bytes	
0x0_483C	TMR_FIPER2	Timer Fixed Interval Period Register 2	4 bytes	
0x0_4840	TMR_FIPER3	Timer Fixed Interval Period Register 3	4 bytes	

Table A-25. Detailed QUICC Engine Memory Map (continued)

Internal Address	Abbreviation	Name	Size	Comments
0x0_4844	TMR_ETTS1_L	External Trigger Timestamp Register 1 L	4 bytes	
0x0_4848	TMR_ETTS1_H	External Trigger Timestamp Register 1 H	4 bytes	
0x0_484C	TMR_ETTS2_L	External Trigger Timestamp Register 2 L	4 bytes	
0x0_4850	TMR_ETTS2_H	External Trigger Timestamp Register 2 H	4 bytes	
IEEE 1588 Time Stamp Unit 1 Mode Registers				
0x0_4880	PTP1_TSPDR1	Timestamp Unit Parsing Definition Register 1	4 bytes	
0x0_4884	PTP1_TSPDR2	Timestamp Unit Parsing Definition Register 2	4 bytes	
0x0_4888	PTP1_TSPDR3	Timestamp Unit Parsing Definition Register 3	4 bytes	
0x0_488C	PTP1_TSPDR4	Timestamp Unit Parsing Definition Register 4	4 bytes	
0x0_4890	PTP1_TSPOV	Timestamp Unit Parsing Offset Values	4 bytes	
0x0_4894	PTP1_TSMR	Timestamp Unit Mode Register	4 bytes	
0x0_4898	PTP1_TMR_ PEVENT	Timer PTP Event Register	4 bytes	
0x0_489C	PTP1_TMR_ PEMASK	Timer PTP Mask Event Register	4 bytes	
0x0_48A0	PTP1_TMR_UC1_ RXTS_H	Timestamp Unit UCC 1 Receiver High	4 bytes	
0x0_48A4	PTP1_TMR_UC3_ RXTS_H	Timestamp Unit UCC 3 Receiver High	4 bytes	
0x0_48A8	PTP1_TMR_UC5_ RXTS_H	Timestamp Unit UCC 5 Receiver High	4 bytes	
0x0_48AC	PTP1_TMR_UC7_ RXTS_H	Timestamp Unit UCC 7 Receiver High	4 bytes	
0x0_48B0	PTP1_TMR_UC1_ RXTS_L	Timestamp Unit UCC 1 Receiver Low	4 bytes	
0x0_48B4	PTP1_TMR_UC3_ RXTS_L	Timestamp Unit UCC 3 Receiver Low	4 bytes	
0x0_48B8	PTP1_TMR_UC5_ RXTS_L	Timestamp Unit UCC 5 Receiver Low	4 bytes	
0x0_48BC	PTP1_TMR_UC7_ RXTS_L	Timestamp Unit UCC 7 Receiver Low	4 bytes	
0x0_48C0	PTP1_TMR_UC1_ TXTS_H	Timestamp Unit UCC 1 Transmitter HIgh	4 bytes	
0x0_48C4	PTP1_TMR_UC3_ TXTS_H	Timestamp Unit UCC 3 Transmitter High	4 bytes	
0x0_48C8	PTP1_TMR_UC5_ TXTS_H	Timestamp Unit UCC 5 Transmitter High	4 bytes	

Table A-25. Detailed QUICC Engine Memory Map (continued)

Internal Address	Abbreviation	Name	Size	Comments
0x0_48CC	PTP1_TMR_UC7_TXTS_H	Timestamp Unit UCC 7 Transmitter High	4 bytes	
0x0_48D0	PTP1_TMR_UC1_TXTS_L	Timestamp Unit UCC 1 Transmitter Low	4 bytes	
0x0_48D4	PTP1_TMR_UC3_TXTS_L	Timestamp Unit UCC 3 Transmitter Low	4 bytes	
0x0_48D8	PTP1_TMR_UC5_TXTS_L	Timestamp Unit UCC 5 Transmitter Low	4 bytes	
0x0_48DC	PTP1_TMR_UC7_TXTS_L	Timestamp Unit UCC 7 Transmitter Low	4 bytes	
IEEE 1588 Time Stamp Unit 1 Mode Registers				
0x0_4900	PTP2_TSPDR1	Timestamp Unit Parsing Definition Register 1	4 bytes	
0x0_4904	PTP2_TSPDR2	Timestamp Unit Parsing Definition Register 2	4 bytes	
0x0_4908	PTP2_TSPDR3	Timestamp Unit Parsing Definition Register 3	4 bytes	
0x0_490C	PTP2_TSPDR4	Timestamp Unit Parsing Definition Register 4	4 bytes	
0x0_4910	PTP2_TSPOV	Timestamp Unit Parsing Offset Values	4 bytes	
0x0_4914	PTP2_TSMR	Timestamp Unit Mode Register	4 bytes	
0x0_4918	PTP2_TMR_PEVENT	Timer PTP Event Register	4 bytes	
0x0_491C	PTP2_TMR_PEMASK	Timer PTP Mask Event Register	4 bytes	
0x0_4920	TMR_UC2_RXTS_H	Timestamp Unit UCC 2 Receiver High	4 bytes	
0x0_4924	TMR_UC4_RXTS_H	Timestamp Unit UCC 4 Receiver High	4 bytes	
0x0_4928	TMR_UC6_RXTS_H	Timestamp Unit UCC 6 Receiver High	4 bytes	
0x0_492C	TMR_UC8_RXTS_H	Timestamp Unit UCC 8 Receiver High	4 bytes	
0x0_4930	TMR_UC2_RXTS_L	Timestamp Unit UCC 2 Receiver Low	4 bytes	
0x0_4934	TMR_UC4_RXTS_L	Timestamp Unit UCC 4 Receiver Low	4 bytes	
0x0_4938	TMR_UC6_RXTS_L	Timestamp Unit UCC 6 Receiver Low	4 bytes	
0x0_493C	TMR_UC8_RXTS_L	Timestamp Unit UCC 8 Receiver Low	4 bytes	
0x0_4940	TMR_UC2_TXTS_H	Timestamp Unit UCC 2 Transmitter HIgh	4 bytes	

Table A-25. Detailed QUICC Engine Memory Map (continued)

Internal Address	Abbreviation	Name	Size	Comments
0x0_4944	TMR_UC4_ TXTS_H	Timestamp Unit UCC 4 Transmitter High	4 bytes	
0x0_4948	TMR_UC6_ TXTS_H	Timestamp Unit UCC 6 Transmitter High	4 bytes	
0x0_494C	TMR_UC8_ TXTS_H	Timestamp Unit UCC 8 Transmitter High	4 bytes	
0x0_4950	TMR_UC2_ TXTS_L	Timestamp Unit UCC 2 Transmitter Low	4 bytes	
0x0_4954	TMR_UC4_ TXTS_L	Timestamp Unit UCC 4 Transmitter Low	4 bytes	
0x0_4958	TMR_UC6_ TXTS_L	Timestamp Unit UCC 6 Transmitter Low	4 bytes	
0x0_495C	TMR_UC8_ TXTS_L	Timestamp Unit UCC 8 Transmitter Low	4 bytes	
0x0_4960– 0x0_4FFF	Reserved	—	1696 bytes	
0x0_5000– 0x0_7FFF	Reserved	—	12 Kbytes	
RAM Space				
0x0_8000– 0x0_FFFF	Reserved	—	32 Kbytes	
MultiUser (MURAM)				
0x1_0000– 0x1_5FFF	MURAM	Multi-user RAM	24 Kbytes	
0x1_6000– 0x3_FFFF	Reserved	—	168 Kbytes	
On All Devices				
0x4_0000– 0xF_FFFF	Reserved	—	768 Kbytes	

Appendix B
P1012—A Single Core Version

The P1021 is also available in a single core version known as the P1012 and shown in Figure B-1.

Figure B-1. P1012 Block Diagram

Appendix C
Revision History

This appendix provides a list of the major differences between revisions of the *P1021 QorIQ Integrated Host Processor Family Reference Manual*. This is the initial version of the manual so there currently are no differences.