MODULE 2: COMBINATIONAL CIRCUITS

	COMBINATIONAL CIRCUITS							
SL. NO.	CATEGORY	CIRCUITS						
1.	LOGIC GATES							
2.	CODE CONVERSION							
3.	ADDER							
4.	SUBTRACTOR							
5.	MULTIPLIER							
6.	COMPARATOR							
7.	DECODER							
8.	ENCODER							
9.	MULTIPLEXER							
10.	DEMULTIPLEXER							

CATEGORY-1: LOGIC GATES

PROBLEM 1.1: AND Gate

```
STRUCTURAL MODEL:
                                DATA FLOW MODEL:
                                                                BEHAVIORAL MODEL:
module ANDGATE (x, y, z);
                                module ANDGATE (x, y, z);
                                                               module ANDGATE (x, y, z);
                                      input x,cy;
                                                                      input x, y;
      input x, y;
      output z;
                                      output wire z;
                                                                      output reg z;
      and G1(z, x, y);
                                      assign z = x \& y;
                                                                      always @(x, y)
                                endmodule
endmodule
                                                                            z=x & y;
                                                                endmodule
```

PROBLEM 1.2: OR Gate

```
STRUCTURAL MODEL:
                                 DATA FLOW MODEL:
                                                                  BEHAVIORAL MODEL:
module ORGATE (x, y, z);
                                 module ORGATE (x, y, z);
                                                                  module ORGATE (x, y, z);
      input x, y;
                                       input x, y;
                                                                        input x, y;
                                       output wire z;
                                                                        output reg z;
      output z;
      or G1(z, x, y);
                                       assign z = x \mid y;
                                                                        always @(x, y)
endmodule
                                 endmodule
                                                                               z=x \mid y;
                                                                  endmodule
```

PROBLEM 1.3: NOT Gate

```
STRUCTURAL MODEL:
                                DATA FLOW MODEL:
                                                                BEHAVIORAL MODEL:
module NOTGATE (x, z);
                                module NOTGATE (x, z);
                                                                module NOTGATE (x, z);
                                                                       input x, y;
      input x:
                                      input x, y;
      output z;
                                      output wire z;
                                                                       output reg z;
      not G1(z, x);
                                      assign z = \sim x;
                                                                       always @(x, y)
endmodule
                                endmodule
                                                                             z = \sim x;
                                                                endmodule
```

PROBLEM 1.4: NAND Gate

```
STRUCTURAL MODEL:
                                DATA FLOW MODEL:
                                                                 BEHAVIORAL MODEL:
module NANDGATE (x, y, z);
                                module NANDGATE (x, y, z);
                                                                 module NANDGATE (x, y, z);
      input x, y;
                                       input x, y;
                                                                       input x, y;
      output z;
                                       output wire z;
                                                                       output reg z;
      nand G1(z, x, y);
                                       assign z = \langle (x \& y);
                                                                       always @(x, y)
endmodule
                                endmodule
                                                                              z = (x \& y);
                                                                 endmodule
```

PROBLEM 1.5: NOR Gate

```
STRUCTURAL MODEL:
                                 DATA FLOW MODEL:
                                                                   BEHAVIORAL MODEL:
                                                                   module ORGATE (x, y, z);
module NORGATE (x, y, z);
                                 module NORGATE (x, y, z);
                                                                          input x, y;
      input x, y;
                                        input x, y;
                                                                          output reg z;
      output z;
                                        output wire z;
      nor G1(z, x, y);
                                        assign z = \sim(x \mid y);
                                                                          always @(x, y)
endmodule
                                 endmodule
                                                                                 z = \sim (x \mid y);
                                                                   endmodule
```


PROBLEM 1.6: XOR Gate

```
STRUCTURAL MODEL:
                                 DATA FLOW MODEL:
                                                                  BEHAVIORAL MODEL:
module XORGATE (x, y, z);
                                                                  module XORGATE (x, y, z);
                                 module XORGATE (x, y, z);
      input x, y;
                                       input x, y;
                                                                        input x, y;
                                                                        output reg z;
                                       output wire z;
      output z;
                                       assign z = (x \wedge y);
      xor G1(z, x, y);
                                                                        always @(x, y)
                                 endmodule
endmodule
                                                                               z = (x \wedge y);
                                                                  endmodule
```


PROBLEM 1.7: X-NOR Gate

```
STRUCTURAL MODEL:
                                 DATA FLOW MODEL:
                                                                   BEHAVIORAL MODEL:
module XNORGATE (x, y, z);
                                 module XNORGATE (x, y, z);
                                                                   module XNORGATE (x, y, z);
                                        input x, y;
                                                                         input x, y;
      input x, y;
      output z;
                                        output wire z;
                                                                         output reg z;
                                                                         always @(x, y)
      xnor G1(z, x, y);
                                        assign z = \sim (x \wedge y);
                                 endmodule
endmodule
                                                                                z = \sim (x \wedge y);
                                                                   endmodule
```

PROBLEM 1.8



CATEGORY-2: CODE CONVERSION



WEIGHTED CODE: Each position of number represents specific weight.

Example: Binary, 8421, 2421

NON-WEIGHTED CODE: No positional weight.

Example: Excess-3, Gray

REFLECTIVE CODE: Self-Complementing Code (Code of 9 = *Complement* of Code of 0; 8 = 1 and so on).

Example: Excess-3, 2421

REFLECTIVE CODE: Each succeeding code is 1 binary number greater than preceding code.

Example: Excess-3, 8421

ALPHANUMERIC CODE: Example: ASCII Code

ERROR DETECTING & CORRECTING CODE: Example: Hamming Code

Binary Coded Decimal (BCD)

In this code, a 4-bit binary number represents each decimal digit.

	· en emary name or rep			
DECIMAL			Decimal (BCD)	
DECTIVITE	X3(8)	X2(4)	X1(2)	X0 (1)
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1
10	X	X	X	X
11	X	X	X	X
12	X	X	X	X
13	X	X	X	X
14	X	X	X	X
15	X	X	X	X

2421 CODE

DECIMAL		SE	ΤΙ		SET II			
DIGIT	2	4	2	1	2	4	2	1
O	0	0	0	0	0	0	0	0
1	0	0	0	1	0	0	0	1
2	0	0	1	0	0	0	1	0
3	0	0	1	1	0	0	1	1
4	0	1	0	0	0	1	0	0
5	0	1	0	1	1	0	1	1
6	0	1	1	0	1	1	0	0
7	0	1	1	1	1	1	0	1
8	1	1	1	0	1	1	1	0
9	1	1	1	1	1	1	1	1
					SELF COMPLEMENTING			

OTHER BCD CODE: (MAKE the TABLE BY YOURSELF)

- 1) 7 4 2 1
- 2) **5 4 2 1**
- 3) **3 3 2 1**
- 4) $\mathbf{8}$ $\mathbf{4}$ $\mathbf{\overline{2}}$ $\mathbf{\overline{1}}$
- 5) **7 4 7 1**


BCD to Excess-3

DECIMAL		INPUT	(BCD)		OUTPUT (Excess-3)				
DECIMAL	\boldsymbol{A}	В	C	D	W	x	y	z	
0	0	0	0	0	0	0	1	1	
1	0	0	0	1	0	1	0	0	
2	0	0	1	0	0	1	0	1	
3	0	0	1	1	0	1	1	0	
4	0	1	0	0	0	1	1	1	
5	0	1	0	1	1	0	0	0	
6	0	1	1	0	1	0	0	1	
7	0	1	1	1	1	0	1	0	
8	1	0	0	0	1	0	1	1	
9	1	0	0	1	1	1	0	0	

BINARY to GRAY CODE

DECIMAL		INPUT (I	BINARY)		OUTPUT (GRAY CODE)			
DECIMAL	\boldsymbol{A}	В	C	D	w	x	y	\boldsymbol{z}
0	0	0	0	0	0	0	0	0
1	0	0	0	1	0	0	0	1
2	0	0	1	0	0	0	1	1
3	0	0	1	1	0	0	1	0
4	0	1	0	0	0	1	1	0
5	0	1	0	1	0	1	1	1
6	0	1	1	0	0	1	0	1
7	0	1	1	1	0	1	0	0
8	1	0	0	0	1	1	0	0
9	1	0	0	1	1	1	0	1
10	1	0	1	0	1	1	1	1
11	1	0	1	1	1	1	1	0
12	1	1	0	0	1	0	1	0
13	1	1	0	1	1	0	1	1
14	1	1	1	0	1	0	0	1
15	1	1	1	1	1	0	0	0

BINARY CODE	B _n	B _{n-1}	B _{n-2}	•••	•••	B ₂	B ₁	$\mathbf{B_0}$		
GRAY CODE	Gn	G _{n-1}	G _{n-2}	• • •	•••	G_2	G_1	G_0		
$G_n = B_n$										
	$G_{n-1} = B_{n-1} \oplus B_n$									
			$G_{n-2} = B_r$	n-2 \oplus Bn-3	3					
			•••	•••						
			$G_2 = B$	$_2 \oplus \mathbf{B}_3$						
	$G_1 = B_1 \oplus B_2$									
			$G_0 = B$	$_{0}\oplus B_{1}$						



EVEN PARITY : Transmitted signal contains <i>EVEN</i> number of 1s							
TYPE	ORIGINAL SIGNAL	PARITY BIT					
EVEN PARITY	Contains <i>EVEN</i> number of 1s	0					
EVEN PARITI	Contains <i>ODD</i> number of 1s	1					
ODD PARITY :	Transmitted signal contains <i>ODD</i> number of 1s						
TYPE	ORIGINAL SIGNAL	PARITY BIT					
ODD PARITY	Contains <i>EVEN</i> number of 1s	1					
ODD PARITY	Contains <i>ODD</i> number of 1s	0					

7-BIT HAMMING CODE

Hamming Code consists of two parts: i) **DATA** bits ii) **PARITY** bits

Position of *PARITY* bits in HAMMING CODE = 2^n ; where $n = \{0, 1, 2, 3 ...\}$

7	6	5	4	3	2	1
$\mathbf{D_4}$	$\mathbf{D_3}$	$\mathbf{D_2}$	$\mathbf{P_3}$	$\mathbf{D_1}$	$\mathbf{P_2}$	$\mathbf{P_1}$

BIT	TYPE	PARITY BIT	CONDITION
	EVEN Parity	$P_1 = 0$	When $\mathbf{D}_3\mathbf{D}_5\mathbf{D}_7$ contains $EVEN$ no. of 1s
D	EVEN Family	$P_1 = 1$	When $\mathbf{D}_3\mathbf{D}_5\mathbf{D}_7$ contains ODD no. of 1s
$\mathbf{P_1}$	ODD Parity	$P_1 = 1$	When $D_3D_5D_7$ contains <i>EVEN</i> no. of 1s
	ODD 1 anty	$P_1 = 0$	When $\mathbf{D}_3\mathbf{D}_5\mathbf{D}_7$ contains ODD no. of 1s
	EVEN Parity	$P_2 = 0$	When $D_3D_6D_7$ contains <i>EVEN</i> no. of 1s
D	EVEN Family	$P_2 = 1$	When $D_3D_6D_7$ contains <i>ODD</i> no. of 1s
$\mathbf{P_2}$	ODD Parity	$P_2 = 1$	When $D_3D_6D_7$ contains <i>EVEN</i> no. of 1s
	ODD Failty	$P_2 = 0$	When $D_3D_6D_7$ contains ODD no. of 1s
	EVEN Parity	$P_3 = 0$	When $D_5D_6D_7$ contains <i>EVEN</i> no. of 1s
D	EVEN Famy	$P_3 = 1$	When $D_5D_6D_7$ contains ODD no. of 1s
$\mathbf{P_3}$	ODD Parity	$P_3 = 1$	When $D_5D_6D_7$ contains <i>EVEN</i> no. of 1s
	ODD Parity	$P_3 = 0$	When $D_5D_6D_7$ contains ODD no. of 1s


ASCII CODE

0														
1	00	NUL	25	19	EM	51	33	3	77		M		67	g
	01	SOH	26	1A	SUB	52	34	4	78	4E	N	104	68	h
2	02	STX	27	1B	ESC	53	35	5	79	4F	0	105	69	i
3	03	ETX	28	1C	FS	54	36	6	80	50	P	106	6A	j
4	04	EOT	29	1D	GS	55	37	7	81	51	Q	107	6B	k
5	05	ENQ	30	1E	RS	56	38	8	82	52	R	108	6C	T
6	06	ACK	31	1F	US	57	39	9	83	53	S	109	6D	m
7	07	BEL	32	20	space	58		:	84	54	T	110	6E	n
8	08	BS	33	21	1	59	3B	:	85	55	U	111	6F	0
9	09	HT	34	22		60	3C	<	86	56	V	112	70	р
10		LF	35	23	#	61	3D	=	87	57	W	113	71	q
11	0B	VT	36	24	S	62	3E	>	88		X		72	r
12		FF	37	25	%	63	3F	?	89	59	Υ	115	73	s
13		CR	38	26	&	64	40	@	90		Z	116	74	t
14	0E	SO	39	27	1	65	41	Ā	91	5B	[117	75	u
15	0F	SI	40	28	(66	42	В	92		1	118	76	v
16	10	DLE	41	29)	67	43	c	93		ì	119	77	w
17	11	DC1	42	2A	*	68	44	D	94	5E	۸	120	78	x
18	12	DC2	43	2B	+	69	45	E	95	5F		121	79	у
19	13	DC3	44	2C		70	46	F	96	60	-	122	7A	-
20	14	DC4	45	2D	-	71	47	G	97	61	a	123	7B	{
21	15	NAK	46	2E		72	48	Н	98		b	124		ì
22		SYN	47	2F	/	73	49	ï	99	63	c	125	7D	}
23	17	ETB	48	30	0	74		j	100	64	d	126		~
24		CAN	49	31	1	75	4B	K	101	65	e	127	7F	DEL
			50	32	2	76		L			f			
					_			_		•••	•			
128	80		153	99		179	В3	3	205			23	1 E7	7 ç
129	81		154	9Α		180	B4	-	206	CE	Î	232	2 E8	3 è
		_	104		_									
130	82		155	9B		181	В5	μ	207		Ϊ	23		
130 131				9B				μ ¶		CF	_		3 E9	é
	82		155	9B		181	B5	-	207	CF	Đ	23	3 E9	e Aê
131	82 83		155 156	9B 9C 9D		181 182	B5 B6 B7	1	207 208	D0 D1	Đ Ñ	23 23 23	3 E9	e Aê Bë
131 132	82 83 84		155 156 157	9B 9C 9D	0 0	181 182 183	B5 B6 B7	1	207 208 209	D0	Đ Ñ Ò	23 23 23	B E9 4 EA 5 EE 6 EC	9 é A ê B ë C ì
131 132 133	82 83 84 85		155 156 157 158	9B 9C 9D 9E 9F	0 0 0	181 182 183 184	B5 B6 B7 B8 B9	1	207 208 209 210	D1 D2 D3	Đ Ñ Ò	23: 23: 23: 23: 23:	B E9 4 EA 5 EE 6 EC	e Aê Bë Cì
131 132 133 134 135	82 83 84 85 86 87		155 156 157 158 159 160	9B 9C 9D 9E 9F A0		181 182 183 184 185 186	B5 B6 B7 B8 B9	1 0	207 208 209 210 211 212	D1 D2 D3 D4	Đ Ñ Ò Ó	23: 23: 23: 23: 23: 23:	8 E9 4 E/ 5 E8 6 E0 7 E0 8 E8	9 é A ê B ë C ì C î
131 132 133 134 135	82 83 84 85 86 87 88		155 156 157 158 159	9B 9C 9D 9E 9F A0 A1	0 0 0	181 182 183 184 185 186 187	B5 B6 B7 B8 B9 BA	1 0	207 208 209 210 211	D1 D2 D3 D4 D5	Đ Ñ Ò Ó	23: 23: 23: 23: 23: 23: 23:	8 E9 4 E4 5 E8 6 E0 7 E1) é A ê B ë C ì C î E î
131 132 133 134 135 136	82 83 84 85 86 87 88 89		155 156 157 158 159 160 161	9B 9C 9D 9E 9F A0 A1 A2	0 0 0 0	181 182 183 184 185 186 187	B5 B6 B7 B8 B9 BA BB	1 0 20 1/4	207 208 209 210 211 212 213	D1 D2 D3 D4 D5 D6	Đ Ñ Ò Ó Ô Õ Ö	23: 23: 23: 23: 23: 23: 23: 24:	3 E9 4 EA 5 EE 6 E0 7 E0 8 EE	0 é A ê B ë C ì C î E î E î
131 132 133 134 135 136 137	82 83 84 85 86 87 88 89 8A		155 156 157 158 159 160 161 162	9B 9C 9D 9E 9F A0 A1 A2 A3		181 182 183 184 185 186 187	B5 B6 B7 B8 B9 BA BB BC BD	1 0 20 1/4	207 208 209 210 211 212 213 214	D1 D2 D3 D4 D5 D6	Đ Ñ Ô Ô Ô Ö Ö	23: 23: 23: 23: 23: 23: 24: 24: 24:	8 E9 4 E/ 5 EE 6 EC 7 EC 8 EE 9 EF	9 é A ê B ë C ì C î E î E î E ï D õ
131 132 133 134 135 136 137	82 83 84 85 86 87 88 89 8A 8B		155 156 157 158 159 160 161 162 163	9B 9C 9D 9E 9F A0 A1 A2 A3		181 182 183 184 185 186 187 188 189	B5 B6 B7 B8 B9 BA BB BC BD	1 0 20 1/4 1/2 3/4	207 208 209 210 211 212 213 214 215	D1 D2 D3 D4 D5 D6 D7 D8	Đ Ñ Ô Ô Ô Ö ×	23: 23: 23: 23: 23: 23: 24: 24: 24:	8 E9 4 E/ 5 E6 6 E0 7 E0 8 E6 9 EF 0 F0	6 é A ê B ë C i C i C i C i C i C i C i C i C i C i
131 132 133 134 135 136 137 138 139 140	82 83 84 85 86 87 88 89 8A 8B 8C		155 156 157 158 159 160 161 162 163 164 165	9B 9C 9D 9E 9F A0 A1 A2 A3 A4		181 182 183 184 185 186 187 188 189 190	B5 B6 B7 B8 B9 BA BB BC BD BE	1 0 3 1/4 1/2 3/4	207 208 209 210 211 212 213 214 215 216 217	D1 D2 D3 D4 D5 D6 D7 D8	Đ Ñ Ô Ô Ô Ö × Ø Ù	23: 23: 23: 23: 23: 23: 24: 24: 24: 24: 24:	8 E9 4 EA 5 E6 6 E0 7 E1 8 E8 9 EF 0 F0 1 F1 2 F2	9 é A ê B ë C ì D í E î E ï D ð I ñ D ò B ó
131 132 133 134 135 136 137 138 139 140 141	82 83 84 85 86 87 88 89 8A 8B 8C 8D		155 156 157 158 159 160 161 162 163 164 165 166	9B 9C 9D 9E 9F A0 A1 A2 A3 A4 A5		181 182 183 184 185 186 187 188 189 190 191	B5 B6 B7 B8 B9 BA BB BC BD BE BF C0	1 0 20 1/4 1/2 3/4 2 A	207 208 209 210 211 212 213 214 215 216 217	D1 D2 D3 D4 D5 D6 D7 D8	Đ Ñ Ô Ô Ô Ö × Ø Ù	23: 23: 23: 23: 23: 23: 24: 24: 24: 24: 24:	8 E9 4 E/6 5 E6 6 E6 7 E1 8 E8 9 EF 0 F0 1 F1 2 F2 3 F3 4 F4	e é A ê B ë C ì î î î î î î î î î î î î î î î î î î
131 132 133 134 135 136 137 138 139 140 141 142	82 83 84 85 86 87 88 89 8A 8B 8C 8D 8E		155 156 157 158 159 160 161 162 163 164 165 166 167	9B 9C 9D 9E 9F A0 A1 A2 A3 A4 A5 A6 A7		181 182 183 184 185 186 187 188 189 190 191 192 193	B5 B6 B7 B8 B9 BA BB BC BD BE BF C0 C1	1 0 3 1/4 1/2 3/4 2 À À	207 208 209 210 211 212 213 214 215 216 217 218 219	D1 D2 D3 D4 D5 D6 D7 D8 D9	Đ Ñ Ô Ô Ô Ö × Ø Û	23: 23: 23: 23: 23: 24: 24: 24: 24: 24: 24: 24:	8 E9 4 EA 5 EE 6 EG 7 EE 8 EE 9 EF 0 FG 11 F1 2 F2 3 F3 4 F4	6 é A ê B ë C i C i C i C i C i C i C i C i C i C i
131 132 133 134 135 136 137 138 139 140 141 142 143	82 83 84 85 86 87 88 89 8A 8B 8C 8D 8E 8F		155 156 157 158 159 160 161 162 163 164 165 166 167 168	9B 9C 9D 9E 9F A0 A1 A2 A3 A4 A5 A6 A7	i ¢ £ # ¥ ! \$	181 182 183 184 185 186 187 188 189 190 191 192 193 194	B5 B6 B7 B8 B9 BA BB BC BD BE BF C0 C1	1 0 20 1/4 1/2 3/4 2 À À À	207 208 209 210 211 212 213 214 215 216 217 218 219 220	D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB	Đ Ñ Ô Ô Ô Ö × Ø Ú Ú Ú Ü	23: 23: 23: 23: 23: 24: 24: 24: 24: 24: 24: 24: 24:	E95	6 é A ê B ë C î C î C î C î C î C î C î C î C î C î
131 132 133 134 135 136 137 138 139 140 141 142 143 144	82 83 84 85 86 87 88 89 8A 8B 8C 8D 8E 8F 90		155 156 157 158 159 160 161 162 163 164 165 166 167 168 169	9B 9C 9D 9E 9F A0 A1 A2 A3 A4 A5 A6 A7	i ¢ £ # ¥ ! § ©	181 182 183 184 185 186 187 188 189 190 191 192 193 194 195	B5 B6 B7 B8 B9 BA BB BC BD BE BF C0 C1 C2 C3	1 0 3 1/4 1/2 3/4	207 208 209 210 211 212 213 214 215 216 217 218 219 220 221	D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD	Đ Ñ Ô Ô Ô Ö × Ø Ù Ú Û Ú	23: 23: 23: 23: 23: 24: 24: 24: 24: 24: 24: 24: 24: 24: 24	E95	e é A ê B ë C î î î î î î î î î î î î î î î î î î
131 132 133 134 135 136 137 138 139 140 141 142 143 144 145	82 83 84 85 86 87 88 89 8A 8B 8C 8D 8E 8F 90 91		155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170	9B 9C 9D 9E 9F A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA		181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196	B5 B6 B7 B8 B9 BA BB BC BD BE BF C0 C1 C2 C3 C4	1 0 2 3 4 4 4 A A A A A A	207 208 209 210 211 212 213 214 215 216 217 218 219 220 221	D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE	Đ Ñ Ô Ô Ô Ö X W Û Û Û Û Û Û Û Û Û Û Û Û Û Û Û Û Û Û	23: 23: 23: 23: 23: 24: 24: 24: 24: 24: 24: 24: 24: 24: 24	E95	e é A ê B ë C ì î î î î î î î î î î î î î î î î î î
131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146	82 83 84 85 86 87 88 89 8A 8B 8C 8D 8E 8F 90 91		155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170	9B 9C 9D 9E 9F A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA		181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197	B5 B6 B7 B8 B9 BA BB BC BD BE BF C0 C1 C2 C3 C4 C5	1	207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223	D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF	Đ Ñ Ô Ô Ô Ö V Ú Ú Ú Ú Ý P B	23: 23: 23: 23: 23: 24: 24: 24: 24: 24: 24: 24: 24: 24: 24	E99 EFF F97 F77 F77 F77 F77 F77 F77 F77 F77 F	é A ê B ë C î î î î î î î î î î î î î î î î î î
131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147	82 83 84 85 86 87 88 89 8A 8B 8C 8D 8E 8F 90 91 92 93		155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171	9B 9C 9D 9E 9F A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA		181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198	B5 B6 B7 B8 B9 BA BB BC BD BE BF C0 C1 C2 C3 C4 C5 C6	1	207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224	D1 D2 D3 D4 D5 D6 D7 D8 D6 D7 D8 D6 D7 D6 D7 D6 D7 D6 D7 D6 D6 D7	Đ Ñ Ô Ô Ô Ö V Ú Ú Ú Ú Ý P B	23: 23: 23: 23: 23: 24: 24: 24: 24: 24: 24: 24: 24: 24: 24	E955 E956 E956 E956 E956 E956 E956 E956	6 é A ê B ë C î C î C î C î C î C î C î C î C î C î
131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148	82 83 84 85 86 87 88 89 8A 8B 8C 8D 8E 8F 90 91 92 93 94		155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173	9B 9C 9D 9E 9F A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD	i ¢ £ # ¥ ! § © a « ¬	181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197	B5 B6 B7 B8 B9 BA BB BC BD C1 C2 C3 C4 C5 C6 C7	1	207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225	DE D	Đ Ñ Ô Ô Ô Ö × Ø Ù Ú Û Ý P B å	23: 23: 23: 23: 23: 24: 24: 24: 24: 24: 24: 24: 24: 24: 24	E95	6 é A ê B ë C î C î E î D ñ D ñ D ô D ñ D ô D û D û D û D û D û D û D û D û D û D û
131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149	82 83 84 85 86 87 88 89 8A 8B 8C 8D 8E 8F 90 91 92 93 94 95		155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174	9B 9C 9D 9E 9F A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD		181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200	B5 B6 B7 B8 B9 BA BB BC BD BE BF C0 C1 C2 C3 C4 C5 C6 C7 C8	1	207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226	CF D00 D11 D2 D3 D44 D55 D66 D7 D8 D6 DD DE DF E0 E1 E2	Đ Ñ Ô Ô Ô Ô Ö V Ú Ú Ú Ý P B à á	23: 23: 23: 23: 23: 24: 24: 24: 24: 24: 24: 24: 24: 24: 24	83 E95 E65 E65 E65 E65 E65 E65 E65 E65 E65 E6	6 é A ê B ë C ì C î E î D ố I ñ D ô B ố I ô B ố I ô B ố I ô B ố I ô B ố I ô I ô I ô I ô I ô I ô I ô I ô I ô I ô
131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150	82 83 84 85 86 87 88 89 8A 8B 8C 8D 8E 8F 90 91 92 93 94 95 96		155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175	9B 9C 9D 9E 9F A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD		181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201	B5 B6 B7 B8 B9 BA BB BC C0 C1 C2 C3 C4 C5 C6 C7 C8 C9	1	207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227	CF D0 D1 D2 D3 D4 D5 D6 D7 D8 DD DE DF E0 E1 E2 E3	Đ Ñ Ô Ô Ô Ö × Ø Ù Ú Ú Ý Þ B å å å	23: 23: 23: 23: 23: 24: 24: 24: 24: 24: 24: 24: 24: 24: 25: 25: 25: 25:	83 E9 84 EAA4 EAA4 EAA44 E6 85 EEE E66 E66 E66 E66 E666 E666 E666 E6	6 é A ê B ë C î C î C î C î C î C ò B ó A ô C ö C ö C ö C ö C ö C ö C ö C ö C ö C ö
131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151	82 83 84 85 86 87 88 89 8A 8B 8C 8D 8E 8F 90 91 92 93 94 95 96 97		155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176	9B 9C 9D 9E 9F A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE B0	i	181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202	B5 B6 B7 B8 B9 BA BB BC C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA	1	207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228	CF D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD E1 E2 E3 E4	Đ Ñ Ô Ô Ô Ô Ô Ô Ô Ô Ô Ô Ô Ô Ô Ô Ô Ô Ô Ô	23: 23: 23: 23: 23: 24: 24: 24: 24: 24: 24: 24: 24: 24: 24	E95	6
131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150	82 83 84 85 86 87 88 89 8A 8B 8C 8D 8E 8F 90 91 92 93 94 95 96 97		155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175	9B 9C 9D 9E 9F A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD B1		181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203	B5 B6 B7 B8 B9 BA BB BC C0 C1 C2 C3 C4 C5 C6 C7 C8 C9	1	207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227	CF D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF E0 E1 E2 E3 E4 E5	Đ N Ô Ô Ô Ô Ô Ô Ô Ô Ô Ô Ô Ô Ô Ô Ô Ô Ô Ô	23: 23: 23: 23: 23: 24: 24: 24: 24: 24: 24: 24: 24: 24: 24	83 E9 84 EAA4 EAA4 EAA44 E6 85 EEE E66 E66 E66 E66 E666 E666 E666 E6	6 é A ê B ë C î C î C î C î C î C î C ò B ó A ô C ö C ö C ö C ö C ö C ö C ö C ö C ö C ö

CATEGORY-3: ADDER

PROBLEM 3.1: Half Adder (1 Bit)

Block Diagram:



Truth Table:

A	В	S	$\mathbf{C}_{\mathbf{y}}$
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

Boolean Equations:

 $S = A \wedge B$

 $C_y = A \cdot B$


Verilog Program:

module Half_Adder (A, B, Sum, Carry);
input A, B;
output Sum, Carry;
xor (Sum, A, B);
and (Carry, A, B);

endmodule

PROBLEM 3.2: Full Adder (1 bit)

Block Diagram:



Truth Table:

A	В	Cin	S	Cy
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

```
Boolean Equations:

S = A ^ B ^ C

Cy= (A ^ B) C + AB

Verilog Program:

module Full_Adder (A,B,Cin,S,Cy);

input A, B, C<sub>in</sub>;

output S, Cy;


assign S = (A ^ B) ^ C<sub>in</sub>;

assign Cy = (A & B) | (B & C<sub>in</sub>) | (C<sub>in</sub> & A);

endmodule
```

PROBLEM 3.3: Full Adder (1 bit) using Half Adder (1 bit)

Block Diagram:



Verilog Program:

```
module Full_Adder ( A,B,Cin,S,Cy);
input A, B, C<sub>in</sub>;
output S, Cy;
wire t1, t2, t3;
Half_Adder HA0 (A, B, t1, t2);
Half_Adder HA1 (t1, C<sub>in</sub>, S, t3);
or (Cy, t2, t3);
endmodule

module Half_Adder (A, B, Sum, Carry);
input A, B;
output Sum, Carry;
xor (Sum, A, B);
and (Carry, A, B);
endmodule
```

PROBLEM 3.4: Adder (Behavioral Design)

Verilog Program:

```
module Adder_4bit (S, Cout, A, B, Cin);
    input [3:0] A, B;
    input Cin;
    output [3:0] S;
    output Cout;
    assign {Cout, S} = A + B + Cin;
endmodule
```


PROBLEM 3.5: BCD ADDITION

CONDITION	CORRECT or NOT?	HOW TO CORRECT?
$SUM \le 9 \&$	ANSWER (Result of Binary Addition) is <i>CORRECT</i>	
Final Carry $= 0$	ANSWER (Result of Billary Addition) is CORRECT	
SUM ≤ 9 &	ANGWED (Desult of Dinamy Addition) is INCORDECT	ADD 6 (A260110)
Final Carry = 1	ANSWER (Result of Binary Addition) is <i>INCORRECT</i>	ADD 6 (4'b0110)
SUM > 9 &	ANSWED (Desult of Dinamy Addition) is INCORDECT	ADD 6 (A260110)
Final Carry = 0	ANSWER (Result of Binary Addition) is <i>INCORRECT</i>	ADD 6 (4'b0110)

(2)10	О	O	1	О	
(6)10	O	1	1	O	
SUM	1	O	О	O	$ \begin{array}{c} \text{SUM } (=8) < 9 \& \\ \text{Final Carry} = 0 \end{array} $

VERILOG PROGRAM:

Signed Integer: 2's Complement



Example:

//Binary to Decimal of Signed Integer

$$11010110 = -2^7 + 2^6 + 2^4 + 2^2 + 2^1 = -128 + 64 + 16 + 4 + 2 = -42$$

$$1101.0110 = -2^3 + 2^2 + 2^0 + 2^{-2} + 2^{-3} = -8 + 4 + 1 + 0.25 + 0.125 = -2.625$$


//Decimal to Binary of Signed Integer

42 = 00101010

$$-5 = \sim (00000101) + 1 = 11111010 + 1 = 11111011$$


//Bit Extension of Signed Integer

16-bit representation of *42*: 00000000 00101010 **16-bit** representation of *-5*: 11111111 11111011



PROBLEM 3.6: Ripple/Parallel Carry Adder


Block Diagram:




Verilog Program:

```
module Adder_4(Sum, Carry, A, B, Cin)
   input [3:0]A,B;
   input Cin;
   output [3:0]Sum;
   wire C1, C2, C3;
   output Carry;
   Full_AdderFA0(Sum [0], C1, A[0], B[0], Cin);
   Full_AdderFA1(Sum [1], C2, A[1], B[1], C1);
   Full_AdderFA2(Sum [2], C2, A[2], B[2], C2);
   Full_AdderFA3(Sum [3], Cout, A[3], B[3], C3);
endmodule
module Full_Adder (A,B,Cin,S,Cy);
   input A, B, Cin;
   output S, Cy;
   assign S = (A \land B) \land C_{in};
   assign Cy = (A \& B) | (B \& C_{in}) | (C_{in} \& A);
endmodule
```

PROBLEM 3.7: Universal Adder Subtractor (1 bit)





Block Diagram:



Verilog Program (MODULE)

```
\label{eq:module Univeral_Adder_Subtractor} \begin{subable} \textbf{module Univeral_Adder_Subtractor} (A, B, Ctrl, Cin, Sum, Carry); \\ \textbf{input} \ A, B, Cin, Ctrl; \\ \textbf{output} \ Sum, Carry; \\ \textbf{wire } t1; \\ \textbf{xor} \ (t1, B, Ctrl) \\ Full_Adder \ FA0 \ (A, t1, Cin, Sum, Carry); \\ \textbf{endmodule} \\ \\ \textbf{module Full_Adder} \ (A, B, Cin, S, Cy); \\ \textbf{input} \ A, B, C_{in}; \\ \textbf{output} \ S, Cy; \\ \textbf{assign} \ S \ = (A \land B) \land C_{in}; \\ \textbf{assign} \ S \ = (A \& B) \ | \ (B \& C_{in}) \ | \ (C_{in} \& A); \\ \textbf{endmodule} \\ \\ \endmodule \\ \\ \endbedom{} \
```





So, the Carry mainly occurs due to identify carry. If we can predict Carry ahead, it will save time.

A	В	C_{IN}	C _{OUT}	
0	0	0	0	↑ NO CARRY
0	0	1	0	NOCARRI
0	1	0	0	1
0	1	1	1	$C_{OUT} = (A \oplus B) \cdot C_{IN}$
1	0	0	0	Carry Propagate
1	0	1	1	
1	1	0	1	
1	1	1	1	Carry Generate

$$C_{OUT} = (A \oplus B) \cdot C_{IN} + (A \cdot B) = P \cdot C_{IN} + G$$

$$C_i = G + P_i \cdot C_{i-1}$$

Boolean Equations:

```
G_i = A_i \cdot B_i

P_i = A_i \oplus B_i


S_i = A_i \oplus B_i \oplus C_i = P_i \oplus C_i

C_{i+1} = G_i + P_i \cdot C_i
```

Verilog Program:

```
\label{eq:continuous} \begin{subarray}{ll} \begin
```

Block Diagram:



Verilog Program:

```
module carry_look_ahead_4bit(a,b, cin, sum,cout);
    input [3:0] a, b;
    input cin;
    output [3:0] sum;
    output cout;


wire [3:0] p,g,c;

assign p=a^b;//propagate
    assign g=a&b; //generate


//carry=gi + Pi.ci

assign c[0]=cin;
    assign c[1]= g[0]|(p[0]&c[0]);
    assign c[2]= g[1] | (p[1]&g[0]) | p[1]&p[0]&c[0];
    assign c[3]= g[2] | (p[2]&g[1]) | p[2]&p[1]&g[0] | p[2]&p[1]&p[0]&c[0];
    assign cout= g[3] | (p[3]&g[2]) | p[3]&p[2]&g[1] | p[3]&p[2]&p[1]&g[0] | p[3]&p[2]&p[1]&p[0]&c[0];
    assign sum=p^c;
```

endmodule




PROBLEM 3.9: Carry Bypass/Skip Adder



Verilog Program:


```
module Carry_Skip_4bit (A, B, Cin, Sum, Cout);
       input [3:0] A, B;
       input Cin;
       output [3:0] sum;
       output cout;
       wire [3:0] P;
       wire C0;
       wire BP;
       Ripple_Carry_4bit RCA (.A(A[3:0]), .B(B[3:0]), .Cin(Cin), .Sum(Sum[3:0]), .Cout(C0));
       Generate Propagate GP (A, B, P, BP);
       MUX2X1 M0 (.In0(C0), .In1(Cin), .Sel(BP), .Out(Cout));
endmodule
// Propagate Generation
module Generate Propagate (A, B, P, BP);
       input [3:0] A, B;
       output [3:0] P;
       output BP;
       assign P = A^B;
                                    //Get all propagate bits
       assign BP = \&P;
                                    // and p0p1p2p3 bits
endmodule
//4-bit Ripple Carry Adder
module Ripple_Carry_4bit (A, B, Cin, Sum, Cout);
       input [3:0] A, B;
       input Cin;
       wire C1, C2, C3;
       output [3:0] Sum;
       output Cout;
       Full_Adder FA0 (.A(A[0]), .B(B[0]), .Cin(Cin), .Sum(Sum[0]), .Cout(C1));
       Full_Adder FA1 (.A(A[1]), .B(B[1]), .Cin(C1), .Sum(Sum[1]), .Cout(C2));
       Full_Adder FA2 (.A(A[2]), .B(B[2]), .Cin(C2), .Sum(Sum[2]), .Cout(C3));
```

```
Full\_Adder\ FA3\ (.A(A[3]),\ .B(B[3]),\ .Cin(C3),\ .Sum(Sum[3]),\ .Cout(Cout));
endmodule
//1bit Full Adder
module Full_Adder ( A,B,Cin,S,Cout);
       input A, B, C<sub>in</sub>;
       output S, Cout;
       assign S = (A \land B) \land C_{in};
       assign Cout = (A \& B) | (B \& C_{in}) | (C_{in} \& A);
endmodule
//2X1 Mux
module MUX2X1(In0, In1, Sel, Out);
       input In0, In1;
       input Sel;
       output Out;
       assign Out = (Sel)?In1:In0;
endmodule
```



PROEBLEM 3.10: Carry Select Adder

Carry Select Adder basically consists of two parallel adders (e.g. Ripple Carry Adder) and a multiplexer. Here, for two given numbers we carry out addition twice: i) With Carry-in as 0 ii) With Carry-in as 1. Then when the correct *Carry-in* is known, the correct sum is selected by a multiplexer.




Verilog Program:

```
//4-bit Carry Select Adder
module Carry_Select_Adder_4bit (A, B, Cin, Sum, Cout);
       input [3:0] A, B;
       input Cin;
       output [3:0] Sum;
       output Cout;
       wire [3:0] S0,S1;
       wire C0,C1;
       Ripple_Carry_4bit RCA1 (.A(A), .B(B), .Cin(1'b0), .Sum(S0), .Cout(C0));
       Ripple_Carry_4bit RCA2 (.A(A), .B(B), .Cin(1'b1), .Sum(S1), .Cout(C1));
       MUX2X1 MS (.In0(S0), .In1(S1), .Sel(Cin), .Out(Sum); // Sum Select
       MUX2X1 MC (.In0(C0), .In1(C1), .Sel(Cin), .Out(Cout)); // Carry Select
endmodule
```

//2X1 MUX

```
module MUX2X1( in0,in1,sel,out);
       parameter width=2;
       input [width-1:0] in0,in1;
       input sel;
```

```
output [width-1:0] out;
       assign Out=(Sel)?In1:In0;
endmodule
//4-bit Ripple Carry Adder
module Ripple_Carry_4bit (A, B, Cin, Sum, Cout);
       input [3:0] A, B;
       input Cin;
       output [3:0] Sum;
       output Cout;
       wire C1, C2, C3;
       Full_Adder FA0( .A(A[0]), .B(B[0]), .Cin(Cin), .Sum(Sum[0]), .Cout(C1));
       Full_Adder FA1( .A(A[1]), .B(B[1]), .Cin(C1), .Sum(Sum[1]), .Cout(C2));
       Full_Adder FA2( .A(A[2]), .B(B[2]), .Cin(C2), .Sum(Sum[2]), .Cout(C3));
       Full_Adder FA3( .A(A[3]), .B(B[3]), .Cin(C3), .Sum(Sum[3]), .Cout(Cout));
endmodule
//1bit Full Adder
module Full_Adder ( A,B,Cin,S,Cout);
       input A, B, C<sub>in</sub>;
       output S, Cout;
       assign S = (A \land B) \land C_{in};
       assign Cout = (A \& B) | (B \& C_{in}) | (C_{in} \& A);
endmodule
```



PROEBLEM 3.11: CARRY SAVE ADDER


X		1	0	0	1	1
Y		1	1	О	О	1
Z		О	1	О	1	1
C	1	1	О	1	1	

X	1	0	0	1	1
Y	1	1	0	O	1
Z	О	1	О	1	1
S	О	О	О	О	1

X		1	0	0	1	1
Y		1	1	0	0	1
Z		О	1	О	1	1
S		О	O	О	0	1
C	1	1	О	1	1	
SUM	1	1	О	1	1	1

<u>STEP-1</u>: A set of FAs generates Carry and Sum bits in parallel.

STEP-2: The Sum and Carry vectors are added later with proper shifting.



<u>Verilog Program:</u>

```
module Carry_Save_Adder_4bit (A, B, C, Sum, Carry);
input [3:0] A, B, C;
output [3:0] Sum;
output Carry;

wire [3:0] S, CP;
wire [4:0] Operand1, Operand2;
```

```
 \begin{aligned} & \text{Full\_Adder FA0 (.A (A[0]), .B (B[0]), .Cin (C[0]), .S (S[0]), .Cout (CP[0]));} \\ & \text{Full\_Adder FA0 (.A (A[1]), .B (B[1]), .Cin (C[1]), .S (S[1]), .Cout (CP[1]));} \\ & \text{Full\_Adder FA0 (.A (A[2]), .B (B[2]), .Cin (C[2]), .S (S[2]), .Cout (CP[2]));} \\ & \text{Full\_Adder FA0 (.A (A[3]), .B (B[3]), .Cin (C[3]), .S (S[3]), .Cout (CP[3]));} \\ & \text{Operand1} = \{\text{CP , 1'b0}\}; \\ & \text{Operand2} = \{\text{1'b0 , S}\}; \\ & \{\text{Carry, Sum}\} = \text{Operand1 + Operand2}; \\ & \text{endmodule} \end{aligned} 
 \begin{aligned} & \text{\textit{module Full\_Adder (A,B,Cin,S,Cout);} \\ & \text{input A, B, C}_{in}; \\ & \text{output S, Cout;} \\ & \text{assign S} = (\text{A ^ B) ^ C}_{in}; \\ & \text{assign Cout} = (\text{A \& B}) | (\text{B \& C}_{in}) | (\text{C}_{in \& A}); \end{aligned}
```

endmodule

PROBLEM 3.11: 16-bit ADDER including status Flags (Sign, Zero, Carry, Parity, Overflow) *Block Diagram:*



Status Flags:

<u>Sign:</u> This status flag determines whether the sum is positive or negative. If the MSB of the result is 0, then the number is positive. Otherwise, the number is negative.

CONDITION	SIGN FLAG	Interpretation	Coding Techniques
MSB = 0	0	Number is Positive	
MSB = 1	1	Number is Negative	Just assign MSB to the Flag

Zero: This status flag determines whether the sum is zero or not. If the summation is zero, the status flag will be updated to 1.

CONDITION	ZERO FLAG	Interpretation	Coding Techniques
SUM of all bits $= 1$	0	Result (Summation) is Non-Zero	Perform NOR operation on
SUM of all bits $= 0$	1	Result (Summation) is Zero	Result and assign to the Flag

<u>Carry:</u> This status flag determines whether there is a carry out of the last stage.

CONDITION	CONDITION ZERO FLAG Interpretation		Coding Techniques
Carry = 1	1	Carry generated from MSB	Instaggiou commute the Elec
Carry = 0	0	Carry not generated from MSB	Just assign carry to the Flag

Parity: This status flag determines whether the number of 1's in the sum is even or odd. If there are even number of 1's / even number of 0's, then then the output of X-NOR gate is 1.

CONDITION	Parity FLAG	Coding Techniques
Number of 1's in Sum = EVEN	1	Perform XNOR operation on Result and assign to the
Number of 1's in Sum = ODD	0	Flag

Overflow: If X, Y represents sign of two numbers and Z represents sign of result then overflow is given by the following equation-


Overflow =
$$X_{N-1}Y_{N-1}\overline{Z_{N-1}} + \overline{X_{N-1}}\overline{Y_{N-1}}Z_{N-1}$$

Verilog Program:

```
\label{eq:module} \begin{tabular}{ll} \textbf{module} & ALU~(X, Y, Z, Sign, Zero, Carry, Parity, Overflow); \\ & \textbf{input}~[15:0]~X,~Y; \\ & \textbf{output}~[15:0]~Z; \\ & \textbf{output} & Sign, Zero, Carry, Parity, Overflow; \\ & \textbf{assign}~\{Carry, Z\} = X+Y; \\ & \textbf{assign}~Sign = Z[15]; \\ & \textbf{assign}~Zero = \sim \mid Z; \\ & \textbf{assign}~Parity = \sim \wedge Z; \\ & \textbf{assign}~Overflow = (X[15]~\&~Y[15]~\&~Z[15]) \mid (\sim X[15]~\&~Y[15]~\&~Z[15]); \\ & \textbf{endmodule} \\ \end{tabular}
```

PROBLEM 3.12: 8-bit Arithmetic Unit (Addition, Subtraction, Multiplication, Division)

Block Diagram:



The ALU works on 8-bit operands. It supports 4 instructions, which are selected by 2-bit opcode.

Serial No.	Opcode	Operation
1	00	Output = Operand1 + Operand2
2	01	Output = Operand1 - Operand2
3	10	Output = Operand1 * Operand2
4	11	Output = Operand1 / Operand2


Verilog Program:

```
module ALU (Output, Operand1, Operand2, Opcode);
input [1:0] Opcode;
input [7:0] Operand1, Operand2;
output reg [15:0] Output = 16'b0;
parameter ADD = 2'b00, SUB = 2'b01, MUL = 2'b10, DIV = 2'b11;
always @ (*)
case (OP)
    ADD : Output = Operand1 + Operand2;
    SUB : Output = Operand1 - Operand2;
    MUL : Output = Operand1 * Operand2;
    DIV : Output = Operand1 / Operand2;
endcase
endmodule
```

CATEGORY-4: SUBTRACTOR

PROBLEM 4.1: Half Subtractor (1 bit)

Block Diagram:



Truth Table:

A	В	D	$\mathbf{B_o}$
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

Boolean Equations:

$$D = A \wedge B;$$


 $Bo = (\sim A). B$

Verilog Program:

```
module Half_Substractor (A,B,D,Bo);
input A,B;
output D, Bo;
assign D = A ^ B;
assign Bo = (~A&B);
endmodule
```

PROBLEM 4.2: Full Subtractor (1 bit)

Block Diagram:



Truth Table:

A	В	Cin	D	\mathbf{B}_{0}
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

```
Boolean Equations:
D = A \wedge B \wedge C;
B_0 = (\sim A.B) + (\sim A.C) + B.C
Verilog Program:
module Full_Subtractor (A, B, C, D, B<sub>o</sub>);
       input A, B, C;
       output D, Bo;
       assign D = (A \land B \land C);
       assign Bout = ( (A \& B) | (A \& C) | (B \& C);
endmodule
PROBLEM 4.3: Subtractor (4 bit)
Verilog Program:
module Subtractor_4bit (A, B, Bin, Difference, Bout);
        input [3:0] A, B;
        input Bin;
        output [3:0] Difference;
        output Bout;
        assign {Bout, Difference} = A-B-Bin;
endmodule
```

CATEGORY-5: MULTIPLIER



Multiplying N-bit number by M-bit number gives (N+M)-bit result

SHIFT and ADD MULTIPLIER:

Let's create our algorithm for 4-bit multiplication:

```
\begin{array}{l} \underline{\textbf{INPUT}} \colon A, B \\ \underline{\textbf{OUTPUT}} \colon Result = A * B \\ \\ \textbf{\textit{Load}} \ A \ (A_3A_2A_1A_0) \\ \textbf{\textit{Load}} \ B \ (B_3B_2B_1B_0) \\ \textbf{\textit{while}} \ (i < 4) \\ \{ \\ \textbf{\textit{if}} \ (B_i == 1) \\ & \textbf{\textit{if}} \ (i == 0) \\ & Result = Result + A \\ & \textbf{\textit{else}} \\ & A = A << 1 \\ & Result = Result + A \\ & \textbf{\textit{else}} \ (B_i == 0) \\ & Result = Result \\ & i++ \\ \} \end{array}
```

Let's see how we can convert our understanding of algorithm into hardware:

ALGORITHM	EXPLANATION	HARDWARE
Load A	When we activate the device, we have to load A	PIPO
Load B	When we activate the device, we have to load A. However, our	PISO
	algorithm works depending on the single bit of B and which bit	
	will be selected is depending on the iteration number	
while (i < 4)	We have to count from 0 to 3	COUNTER
i++		
$if (B_i == 1)$	Depending on value of B_i 1 particular operation will be selected	MULTIPLEXER
else $(B_i == 0)$		
if (i == 0)	Depending on value of <i>i</i> 1 particular operation will be selected	MULTIPLEXER
else		
A = A << 1	Shifting A to 1-bit left	LEFT SHIFTER
Result = Result + A	Adding two numbers	ADDER

BOOTH (RADIX-4) MULTIPLIER:

Radix-4 (3-bit recoding) reduces number of partial products to be added by half. Here, 3 bits of multiplier B $(b_{2i+1}, b_{2i}, b_{2i-1})$ are examined and corresponding k_i is calculated. Here,

$$K_i = -2b_{2i+1} + b_{2i} + b_{2i-1}$$


B is always appended on the right with zero and n is always even (B is sign extended if needed).

$$Product = A . B = \sum_{i=0}^{i=(n/2)-1} 2^{2i} K_i A$$

$X_{i+1}(2^{-1})$	$X_{i}(2^{-0})$	$X_{i-1}(2^{-0})$	OP	NEG	ZERO	TWO
0	0	0	0	0	1	0
1	0	1	2	1	0	1
0	1	0	1	0	0	0
1	1	0	1	1	0	0
0	0	1	1	0	0	0
1	0	1	1	1	0	0
0	1	1	2	0	0	1
1	1	1	0	1	1	0

Example:

Multiplicand, X = 000011 = 3 Multiplier, Y = 011101 = 29 Appending "0" to the multiplier, we get-



DECODING	MEANING	OPERATION						S	HIF	TIN	G			
010	+1	X * (+1)	X	000011	0	0	0	0	0	0	0	0	1	1
110	-1	X * (-1)	- X	111101	1	1	1	1	1	1	0	1		
011	+2	X * (+2)	2X	000110	0	0	0	1	1	0				
$\mathbf{RESULT} = 1$			0	0	0	1	0	1	0	1	1	1		


Example: (Do Youself)

Multiplicand, X = 111101 = -3 Multiplier, Y = 011101 = 29

^{**} For the time being, I am skipping the VERILOG code of the multiplication circuit. However, we will resume once we will finish the concept of FSM^{**}

CATEGORY-6: COMPARATOR

PROBLEM 6.1: 8-BIT MAGNITUDE COMPARATOR




Condition	Status
Number1 > Number2	Greater = 1
Number1 < Number2	Smaller = 1
Number 1 == Number2	Equal = 1

CATEGORY-7: DECODER

A Decoder has n inputs and 2^n outputs. Out of all the outputs, only one output will be selected at a time. The usage of decoder are: 1) Selection of a word within a memory 2) Selection of one module connected to a bus when many modules are connected.

PROBLEM 7.1: 2 X 4 DECODER (DATA FLOW STYLE)



Verilog Program:


```
\label{eq:module 2X4DECODER (In, Out);} \begin{subarray}{ll} \textbf{input} & [1:0] & In; \\ \textbf{output} & wire & [3:0] & Out; \\ \textbf{assign} & Out[0] & = \sim & (In[0]) & \sim & (In[1]); \\ \textbf{assign} & Out[1] & = \sim & (In[0]) & \sim & (In[1]); \\ \textbf{assign} & Out[2] & = & (In[0]) & \sim & (In[1]); \\ \textbf{assign} & Out[3] & = & (In[0]) & (In[1]); \\ \textbf{endmodule} \end{subarray}
```

PROBLEM 7.2: 2 X 4 DECODER (BEHAVIORAL MODELING)

```
module 2X4DECODER (In, Out);
input [1:0] In;
output reg [3:0] Out;
always @ (In)
begin
case (In)

2'b00: begin Out = 4'b0001; end
2'b01: begin Out = 4'b0010; end
2'b10: begin Out = 4'b0100; end
2'b11: begin Out = 4'b1000; end
endcase
end
endmodule
```

PROBLEM 7.2: 2 X 4 DECODER with Enable (BEHAVIORAL MODELING)




PROBLEM 7.3: 2 X 4 DECODER (Non-Constant Index)

```
module 2X4DECODER (In, Out, Select);
    input In;
    input [0:1] Select;
    output wire [3:0] Out;
    assign Out[Select] = In;
endmodule
```

PROBLEM 7.4: 2 X 4 DECODER (Left Shift Operator)

```
module 2X4DECODER (In, Out);
input [1:0] In;
output wire [3:0] Out;
assign Out = 4'b0001 << In;
endmodule

module 2X4DECODER (In, Out);
input [1:0] In;
output reg [3:0] Out;
always @ (In)
begin
Out = 4'b0001 << In;
end
endmodule
```



PROBLEM 7.5: Design a 3 X 8 DECODER (DATA FLOW STYLE)

PROBLEM 7.6: Design a 3 X 8 DECODER (BEHAVIORAL STYLE)


PROBLEM 7.7: Design a 3 X 8 DECODER with Enable (BEHAVIORAL STYLE)

PROBLEM 7.8: 3 X 8 DECODER (Non-Constant Index)

PROBLEM 7.9: 3 X 8 DECODER (Left Shift Operator)


PROBLEM 7.10: Design a 4 X 16 DECODER using 3 X 8 DECODER

PROBLEM 7.11: Design a 3 X 8 DECODER with an invalid output signal.



```
module 3X8DECODER (In, Out);
      input [1:0] In;
       output reg [3:0] Out;
       always @ (In)
       begin
             invalid = 1'b0;
       case (In)
             3'b000: begin Out = 8'b00000001; end
             3'b001: begin Out = 8'b00000010; end
             3'b010: begin Out = 8'b00000100; end
             3'b011: begin Out = 8'b00001000; end
             3'b100: begin Out = 8'b00010000; end
             3'b101: begin Out = 8'b00100000; end
             3'b110: begin Out = 8'b01000000; end
             3'b111: begin Out = 8'b10000000; end
             default: begin
                           Out = 8'b00000000;
                           invalid = 1'b1;
                    end
       endcase
      end
endmodule
```

PROBLEM 7.12: Design a BCD to 7-Segment Decoder



A	В	C	D	a	b	c	d	e	f	g
0	0	0	0	1	1	1	1	1	1	0
0	0	0	1	0	1	1	0	0	0	0
0	0	1	0	1	1	0	1	1	0	1
0	0	1	1	1	1	1	1	0	0	1
0	1	0	0	0	1	1	0	0	1	1
0	1	0	1	1	0	1	1	0	1	1
0	1	1	0	1	0	1	1	1	1	1
0	1	1	1	1	1	1	0	0	0	0
1	0	0	0	1	1	1	1	1	1	1
1	0	0	1	1	1	1	1	0	1	1

```
module BCD_to_7SEG (BCD, SEG);
```

```
input [3:0] BCD;
output reg [6:0] SEG;
```

always@(BCD)

begin

case

0: SEG = 7'b1111110; 1: SEG = 7'b0110000; 2: SEG = 7'b1101101; 3: SEG = 7'b1111001; 4: SEG = 7'b0110011; 5: SEG = 7'b1011011; 6: SEG = 7'b1011111; 7: SEG = 7'b1110000; 8: SEG = 7'b1111011;

default: SEG = 7'b0000000;

endcase


end

endmodule

CATEGORY-8: ENCODER

An encoder has 2n input lines and n output lines. The output lines generate the binary code corresponding to each input value.

PROBLEM 8.1: 4 X 2 ENCODER (DATA FLOW STYLE)



Verilog Program:

```
\label{eq:module} \begin{split} \textbf{module} \ & 4X2ENCODER \ (In, Out); \\ & \textbf{input} \ [3:0] \ In; \\ & \textbf{output} \ wire \ [1:0] \ Out; \\ & \textbf{assign} \ Out[0] = In[1] \ | \ In[3]; \\ & \textbf{assign} \ Out[1] = In[2] \ | \ In[3]; \\ & \textbf{endmodule} \end{split}
```

PROBLEM 8.2: 4 X 2 ENCODER (BEHAVIORAL MODELING using case STATEMENT)

PROBLEM 8.3: 4 X 2 ENCODER (BEHAVIORAL MODELING using if else STATEMENT)

Verilog Program:

```
module 4X2ENCODER (In, Out);

input [3:0] In;

output reg [1:0] Out;

always @ (In)

begin

if (In == 4'b0001) begin Out = 2'b00; end

else if (In == 4'b0010) begin Out = 2'b01; end

else if (In == 4'b0100) begin Out = 2'b10; end


else if (In == 4'b1000) begin Out = 2'b11; end

else begin Out = 2'bX; end

end

end
```

PROBLEM 8.4: 4 X 2 ENCODER with Enable (BEHAVIORAL MODELING)



```
module 4X2ENCODER (D, Enable, Out);
      input [3:0] D;
       input Enable;
       output reg [1:0] Out;
       always @ (Enable, D)
       begin
             if (Enable == 0)
              begin
              case (D)
                    4'b0001: begin Out = 2'b00; end
                    4'b0010: begin Out = 2'b01; end
                    4'b0100: begin Out = 2'b10; end
                    4'b1000: begin Out = 2'b11; end
              endcase
              end
             else
                    Out = 2'b11;
      end
endmodule
```

PROBLEM 8.5: 4 X 2 PRIORITY ENCODER

D3	D2	D 1	D 0	A1	A0
0	0	0	1	0	0
0	0	1	X	0	1
0	1	X	X	1	0
1	X	X	X	1	1

Verilog Program:

```
module 4X2PENCODER (In, Out);

input [3:0] In;
output reg [1:0] Out;
always @ (In)
begin
casex (In)

4'b0001: begin Out = 2'b00; end
4'b001x: begin Out = 2'b01; end
4'b01xx: begin Out = 2'b10; end
4'b1xxx: begin Out = 2'b11; end
default: begin Out = 2'bZZ; end
endcase
end
endmodule
```

PROBLEM 8.6: 8 X 3 ENCODER (DATA FLOW STYLE)

PROBLEM 8.7: 8 X 3 ENCODER (BEHAVIORAL MODELING using case STATEMENT)

PROBLEM 8.8: 8 X 3 ENCODER (BEHAVIORAL MODELING using if else STATEMENT)


PROBLEM 8.9: 8 X 3 ENCODER with Enable (BEHAVIORAL MODELING)

PROBLEM 8.10: 8 X 3 PRIORITY ENCODER with Enable (BEHAVIORAL MODELING)

CATEGORY-9: MULTIPLEXER


A multiplexer device selects one of the several input signals and forwards the selected inputs to the output. Typical multiplexers follows 2:1, 4:1, 8:1, 16:1 structures. A multiplexer has 2n input lines, n select lines, and 1 output line.

PROBLEM 9.1: 2 X 1 MUX (GATE LEVEL MODELING)



Verilog Program:

PROBLEM 9.2: 2 X 1 MUX (DATA FLOW/CONTINUOUS MODELING)




Verilog Program:

```
\label{eq:module 2X1MUX (I, S, Y);} \begin{subarray}{l} input [1:0] I; \\ input S; \\ output Y; \\ assign Y = S ? I[1]: I[0]; \\ endmodule \\ \begin{subarray}{l} module 2X1MUX (I, S, Y); \\ input [1:0] I; \\ input S; \\ output Y; \\ assign Y = (\sim S \& I0)|(S\&I1) \\ endmodule \\ \end{subarray}
```

PROBLEM 9.3: 2 X 1 MUX (BEHAVIORAL MODELING)

```
\label{eq:module 2X1MUX} \begin{tabular}{ll} (I,S,Y); & input [1:0] I; & input S; & output reg Y; & always @ (I or S) & if (S == 1'b1) begin Y = I1; end & else begin Y = I0; end & endmodule & endm
```

PROBLEM 9.4: 4 X 1 MUX using 2 X 1 MUX



Verilog Program:

```
\label{eq:module 2X1MUX (I, S, Y);} \begin{subarray}{c} input [1:0] I; \\ input S; \\ output Y; \\ assign Y = I[S]; \\ endmodule \\ module 4X1MUX (I, S, OUT); \\ input [3:0] I; \\ input [1:0] S; \\ output OUT; \\ \begin{subarray}{c} 2X1MUX M1 (I[1:0], S[1], T1); \\ 2X1MUX M1 (I[1:0], S[1], T2); \\ 2X1MUX M1 (T1, T0, S[0], OUT); \\ \end{subarray}
```


endmodule

PROBLEM 9.5: 4 X 1 MUX (STRUCTURAL and DATA FLOW and BEHAVIORAL)

PROBLEM 9.6: 8 X 1 MUX (DATA FLOW and BEHAVIORAL)

```
module MUX8X1 (In, Sel, Out);
     input [7:0] In;
     input [2:0] Sel;
     output reg Out;
     always@(*)
             begin
                    case (Sel)
                           3'b000: Out = In[0];
                           3'b001: Out = In[1];
                           3'b010: Out = In[2];
                           3'b011: Out = In[3];
                           3'b100: Out = In[4];
                           3'b101: Out = In[5];
                           3'b110: Out = In[6];
                           3'b111: Out = In[7];
                           default: Out = 1'bx;
                    endcase
             end
endmodule
PROBLEM 9.7: 16 X 1 MUX (DATA FLOW)
PROBLEM 9.8: 16 X 1 MUX (BEHAVIORAL)
Verilog Program:
module MUX16X1 (In, Sel, Out);
     input [15:0] In;
     input [3:0] Sel;
     output Out;
     assign Out = In [Sel];
endmodule
```

PROBLEM 9.9: 16 X 1 MUX using 4X1 MUX



<u>Verilog Program:</u> module MUX4X1 (In, Sel, Output);


```
input [3:0] In;
     input [1:0] Sel;
     output Output;
     assign Output = In [Sel];
endmodule
module MUX16X1 (In, Sel, Output);
     input [15:0] In;
     input [3:0] Sel;
     output Output;
      wire [3:0] t;
     MUX4X1 M0 (In[3:0], Sel[1:0], t[0]);
      MUX4X1 M1 (In[7:4], Sel[1:0], t[1]);
     MUX4X1 M2 (In[11:8], Sel[1:0], t[2]);
     MUX4X1 M3 (In[15:12], Sel[1:0], t[3]);
     MUX4X1 M4 (t, Sel[3:2], Output);
endmodule
```

PROBLEM 9.10: 16 X 1 MUX using 8X1 MUX

PROBLEM 9.11: 32 X 1 MUX (DATA FLOW and BEHAVIORAL)

CATEGORY-10: DEMULTIPLEXER

- ➤ DE multiplexer is a combinational circuit that performs reverse operation of the multiplexer.
- \triangleright It has 1 input, n selection line, and 2^n output lines.
- > The input will be connected to one of the output lines based on the value of the selection line.



Ι	S1	S0	Y3	Y2	Y 1	Y0
I	0	0	0	0	0	I
I	0	1	0	0	I	0
I	1	0	0	I	0	0
I	1	1	I	0	0	0

```
\label{eq:module} \begin{array}{l} \textbf{module} \ DEMUX4X1 \ (I,\,S,\,Y); \\ \textbf{input} \ I; \\ \textbf{input} \ [1:0] \ S; \\ \textbf{output reg} \ [3:0] \ Y; \\ \textbf{always} \ @(S) \\ \textbf{begin} \\ \textbf{case} \ (S) \\ & 2'b00: \ Y = \{3'b000, \ I\}; \\ 2'b01: \ Y = \{2'b00, \ I, \ 1'b0\}; \\ 2'b10: \ Y = \{1'b0, \ I, \ 2'b00\}; \\ 2'b11: \ Y = \{I, \ 3'b000\}; \\ \textbf{default}: \ Y = 4'bzzzz; \\ \textbf{endcase} \\ \textbf{end} \\ \textbf{endmodule} \end{array}
```