

NOTES: UNLESS OTHERWISE SPECIFIED

1. SPECIFICATIONS/TOLERANCES:

- A. SPECIFICATIONS/08/37/00/00023
- A. FABRICATE PER IPC-6012, CLASS 2, USING PROVIDED DATA FILES
- B. ALL SPECIFICATIONS USED SHALL BE PER THEIR LATEST REVISIONS.
- C. THE DIMENSIONS OF CIRCUIT FEATURES IN THE PROVIDED DATA MAY BE ADJUSTED ONLY TO COMPENSATE FOR PROCESS TOLERANCES; ADDING, REMOVING OR RELOCATING CIRCUIT FEATURES, INCLUDING NON-FUNCTIONAL PADS, IS NOT ALLOWED, AND THE DESIGN OF ALL PLANE STRUCTURES MUST BE MAINTAINED TO ENSURE PROPER ELECTRICAL PERFORMANCE.
- D. SEND ALL BURS AND BREAK SHARP EDGES. .381 [+ .015] MAX RADIUS.
- E. PARENTHETICAL INFORMATION IS FOR REFERENCE ONLY.
- F. REPAIR OF PCB DEFECTS IS NOT PERMITTED.

2 DIELECTRIC MATERIAL -

3. DRILLING:
- A. VIA DIAMETERS (TOL. $\pm .051$ / DRILL DIAMETER $[.0020$ / DRILL DIAMETER]) SHALL BE VERIFIED BEFORE PLATING ALL OTHER HOLE DIAMETERS SHALL BE VERIFIED AT FINAL INSPECTION.
 - B. LAYER-TO-LAYER MISREGISTRATION SHALL BE $.127 [.005]$ MAXIMUM.
 - C. FILL ALL THIRD VIAS AT PASTE USING NON-CONDUCTIVE EPOXY AND OVERPLATE WITH COPPER. $.005 [.0002]$ MINIMUM THICKNESS. DIMPLE DEPTH IN ALL PADS SHALL BE $.025 [.011]$ MAXIMUM. THE PRESENCE OF WRAP PLATING SHALL BE VISUALLY EVIDENT IN ALL QUALITY CONFORMANCE MICROSECTIONS; NO MINIMUM MEASUREMENT REQUIRED.
 - D. FILL ALL MICROVIAS WITH COPPER PLATING OR NON-CONDUCTIVE EPOXY; DIMPLE DEPTH IN BGA PADS SHALL BE $.025 [.011]$ MAXIMUM. FOR EPOXY FILL, OVERPLATE WITH COPPER. $.005 [.0002]$ MINIMUM AND THE PRESENCE OF WRAP PLATING SHALL BE VISUALLY EVIDENT IN ALL QUALITY CONFORMANCE MICROSECTIONS; NO MINIMUM MEASUREMENT REQUIRED.
 - E. FILL ALL BURIED VIAS USING NON-CONDUCTIVE EPOXY AND OVERPLATE WITH COPPER. $.005 [.0002]$ MINIMUM THICKNESS. THE PRESENCE OF WRAP PLATING SHALL BE VISUALLY EVIDENT IN ALL QUALITY CONFORMANCE MICROSECTIONS; NO MINIMUM MEASUREMENT REQUIRED.

4. SOLDER MASK:

4. SOLDER MASK:
- A. APPLY LPI SOLDER MASK USING PROVIDED DATA.
 - B. SOLDER MASK SHALL BE PER IPC-SM-840, CLASS T, COLOR GREEN.
 - C. THE DIMENSIONS OF SOLDER MASK-DEFINED PADS ON PLANES AND/OR WIDE CONDUCTORS SHALL NOT BE MODIFIED.

5. MARKING:

5. MARKING:
- A. MARK PCB PER PROVIDED DATA USING SILKSCREEN OR AUTOMATED INJET PROCESSING WITH PERMANENT, NON-CONDUCTIVE INK, COLOR WHITE.
 - B. SUPPLIER ID AND TRACEABILITY INFORMATION SHALL BE APPLIED USING PERMANENT, NON-CONDUCTIVE INK, COLOR WHITE.
 - C. INK SHALL NOT BE APPLIED TO ANY SOLDERABLE SURFACE.

6. ELECTRICAL TESTS

6. ELECTRICAL TEST:
- A. DESIGN VERIFICATION SHALL BE DONE PRIOR TO PCB FABRICATION USING SUPPLIED VALOR ODB++ DATABASE, OR GERBER DATA AND AN IPC-D-356 NETLIST.
 - B. ALL PCBs SHALL BE 100% ELECTRICALLY TESTED FOR OPENS AND SHORTS USING PROVIDED DATA.
 - C. APPLY TEST STAMP IN NON-LEGEND AREA ON REAR SIDE OF PCB; OK TO APPLY TO PANEL RAILS IF SPACE DOES NOT PERMIT.

7 FINAL FINISH:

7. FINAL FINISH;
A. FINAL FINISH ON ALL EXPOSED CONDUCTORS SHALL BE IMMERSION SILVER PER IPC-4553, .15 - .38 MICROMETERS [6 - 15 MICROINCHES] THICK.

8. IMPEDANCE:

8. IMPEDANCE:
A. IMPEDANCE TOLERANCE SHALL BE +/- 10%.
B. SEE LAYER STACK-UP FOR IMPEDANCE REQUIREMENTS.



9. IF PANELIZATION SPECIFICATIONS ARE PROVIDED, THE PCBS SHALL BE DELIVERED IN PANEL FORM. HOWEVER, THESE SPECIFICATIONS MAY BE CHANGED AS REQUIRED BY THE CONTRACT MANUFACTURER TO SUPPORT VOLUME ASSEMBLY REQUIREMENTS.

REVISIONS						
ECO NO.	REV	DATE	DESCRIPTION	DRAWN	CHECKED	APPROVED
CLEU-89	1.0	03/03/20	INITIAL RELEASE	YJUN	CLEU	CLEU


LAYER DESCRIPTION	START COPPER WT	SE IMP OHMS	SE REF LAYER	SE TRACE WIDTH	DIFF IMP OHMS	DIFF TRACE WIDTH/SPACE
L01 - TOP	3/8 OZ	50	1	.0130	90	.0055/ .0140
L02 - PLANE	3/8 OZ	--	--	----	--	----
L03 - SIGNAL	3/8 OZ	--	--	.,----	--	.,-----/.,-----
L04 - SIGNAL	0.5 OZ	--	--	.,----	--	.,-----/.,-----
L05 - SIGNAL	3/8 OZ	--	--	.,----	--	.,-----/.,-----
L06 - SIGNAL	0.5 OZ	--	--	.,----	--	.,-----/.,-----
L07 - PLANE	3/8 OZ	--	--	----	--	----
L08 - BOTTOM	3/8 OZ	--	--	----	90	.0055/ .0140


STACK-UP

SEE BOM	SEE BOM
NEXT ASSY	USED ON
APPLICATION	
<p>THE INFORMATION CONTAINED HEREIN IS CONFIDENTIAL AND PROPRIETARY TO CYPRESS SEMICONDUCTOR CORPORATION AND SHALL NOT BE REPRODUCED OR DISCLOSED IN WHOLE OR IN PART OR USED FOR ANY DESIGN, MANUFACTURE, OR OTHERWISE EXCEPT WHEN SUCH USER POSSESSES DIRECT, WRITTEN AUTHORIZATION FROM CYPRESS SEMICONDUCTOR CORPORATION.</p>	

UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN METRIC WITH INCHES IN BRACKETS		
XXX ±.064 [+.005]	XX ±.13 [+.01]	ANGLES ±.5°
MATERIAL		
FINISH		

DO NOT SCALE DRAWING	
APPROVALS	DATE
DRAWN Y JUN	03/03/20
ENGINEER CLEU	03/03/20
CHECKER CLEU	03/03/20
QA	
PROJ. ENG.	

 CYPRESS <small>Semiconductor Solutions</small>			
TITLE PCB FABRICATION, CYW9BTAUDIO3			
SIZE	CAGE CODE	P/N	
D	-	610-90698-01	
SCALE 1/1			SHEET 1 OF 3
			REV. 1.



DRILL CHART: TOP \pm L02 SIG				
ALL UNITS ARE IN MILS				
FIGURE	SIZE	TOLERANCE	PLATED	QTY
*	3.94	+1.97/-5.91	PLATED	109

DRILL CHART: L02 SIG \pm L03 SIG				
ALL UNITS ARE IN MILS				
FIGURE	SIZE	TOLERANCE	PLATED	QTY
*	3.94	+1.97/-5.91	PLATED	99

DRILL CHART: TOP \pm BOTTOM				
ALL UNITS ARE IN MILS				
FIGURE	SIZE	TOLERANCE	PLATED	QTY
*	5.91	+1.97/-5.91	PLATED	19
*	9.84	+1.97/-9.84	PLATED	442
*	39.0	+3.0/-3.0	PLATED	1
*	39.0	+3.0/-3.0	PLATED	3
o	39.37	+2.95/-2.95	PLATED	74
*	40.16	+3.0/-3.0	PLATED	2
o	66.9	+2.0/-2.0	NON-PLATED	4
*	37.4x25.59	+5.0/-5.0	PLATED	2
*	47.24x27.58	+5.0/-5.0	PLATED	2
*	66.93x25.59	+1.97/-1.97	PLATED	4
∞	120.08x39.37	+2.95/-2.95	PLATED	1
#	120.08x39.37	+2.95/-2.95	PLATED	1
#	135.83x39.37	+2.95/-2.95	PLATED	1

ECO NO.		REV	DATE	DESCRIPTION		DRAWN	CHECKED	APPROVED
CLEU-89		1.0	03/03/20	INITIAL RELEASE		YJUN	CLEU	CLEU

P/N	SH	REV
610-90698-01	2	1.0

THE INFORMATION CONTAINED HEREIN IS CONFIDENTIAL AND PROPRIETARY TO CYPRESS SEMICONDUCTOR CORPORATION AND SHALL NOT BE REPRODUCED OR DISCLOSED IN WHOLE OR IN PART OR USED FOR ANY DESIGN, MANUFACTURE, OR OTHERWISE EXCEPT WHEN SUCH USER POSSESSES DIRECT, WRITTEN AUTHORIZATION FROM CYPRESS SEMICONDUCTOR CORPORATION.				SIZE	CAGE CODE	P/N	SHEET	REV
				D	-	610-90698-01	2	1.0

COMPUTER GENERATED DRAWING
DO NOT CHANGE MANUALLY