



Laboratory Report # 6-2

Name: Lauron, John Enrico D.

Date Completed: October 20, 2025

Laboratory Exercise Title: Behavioral Modeling of Sequential Circuits

Target Course Outcomes:

CO1: Create descriptions of digital hardware components such as in combinational and sequential circuits using synthesizable Verilog HDL constructs.

CO2: Verify the functionality of HDL-based components through design verification tools.

Exercise 6C: Clock Divider




Figure 1. Design Synthesis Result of Clock Divider




Figure 2. Simulation Results of Clock Divider

Exercise 6D: Hexadecimal Digit Counter




Figure 3. Design Synthesis Result of Hexadecimal Digit Counter




Figure 4. Simulation Results of Hexadecimal Digit Counter




Figure 5. Pin Assignments of Hexadecimal Digit Counter




Figure 6. FPGA Implementation of Hexadecimal Digit Counter