



## Laboratory Report # 1

Name: Lauron, John Enrico D. Date Completed: August 22, 2025

Laboratory Exercise Title: Design Flow of Digital Systems

### Target Course Outcomes:


**CO1:** Create descriptions of digital hardware components such as in combinational and sequential circuits using synthesizable Verilog HDL constructs.

**CO2:** Verify the functionality of HDL-based components through design verification tools.

---

### Exercise 1B: Design Entry and Synthesis with Verilog HDL

In this exercise, we were able to design a two-way light controller circuit by using Verilog HDL in Quartus Prime Lite.



© Intel® Corporation – FPGA University Program, March 2019

Figure 1. Two-Way Light Controller and Truth Table



Flow Summary	
<<Filter>>	
Flow Status	Successful - Fri Aug 22 10:24:31 2025
Quartus Prime Version	20.1.1 Build 720 11/11/2020 SJ Lite Edition
Revision Name	LightControl
Top-level Entity Name	LightControl
Family	MAX 10
Device	10M50DCF484C7G
Timing Models	Final
Total logic elements	1
Total registers	0
Total pins	3
Total virtual pins	0
Total memory bits	0
Embedded Multiplier 9-bit elements	0
Total PLLs	0
UFM blocks	0
ADC blocks	0

Figure 2. Flow Summary of Light Control

Type	ID	Message
>	1	*****
>	2	Running Quartus Prime Analysis & Synthesis
>	3	Command: quartus_map --read_settings_files=on --write_settings_files=off LightControl -c LightControl
>	4	18236 Number of processors has not been specified which may cause overloading on shared machines. Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
>	5	20030 Parallel compilation is enabled and will use 8 of the 8 processors detected
>	6	12021 Found 1 design units, including 1 entities, in source file lightcontrol.v
>	7	12127 Elaborating entity "LightControl" for the top level hierarchy
>	8	286030 Timing-Driven Synthesis is running
>	9	16010 Generating hard_block partition "hard_block:auto_generated_inst"
>	10	21057 Implemented 4 device resources after synthesis - the final resource count might be different
>	11	Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning

Figure 3. Synthesis Results of Light Control




Figure 4. RTL View of Light Control

The screenshot shows a Verilog HDL code editor window titled "LightControl.v". The code defines a module named "Lightcontrol" with inputs  $x_1$  and  $x_2$ , and an output  $f$ . It uses intermediate wires  $wN1\_out$ ,  $wN2\_out$ ,  $wA1\_out$ , and  $wA2\_out$ . The logic is implemented using NOT, AND, and OR gates. The code is as follows:

```
1 // Verilog HDL for a two-way light controller
2
3 module Lightcontrol (x1, x2, f);
4
5   input x1, x2;
6   output f;
7
8   wire wN1_out, wN2_out, wA1_out, wA2_out;
9
10  not N1 (wN1_out, x1);
11  not N2 (wN2_out, x2);
12  and A1 (wA1_out, x1, wN2_out);
13  and A2 (wA2_out, wN1_out, x2);
14  or O1 (f, wA1_out, wA2_out);
15
16 endmodule
17
18
```

Figure 5. Verilog HDL code of the two-way light controller


### Exercise 1C: Half Adder Circuit

In this exercise, we designed a Half Adder Circuit in Quartus Prime using Verilog HDL. The circuit takes two inputs ( $x, y$ ) and produces the sum ( $S$ ) and carry ( $C$ ) outputs.



I / O	Variable	Description
Inputs	x	First single-bit input
	y	Second single-bit input
Outputs	C	Carry
	S	Sum

Table 1. Half Adder Circuit I/O



x	y	C	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

© M. Mano and M. Ciletti, Digital Design (5<sup>th</sup> Edition), 2013

Figure 6. Half Adder Circuit and Truth Table

Flow Status	Successful - Fri Aug 22 10:12:11 2025
Quartus Prime Version	20.1.1 Build 720 11/11/2020 SJ Lite Edition
Revision Name	HalfAdder
Top-level Entity Name	HalfAdder
Family	MAX 10
Device	10M50DAF484C7G
Timing Models	Final
Total logic elements	2
Total registers	0
Total pins	4
Total virtual pins	0
Total memory bits	0
Embedded Multiplier 9-bit elements	0
Total PLLs	0
UFM blocks	0
ADC blocks	0

Figure 7. Flow Summary of Half Adder Circuit



```
Type ID Message
-----
> 1 Running Quartus Prime Analysis & Synthesis
> 1 Command: quartus_map --read_settings_files=on --write_settings_files=off HalfAdder -c HalfAdder
  18236 Number of processors has not been specified which may cause overloading on shared machines. Set the global assignment NUM_PARALLEL_PROCESSORS in your qsf to an appropriate value for best performance.
> 1 20030 Parallel compilation is enabled and will use 8 of the 8 processors detected
> 1 12021 Found 1 design units, including 1 entities, in source file halfadder.v
  12127 Elaborating entity "HalfAdder" for the top level hierarchy
  286030 Timing-driven Synthesis is running
> 1 16010 Generating hard_block partition "hard_block:auto_generated_inst"
> 1 21057 Implemented 6 device resources after synthesis - the final resource count might be different
  Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning
-----
> 1 Running Quartus Prime Netlist Viewers Preprocess
  Command: quartus_npp HalfAdder -c HalfAdder --netlist_type=sgate
  18236 Number of processors has not been specified which may cause overloading on shared machines. Set the global assignment NUM_PARALLEL_PROCESSORS in your qsf to an appropriate value for best performance.
> 1 Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning
```

Figure 8. Synthesis Results of Half Adder Circuit




Figure 9. RTL View of Half Adder Circuit



The screenshot shows a software interface for editing Verilog HDL code. The title bar reads "HalfAdder.v". The code area contains the following Verilog code:

```
1 // Verilog HDL code for a half adder circuit
2 //
3 module HalfAdder (x, y, C, S);
4   input x, y;
5   output C, S;
6   xor X1 (S, x, y);
7   and A1 (C, x, y);
8 endmodule
9
10
11
12
13
```

Figure 10. Verilog HDL code of Half Adder Circuit