



## Laboratory Report #2

Name: Mileah Zoei Dy

Date Completed: 08/29/25

Laboratory Exercise Title: Full Adder Circuit

### Target Course Outcomes:


**CO1:** Create descriptions of digital hardware components such as in combinational and sequential circuits using synthesizable Verilog HDL constructs.

**CO2:** Verify the functionality of HDL-based components through design verification tools.

---

### **Exercise 2B:**

In this exercise, a Verilog HDL description of a full adder circuit was created while incorporating gate primitives and structural modeling. Furthermore, the circuit was simulated using a testbench file to verify the generated waveform.



**Figure 1. Full Adder Circuit Entity Diagram**

The basic function of a full adder circuit is to take the binary sum of two single-bit inputs along with a carry-in to produce a sum and carry output (Figure 1). The inputs and outputs used in this exercise are further shown in Table 1.

**Table 1. Full Adder Circuit I/O**

I/O	Variable	Description
Inputs	A	First single-bit input
	B	Second single-bit input
	C_in	Carry-In
Outputs	C_out	Carry-Out
	S	Sum




In single-bit binary addition, the sum is 0 if all inputs are 0, the sum is 1 with a 0 carry out if only one input has the value of 1, the sum is 0 with a carry out of 1 if two inputs are 1, and lastly if all inputs are equal to 1, then the sum is 1 with a carry out value of 1. By indicating all possible sum and carry outcomes of the single-bit binary addition of inputs A, B, and  $C_{in}$ , the truth table may be formulated likewise:

**Table 2. Full Adder Circuit Truth Table**

A	B	$C_{in}$	S	$C_{out}$
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

To get the boolean functions, a K-map was formulated based on the truth table of the full adder circuit, then the sum of products (SOP) was taken using the grouped terms.

After constructing the K-map of the S output (Figure 2),



**Figure 2. Karnaugh Map of S Output**

the SOP expression was further simplified:

$$S = \overline{A} \overline{B} C_{in} + ABC_{in} + \overline{A} \overline{B} \overline{C}_{in} + AB \overline{C}_{in}$$

$$S = C_{in} (\overline{A} \overline{B} + AB) + \overline{C}_{in} (\overline{A} B + A \overline{B})$$



$$S = C_{in} \overline{(A \oplus B)} + \overline{C_{in}}(A \oplus B)$$

to obtain the boolean function for S:

$$S = A \oplus B \oplus C_{in}$$

After constructing the K-map of the  $C_{out}$  output (Figure 3),




Figure 3. Karnaugh Map of  $C_{out}$  Output

the SOP expression was further manipulated:

$$C_{out} = AB + AC_{in} + BC_{in}$$

$$C_{out} = AB + (A + B)C_{in}$$

$$C_{out} = AB + ((A + B)(A + \bar{A}))C_{in}$$

$$C_{out} = AB + (A + \bar{A}B)C_{in}$$

$$C_{out} = AB + (A(B + \bar{B}) + \bar{A}B)C_{in}$$

$$C_{out} = AB + (AB + A\bar{B} + \bar{A}B)C_{in}$$

$$C_{out} = AB + (AB + A \oplus B)C_{in}$$

$$C_{out} = AB + ABC_{in} + C_{in}(A \oplus B)$$

$$C_{out} = AB(1 + C_{in}) + C_{in}(A \oplus B)$$

to obtain the boolean function for  $C_{out}$ :



$$C_{out} = AB + C_{in}(A \oplus B)$$

The logic circuit can then be constructed (Figure 4) according to the derived boolean functions. This shows the circuit to be made up of two half adder circuits (Figure 5) and an additional OR gate. To simplify the HDL description, the half adder module made in the previous exercise was imported to the project and instantiated in the top circuit.




Figure 4. Full Adder Circuit Logic Diagram




Figure 5. Full Adder Circuit Logic Diagram (with annotations)

## **Exercise Screenshots:**

```
FullAdder.v tb_FullAdder.v HalfAdder.v
 267 268

1  /*****
2  * File:          FullAdder.v
3  * Author:        Mileah Zoe Dy
4  * Class:         CPE 3101L
5  * Group/Schedule: Group 3 F 7:30 A.M. - 10:30 A.M.
6  * Description:   Verilog HDL code for a Full Adder
7  *****/
8
9
10 module FullAdder (A, B, C_in, S, C_out);
11     input A, B, C_in;
12     output C_out, S;
13     wire W1S, W2C, W3O;
14
15     HalfAdder HA1 (A, B, W2C, W1S);
16     HalfAdder HA2 (W1S, C_in, W3O, S);
17     or O1 (C_out, W3O, W2C);
18
19
20 endmodule
```

**Figure 6. Verilog HDL Design Entry**

File Edit View Project Assignments Processing Tools Window Help

Search altera.com

Project Navigator Hierarchy

MAX 10:10M02DCU324A6G

FullAdder

FullAdder.v tb\_FullAdder.v HalfAdder.v Compilation Report - FullAdder

Table of Contents

- Flow Summary
- Flow Settings
- Flow Non-Default Global Settings
- Flow Elapsed Time
- Flow OS Summary
- Flow Log
- Analysis & Synthesis
- Flow Messages
- Flow Suppressed Messages

Flow Summary

Parameter	Value
Flow Status	Successful - Fri Aug 29 14:58:39 2025
Quartus Prime Version	20.1.0 Build 711 06/05/2020 SJ Lite Edition
Revision Name	FullAdder
Top-level Entity Name	FullAdder
Family	MAX 10
Device	10M02DCU324A6G
Timing Models	Final
Total logic elements	2
Total registers	0
Total pins	5
Total virtual pins	0
Total memory bits	0
Embedded Multiplier 9-bit elements	0
Total PLLs	0
UFM blocks	0
ADC blocks	0

Tasks Compilation

Task

Compile Design

Analysis & Synthesis

Filter (Place & Route)

Assembler (Generate program)

Timing Analysis

All Find... Find Next

Type ID Message

Running Quartus Prime Analysis & Synthesis

Command: quartus\_map --read\_settings\_files=on --write\_settings\_files=off FullAdder -c FullAdder

18236 Number of processors has not been specified which may cause overloading on shared machines. Set the global assignment NUM\_PARALLEL\_PROCESSORS in your QSF to an appropriate value.

20200 Quartus Prime will use 12 of the processors detected

12021 Found 1 design units, including 1 entities, in source file tb\_fulladder.v

12021 Found 1 design units, including 1 entities, in source file tb\_fulladder.v

12127 Elaborating entity "FullAdder" for the top level hierarchy

12128 Elaborating entity "HalfAdder" for hierarchy "HalfAdder:H1"

286030 Timing-Driven Synthesis is running

16010 Generating hard\_block partition "hard\_block:auto\_generated\_inst"

21057 Implemented 7 device resources after synthesis - the final resource count might be different

Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning

IP Catalog

installed IP

Project Directory

No Selection Available

Library

Basic Functions

DSP

Interface Protocols

Memory Interfaces and Controllers

Processors and Peripherals

University Program

Search for Partner IP

## Figure 7. Compilation Report Flow Summary

- Total logic elements used: 2
  - Total pins used: 5




Figure 8. Schematic Diagram of Synthesized Circuit using RTL Viewer

```
1 //*****
2 * File: tb_FullAdder.v
3 * Author: Mileah Zoei Dy
4 * Class: CPE 3101L
5 * Group/Schedule: Group 3 F 7:30 A.M. - 10:30 A.M.
6 * Description: Testbench file for FullAdder.v
7 *****/
8 `timescale 1 ns / 1 ps
9 module tb_FullAdder ();
10
11 reg A, B, C_in;
12 wire C_out, S;
13
14 FullAdder UUT (A, B, C_in, S, C_out);
15
16 initial
17 begin
18     A = 0; B = 0; C_in = 0; #10
19     A = 0; B = 0; C_in = 1; #10
20     A = 0; B = 1; C_in = 0; #10
21     A = 0; B = 1; C_in = 1; #10
22     A = 1; B = 0; C_in = 0; #10
23     A = 1; B = 0; C_in = 1; #10
24     A = 1; B = 1; C_in = 0; #10
25     A = 1; B = 1; C_in = 1; #30
26
27     $stop;
28 end
29
30 endmodule
```

Figure 9. Verilog Testbench File




Figure 10. Testbench waveform for FullAdder.v (with annotations)