# A Report on DIGITAL ASSIGNMENT

Submitted in partial fulfilment of the course EEE/INSTR F313: Analog and Digital VLSI design

By:

Parth Kalgaonkar Pavni Jaiswal Aditi Gupta 2016A3PS0268P 2016A8PS0357P 2016A3PS0262P



Birla Institute of technology and Science, Pilani October 2018

# Contents

1	Pro	blem	Statement	3
	1.1	Prob	blem 35	3
2	Des	ign of	f XOR gate	3
	2.1	Sche	ematic in Cadence	3
	2.1.	.1	Specifications	3
	2.2	Trut	th Table	5
	2.3	Timi	ing Diagram	6
	2.4	Layo	out in Cadence	6
3	Rad	lix-4 E	Booth multiplier	8
	3.1	Pin	description	8
	3.1.	.1	Inputs	8
	3.1.	.2	Outputs	9
	3.2	Inte	rnal modules description	9
	3.2.	.1	Sequence Counter	9
	3.2.	.2	Accumulator	9
	3.2.	.3	Bit extract	9
	3.2.	.4	Partial product generator	9
	3.2.	.5	Internal register	10
	3.3	Veri	ilog code	10
	3.3.	.1	Top level module	10
	3.3.	.2	Sequence counter	11
	3.3.	.3	Accumulator	11
	3.3.	.4	Bit Extract	12
	3.3.	.5	Partial Product Generator	12
	3.3.	.6	Internal Register	13
	3.4	Sim	ulation Results	13
	3.5	Synt	thesis Results	14
	3.5.	.1	Synthesized circuit	14
	3.5.	.2	Synthesis reports	14

# 1 Problem Statement

### 1.1 Problem 35

(a) Design of a XOR gate

Design and simulate Transmission gate based 3-input XOR gate at 1GHz.

(b) Implement an eight-bit multiplier using Radix-4 Booth's algorithm using behavioral modeling.

# 2 Design of XOR gate

We have designed an Exclusive-OR gate using transmission gates only. The steps followed in achieving the same are as follows:

## 2.1 Schematic in Cadence

Two schematics have been designed for the implementation of the XOR gate using transmission gates. In the schematic, the transmission gates themselves have been designed using NMOS and PMOS.


### 2.1.1 Specifications

For transmission gate:


Each NMOS: W/L = 20

Each PMOS: W/L = 60

For L = 180 nm technology, WNMOS= 3.6 um, WPMOS= 10.80 um



Here, the two TGs take A and B as input and give AB+A'B' as output.




The next two TGs take C and result of first two TGs, as input and give AB'C'+A'BC'+A'B'C+ABC as output.

# 2.2 Truth Table

А	В	С	Output
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1


The schematic gives the final desired output as displayed in the timing diagram below:

# 2.3 Timing Diagram




# 2.4 Layout in Cadence

Cadence software has been used to design the layout corresponding to the circuit shown in the schematic above.



# 3 Radix-4 Booth multiplier

We implemented booth multiplier using the following modules.



8-bit Radix-4 Booth Multiplier

# 3.1 Pin description

# 3.1.1 Inputs

- A[7:0] This is the multiplier (or the first operand in multiplication).
- **B[7:0]** The multiplicand (or second operand in multiplication).
- <u>Clk</u> The input clock to the system for synchronization purposes. All system functions are positive edge triggered.

- Reset System level active high reset signal. A logic 1 on this pin clears the sequence counter, accumulator and the internal registers. Logic 0 has no effect.
- <u>Init</u> Start calculation. A logic **1** on this pin starts computation loads the internal register with the present value of **A** and the **accumulator** with the present value of **B**.

Note: Both Reset and Init are synchronous (changes are affected on the next rising edge of clock).

### 3.1.2 Outputs

- Y[15:0] The result of multiplication. This value is only valid when the busy output is low. A
  reset clears the output.
- <u>Busy</u> Logic **1** on this pin indicates that the multiplier is functioning to produce the correct output. This indicates that **sequence counter** is non-zero.

# 3.2 Internal modules description

#### 3.2.1 Sequence Counter

This acts as the controller for the whole multiplier, generates internal signals for other modules, handles resets, start commands etc.

Contains a counter that counts down from four (the number of cycles req for 8-bit multiplication). As soon as count reaches 0, the **busy** signal is turned off indicating completion of operation.

#### 3.2.2 Accumulator

Stores the intermediate result of adding partial products.

At every clock edge, the partial product (from the partial products generator) is added to the contents of the **accumulator** and the result is shifted (arithmetically) right by 2.

The implicit [-1] bit of the result is also stored in the **accumulator** and is used to find the partial products by the **partial product generator**.

#### 3.2.3 Bit extract

The output of the **accumulator** is 17 bits (including the implicit [-1] bit). Of these, the most significant 16 are the actual bits of the result and the least significant three are used by the **partial product generator**. **Bit extract** separates the two sets of bits, assigns the most significant 16 to the output and the least significant 3 as an input to the **partial products generator**.

# 3.2.4 Partial product generator

Based on the least significant three bits of the accumulator it generates the partial product for each iteration of the algorithm.

<i>Acc[1]</i>	Acc[0]	<i>Acc[-1]</i>	Partial Product
0	0	0	0
0	0	1	В
0	1	0	В
0	1	1	2*B
1	0	0	-2*B
1	0	1	-В
1	1	0	-В
1	1	1	0

Table 1: Partial Products in Radix-4 Booth

# 3.2.5 Internal register

This stores the value of the second operand **B** so that the device can be directly connected to system buses and the bus can function freely while the multiplier is busy.

# 3.3 Verilog code

# 3.3.1 Top level module

```
1 module mult 8bit(
      input [7:0]a,
      input [7:0]b,
 3
 4
      input clk,
      input reset,
 5
 6
      input init,
 7
      output [15:0]y,
 8
      output busy
9);
10
11
      wire [2:0]x;
12
     wire [7:0]m;
13
     wire [16:0]z;
14
     wire [7:0]c;
15
16
     seq count sc(
17
         .clk(clk),
          .reset(reset),
18
19
          .init(init),
20
          .busy(busy)
21
    );
22
23 int_reg ir(
24
         .clk(clk),
25
         .init(init),
26
         .reset(reset),
```

```
27
            .a in(a),
28
            .a out(c)
29
       );
30
31
       bit extract be(
32
           .a(z),
33
            .x(x),
34
            .y(y)
35
       );
36
37
       part_prod pp(
38
            .x(x),
39
            .a(c),
40
            .m(m)
41
       );
42
43
       acc ac(
44
            .q(b),
45
            .m(m),
46
           .clk(clk),
47
            .init(init),
48
            .busy(busy),
49
            .reset(reset),
50
            .a(z)
51
       );
52 endmodule
3.3.2 Sequence counter
 1 module seq count(
       input clk,
 3
       input reset,
 4
       input init,
 5
       output reg busy
 6);
 7
 8
       reg [3:0]a;
 9
10
       always @(posedge clk) begin
11
           if(reset) a <= 0;
12
           else if (init) a <= 4;</pre>
13
           else if(a>0) a <= a-1;
14
       end
15
       always @(*) begin
16
17
           if(a==0) busy = 0;
18
           else busy = 1;
19
       end
20 endmodule
3.3.3 Accumulator
 1 module acc(
```

input [7:0]q,

```
input [7:0]m,
 3
 4
       input clk,
 5
       input init,
 6
       input busy,
 7
       input reset,
 8
       output reg [16:0]a
 9);
10
11
       always @(posedge clk) begin
12
            if(init) begin
13
                a[8:1] <= q;
14
           end
15
           else if (reset) begin
16
                a <= 0;
17
           end
18
           else if (busy) begin
19
                a \le $ signed (a+ (m<<9)) >>>2;
20
           end
21
       end
22 endmodule
```

### 3.3.4 Bit Extract

```
1 module bit_extract(
2     input [16:0]a,
3     output [2:0]x,
4     output [15:0]y
5 );
6
7     assign x = a[2:0];
8     assign y = a[16:1];
9
10 endmodule
```

## 3.3.5 Partial Product Generator

```
1 module part_prod(
       input [2:0]x,
 3
       input [7:0]a,
 4
       output reg [7:0]m
 5);
 6
 7
       always @(*) begin
 8
           case(x)
 9
               0: m = 0;
10
                1: m = a;
11
                2: m = a;
12
               3: m = a << 1;
13
               4: m = -(a << 1);
14
               5: m = -a;
15
                6: m = -a;
16
                7: m = 0;
17
           default: m = 0;
18
           endcase
```

```
19 end
20 endmodule
```

# 3.3.6 Internal Register

```
1 module int reg(
 2
        input clk,
 3
        input init,
 4
        input reset,
 5
        input [7:0]a in,
 6
        output reg [7:0]a out
 7);
 8
 9
        always @(posedge clk) begin
10
            if (reset) a_out<=0;</pre>
11
            else if(init) a_out<=a_in;</pre>
12
        end
13 endmodule
```

### 3.4 Simulation Results


The design was compiled using Icarus Verilog, and the simulation waveform is displayed using gtkwave.

The simulation tests two input sets (-11x5) and (-11x-5) in succession. However, the results are shown separately for readability.



# 3.5 Synthesis Results

# 3.5.1 Synthesized circuit



#### 3.5.2 Synthesis reports

#### 3.5.2.1 Netlist

```
1 // Generated by Cadence Encounter(R) RTL Compiler v08.10-s116 1
 3 module acc(q, m, clk, init, busy, reset, a);
 4
     input [7:0] q, m;
 5
     input clk, init, busy, reset;
 6
    output [16:0] a;
 7
    wire [7:0] q, m;
    wire clk, init, busy, reset;
 8
 9
    wire [16:0] a;
    wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
10
    wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
11
    wire n 16, n 17, n 18, n 19, n 20, n 21, n 22, n 23;
12
    wire n 24, n 25, n 26, n 27, n 28, n 29, n 30, n 31;
13
14
    wire n 32, n 33, n 34;
    QDFFRLX1 \a_reg[14] (.CK (clk), .D (n_33), .Q (a[14]));
15
    QDFFRLX1 \a_reg[15] (.CK (clk), .D (n_34), .Q (a[15]));
16
17
    QDFFRLX1 \a_reg[16] (.CK (clk), .D (n_32), .Q (a[16]));
18
    QDFCLRBRLX1 \a_reg[13] (.CK (clk), .D (n_28), .LD (n_7), .RB (n_0),
```

```
19
          .Q (a[13]));
     AO12RLXLP g1172(.A1 (n 31), .B1 (n 5), .B2 (a[15]), .O (n 34));
20
     AO12RLXLP g1173(.A1 (n_31), .B1 (n_5), .B2 (a[14]), .O (n_33));
21
22
     AO12RLXLP g1174(.A1 (n_31), .B1 (n_5), .B2 (a[16]), .O (n_32));
23
     AOI112RLXLP g1175 (.A1 (n 30), .B1 (n 6), .C1 (n 29), .C2 (n 3), .O
24
           (n 31));
25
     QDFCLRBRLX1 \a reg[12] (.CK (clk), .D (n 27), .LD (n 7), .RB (n 0),
26
          .Q (a[12]));
27
     NR2RLXLP g1177(.I1 (n 3), .I2 (n 29), .O (n 30));
28
     FA1RLX1 g1178(.A (a[15]), .B (m[6]), .CI (n 26), .S (n 28), .CO
29
          (n 29));
30
     QDFCLRBRLX1 \a reg[11] (.CK (clk), .D (n 25), .LD (n 7), .RB (n 0),
31
          .Q (a[11]));
32
     FA1RLX1 g1180(.A (a[14]), .B (m[5]), .CI (n_24), .S (n_27), .CO
33
          (n 26));
34
     QDFCLRBRLX1 \areg[10] (.CK (clk), .D (n_23), .LD (n_7), .RB (n_0),
35
          .Q (a[10]));
36
     FA1RLX1 g1182(.A (a[13]), .B (m[4]), .CI (n 22), .S (n 25), .CO
37
          (n 24));
38
     QDFCLRBRLX1 \a reg[9] (.CK (clk), .D (n 20), .LD (n 7), .RB (n 0), .Q
39
          (a[9]));
40
     FA1RLX1 g1184(.A (a[12]), .B (m[3]), .CI (n 19), .S (n 23), .CO
          (n 22));
41
42
     QDFFRLX1 \arreg[8] (.CK (clk), .D (n_21), .Q (a[8]));
43
     A0222RLXLP g1186(.A1 (n_2), .A2 (q[7]), .B1 (n_17), .B2 (n_7), .C1
44
          (n 4), .C2 (a[8]), .O (n 21);
45
     FA1RLX1 g1187(.A (a[11]), .B (m[2]), .CI (n 16), .S (n 20), .CO
46
          (n 19));
47
     QDFFRLX1 \arrowvert a reg[7] (.CK (clk), .D (n 18), .Q (a[7]));
     QDFFRLX1 \ a reg[1] (.CK (clk), .D (n_10), .Q (a[1]));
48
     QDFFRLX1 \a_reg[2] (.CK (clk), .D (n_15), .Q (a[2]));
49
50
     QDFFRLX1 \a_reg[3] (.CK (clk), .D (n_14), .Q (a[3]));
51
     QDFFRLX1 \arrowvert a reg[4] (.CK (clk), .D (n 13), .Q (a[4]));
52
     QDFFRLX1 \arrowvert a reg[5] (.CK (clk), .D (n 12), .Q (a[5]));
     QDFFRLX1 \a reg[6] (.CK (clk), .D (n 11), .Q (a[6]));
53
     QDFCLRBRLX1 \a reg[0] (.CK (clk), .D (a[2]), .LD (n 7), .RB (n 0), .Q
54
55
          (a[0]));
56
     A0222RLXLP g1196(.A1 (n 2), .A2 (q[6]), .B1 (n 9), .B2 (n 7), .C1
57
          (n 4), .C2 (a[7]), .O (n_18));
58
     FA1RLX1 g1197(.A (a[10]), .B (n 8), .CI (m[1]), .S (n 17), .CO
59
          (n 16));
60
     A0222RLXLP g1198(.A1 (n 7), .A2 (a[4]), .B1 (n 4), .B2 (a[2]), .C1
61
          (n_2), .C2 (q[1]), .O (n_15);
     AO222RLXLP g1199(.A1 (n_7), .A2 (a[5]), .B1 (n_4), .B2 (a[3]), .C1
62
63
           (n_2), .C2 (q[2]), .O (n_14);
64
     A0222RLXLP g1200(.A1 (n 4), .A2 (a[4]), .B1 (n 7), .B2 (a[6]), .C1
65
          (n 2), .C2 (q[3]), .0 (n 13));
66
     A0222RLXLP g1201(.A1 (n 7), .A2 (a[7]), .B1 (n 4), .B2 (a[5]), .C1
67
          (n_2), .C2 (q[4]), .O (n_12);
     A0222RLXLP g1202(.A1 (n 4), .A2 (a[6]), .B1 (n 7), .B2 (a[8]), .C1
68
69
          (n_2), .C2 (q[5]), .O (n_{11});
70
     AO222RLXLP g1203(.A1 (n_7), .A2 (a[3]), .B1 (n_4), .B2 (a[1]), .C1
71
          (n 2), .C2 (q[0]), .0 (n 10));
72
     HA1RLX1 g1204(.A (m[0]), .B (a[9]), .S (n 9), .C (n 8));
     INVRLX1 g1205(.I (n 6), .O (n 7));
73
74
     ND2RLXLP g1206(.I1 (n 1), .I2 (n 0), .O (n 6));
75
     NR2RLXLP g1207(.I1 (reset), .I2 (n 1), .O (n 5));
```

```
NR3RLX1 g1208(.I1 (init), .I2 (reset), .I3 (busy), .O (n 4));
 77
      MAOI1RLXLP g1209(.A1 (m[7]), .A2 (a[16]), .B1 (a[16]), .B2 (m[7]), .O
 78
           (n 3));
 79
      AN2RLXLP g1210(.I1 (n 0), .I2 (init), .O (n 2));
      AN2B1RLXLP g1211(.I1 (busy), .B1 (init), .O (n_1));
 80
 81
      INVRLX1 g1213(.I (reset), .O (n 0));
 82 endmodule
 83
 84 module int reg(clk, init, reset, a in, a out);
      input clk, init, reset;
 86
      input [7:0] a in;
 87
      output [7:0] a out;
 88
      wire clk, init, reset;
 89
      wire [7:0] a in;
 90
      wire [7:0] a out;
 91
      wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
      QDFFRLX1 \a_out_reg[0] (.CK (clk), .D (n_1), .Q (a_out[0]));
 93
      QDFFRLX1 \a out reg[2] (.CK (clk), .D (n 0), .Q (a out[2]));
 94
      QDFFRLX1 \a out reg[3] (.CK (clk), .D (n 7), .Q (a out[3]));
      QDFFRLX1 \a out reg[4] (.CK (clk), .D (n 6), .Q (a out[4]));
 95
      QDFFRLX1 \a out reg[1] (.CK (clk), .D (n_4), .Q (a_out[1]));
 97
      QDFFRLX1 \a out reg[5] (.CK (clk), .D (n_5), .Q (a_out[5]));
      QDFFRLX1 \a_out_reg[6] (.CK (clk), .D (n_3), .Q (a_out[6]));
 98
      QDFFRLX1 \a_out_reg[7] (.CK (clk), .D (n_2), .Q (a_out[7]));
 99
100
      MUXB2RLXLP g26(.S (init), .A (a out[3]), .B (a in[3]), .EB (reset),
101
           .0 (n 7));
102
      MUXB2RLXLP g27(.S (init), .A (a out[4]), .B (a in[4]), .EB (reset),
103
           .0 (n 6));
104
      MUXB2RLXLP g28(.S (init), .A (a out[5]), .B (a in[5]), .EB (reset),
105
           .0 (n 5));
106
      MUXB2RLXLP g29(.S (init), .A (a_out[1]), .B (a_in[1]), .EB (reset),
107
           .0 (n 4));
108
      MUXB2RLXLP g30(.S (init), .A (a out[6]), .B (a in[6]), .EB (reset),
109
           .0 (n 3));
110
      MUXB2RLXLP g31(.S (init), .A (a out[7]), .B (a in[7]), .EB (reset),
111
           .0 (n 2));
112
      MUXB2RLXLP g32(.S (init), .A (a out[0]), .B (a in[0]), .EB (reset),
113
           .0 (n 1);
114
      MUXB2RLXLP g33(.S (init), .A (a out[2]), .B (a in[2]), .EB (reset),
115
           .0 (n 0);
116 endmodule
117
118 module part prod(x, a, m);
119
      input [2:0] x;
120
      input [7:0] a;
121
      output [7:0] m;
122
      wire [2:0] x;
123
      wire [7:0] a;
124
      wire [7:0] m;
      wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
125
126
      wire n_8, n_9, n_10, n_12, n_13, n_14, n_15, n_16;
      wire n 17, n 18, n 19, n 20, n 21, n 23, n 25, n 26;
127
128
      wire n 28, n 29, n 31, n 32, n 34;
129
      OAI122RLXLP q570(.A1 (n 19), .B1 (n 34), .B2 (n 12), .C1 (n 7), .C2
130
           (n 32), (m[7]);
131
      OAI122RLXLP g571 (.A1 (n 16), .B1 (n 32), .B2 (n 12), .C1 (n 7), .C2
132
           (n 29), .0 (m[6]);
```

```
MAOIIRLXLP g572(.A1 (n 31), .A2 (a[7]), .B1 (a[7]), .B2 (n 31), .O
134
           (n 34));
135
      OAI122RLXLP g573(.A1 (n 15), .B1 (n 29), .B2 (n 12), .C1 (n 7), .C2
136
            (n 26), .0 (m[5]));
137
      MAOI1RLXLP g574(.A1 (n 28), .A2 (a[6]), .B1 (a[6]), .B2 (n 28), .O
138
            (n 32));
139
      AN2B1RLXLP g575(.I1 (n 28), .B1 (a[6]), .O (n 31));
140
      OAI122RLXLP g576(.A1 (n 14), .B1 (n 26), .B2 (n 12), .C1 (n 7), .C2
141
           (n 23), (m[4]);
142
      MAOI1RLXLP g577(.A1 (n 25), .A2 (a[5]), .B1 (a[5]), .B2 (n 25), .O
143
           (n 29));
144
      AN2B1RLXLP g578(.I1 (n 25), .B1 (a[5]), .O (n 28));
145
      OAI122RLXLP g579(.A1 (n 18), .B1 (n 23), .B2 (n 12), .C1 (n 7), .C2
146
           (n 13), .0 (m[3]));
147
      MAOI1RLXLP g580(.A1 (n_21), .A2 (a[4]), .B1 (a[4]), .B2 (n_21), .O
148
           (n 26));
      AN2B1RLXLP g581(.I1 (n_21), .B1 (a[4]), .0 (n_25));
149
150
      OAI122RLXLP g582(.A1 (n 17), .B1 (n 13), .B2 (n 12), .C1 (n 7), .C2
151
            (n 3), 0 (m[2]);
152
      MAOI1RLXLP g583(.A1 (n 8), .A2 (a[3]), .B1 (a[3]), .B2 (n 8), .O
153
           (n 23));
154
      OAI122RLXLP g584(.A1 (n 20), .B1 (n 9), .B2 (n 0), .C1 (n 3), .C2
155
           (n 12), .0 (m[1]);
156
      AN2B1RLXLP g585(.I1 (n_8), .B1 (a[3]), .O (n_21));
      OAI12RLXLP g586(.A1 (a[0]), .B1 (n_6), .B2 (n_5), .O (n_20));
157
      AOI22RLXLP g587(.A1 (n_10), .A2 (a[7]), .B1 (n_5), .B2 (a[6]), .O
158
159
           (n 19));
160
      AOI22RLXLP g588(.A1 (n 10), .A2 (a[3]), .B1 (n 5), .B2 (a[2]), .O
161
           (n 18));
162
      AOI22RLXLP g589(.A1 (n 10), .A2 (a[2]), .B1 (n 5), .B2 (a[1]), .O
163
           (n 17));
164
      AOI22RLXLP g590(.A1 (n_10), .A2 (a[6]), .B1 (n_5), .B2 (a[5]), .O
165
           (n 16));
      AOI22RLXLP g591(.A1 (n_10), .A2 (a[5]), .B1 (n_5), .B2 (a[4]), .O
166
167
           (n 15));
168
      AOI22RLXLP g592(.A1 (n 10), .A2 (a[4]), .B1 (n 5), .B2 (a[3]), .O
           (n 14));
169
170
      MAOI1RLXLP g593(.A1 (n 2), .A2 (a[2]), .B1 (a[2]), .B2 (n 2), .O
171
           (n 13));
172
      ND2RLXLP q594 (.I1 (n 4), .I2 (x[2]), .O (n 12));
      AN2RLXLP g595(.I1 (n 4), .I2 (a[0]), .O (m[0]));
173
      INVRLX1 g596(.I (n_9), .O (n_10));
174
      OR2B1RLXLP g597(.II (x[2]), .B1 (n_4), .O (n_9));
175
176
      AN2B1RLXLP g598(.I1 (n_2), .B1 (a[2]), .O (n_8));
177
      INVRLX1 g599(.I (n_6), .O (n_7));
      AN3B2RLXLP g600(.I\overline{1} (x[2]), .B1 (x[0]), .B2 (x[1]), .O (n_6));
178
179
      NR2RLXLP g601(.I1 (x[2]), .I2 (n 1), .O (n 5));
180
      XOR2RLX1 g602(.I1 (x[0]), .I2 (x[1]), .O (n_4));
      MXL2RLXLP g603(.S (a[0]), .A (a[1]), .B (n_{\overline{0}}), .OB (n_{\overline{3}});
181
      NR2RLXLP g604(.I1 (a[0]), .I2 (a[1]), .O (n_2));
182
      ND2RLXLP g605(.I1 (x[0]), .I2 (x[1]), .O (n_1));
183
184
      INVRLX1 g606(.I (a[1]), .O (n 0));
185 endmodule
186
187 module seq count(clk, reset, init, busy);
188
      input clk, reset, init;
189
      output busy;
```

```
wire clk, reset, init;
191
     wire busy;
     wire \a[0], \a[1], \a[2], n_0, n_1, n_2, n_4, n_5;
192
     wire n 8, n 9, n 14, n 19;
193
194
     OR3RLX1 g108(.I1 (\a[1]), .I2 (\a[2]), .I3 (\a[0]), .O (busy));
195
     INVRLX1 q109(.I (\a[0]), .0 (n 9));
196
     QDFFRLX1 \a reg[2] (.CK (clk), .D (n 8), .Q (\a[2]));
197
     MXL2RLXLP g222(.S (n 2), .A (reset), .B (n 14), .OB (n 8));
     QDFCRBRLX1 \a reg[1] (.CK (clk), .D (n_5), .RB (n_2), .Q (\a[1] ));
198
199
     QDFFRLX1 \a_{reg[0]} (.CK (clk), .D (n_19), .Q (\a_{0]}));
200
     MOAI1RLXLP g227(.A1 (n 0), .A2 (\alpha[1]), .B1 (n 0), .B2 (\alpha[1]), .O
201
          (n 5));
202
     MOAI1RLXLP g228(.A1 (n 1), .A2 (a[2]), .B1 (n 1), .B2 (a[2]), .O
203
          (n 4));
204
     NR2RLXLP g230(.I1 (init), .I2 (reset), .O (n_2));
     OR2RLXLP g231(.I1 (\a[1]), .I2 (\a[0]), .O (n_1));
205
206
     ND2RLXLP g232(.I1 (busy), .I2 (n_9), .O (n_0));
207
     ND2RLX1 g2(.I1 (busy), .I2 (n 4), .O (n 14));
208
     AN3RLX1 g237(.I1 (n 2), .I2 (busy), .I3 (n 9), .O (n 19));
209 endmodule
210
211 module mult 8bit(a, b, clk, reset, init, y, busy);
     input [7:0] a, b;
212
213
     input clk, reset, init;
214
     output [15:0] y;
215
     output busy;
216
     wire [7:0] a, b;
217
     wire clk, reset, init;
218
     wire [15:0] y;
219
     wire busy;
220
     wire \c[0], \c[1], \c[2], \c[3], \c[4], \c[5], \c[6], \c[7];
     wire \mbox{m[0]}, \mbox{m[1]}, \mbox{m[2]}, \mbox{m[3]}, \mbox{m[4]}, \mbox{m[5]}, \mbox{m[6]}, \mbox{m[7]};
221
222
     wire \forall z[0];
223
     acc ac(.q (b), .m (\{m[7], m[6], m[5], m[4], m[3], m[2],
224
          \mbox{m[1]}, \mbox{m[0]}), .clk (clk), .init (init), .busy (busy), .reset
225
          (reset), .a (\{y, \z[0] \}));
226
     int reg ir(.clk (clk), .init (init), .reset (reset), .a in (a),
227
          .a out (\{\c[7], \c[6], \c[5], \c[4], \c[3], \c[2], \c[1],
228
          \c[0] }));
229
     part prod pp(.x (\{y[1:0], z[0]\}), .a (\{c[7], c[6], c[5]\}
          230
231
     seq_count sc(.clk (clk), .reset (reset), .init (init), .busy (busy));
232
233 endmodule
3.5.2.2 Summary report
Encounter(R) RTL Compiler v08.10-s116 1
                         Sep 22 2018 07:27:03 PM
 Generated on:
 Module:
                         mult 8bit
 Technology library:
                        fsd0k a generic core 1d0vtc 2007Q2v1.3
 Operating conditions:
                         _nominal_ (balanced_tree)
 Wireload mode:
                         enclosed
 Area mode:
                         timing library
______
```

Timing

Tracing clock networks. Levelizing the circuit. Computing delays.

Computing arrivals and requireds.

Warning: Possible timing problems have been detected in this design. [TIM-11]

: The design is 'mult\_8bit'.

: Use 'report timing -lint' for more information.

No paths found.

Area

Instance Cells Cell Area Net Area Wireload \_\_\_\_\_ 111 1282 0 mult 8bit enG5K (S)

(S) = wireload was automatically selected

Design Rule Check -----

Initializing DRC engine.

Max transition design rule: no violations.

Max capacitance design rule: no violations.

Max fanout design rule: no violations.

## 3.5.2.3 Power report

by: Encounter(R) RTL Compiler v08.10-s116 1 Generated on: Sep 22 2018 07:27:04 PM

mult 8bit Module:

Technology library: fsd0k\_a\_generic\_core\_1d0vtc 2007Q2v1.3
Operating conditions: \_nominal\_ (balanced\_tree)

Wireload mode: enclosed Area mode: timing library

\_\_\_\_\_

Instance	Cells	_	Dynamic Power(nW)	Total Power(nW)
mult 8bit	111	3.218	21539.089	21542.307
ac	45	1.835	10342.762	10344.597
ir	16	0.551	4064.339	4064.890
pp	37	0.522	3647.662	3648.184

#### 3.5.2.4 Area utilization report

Encounter(R) RTL Compiler v08.10-s116\_1 Generated on:

Module:

Technology library:

Operating conditions:

Wireload mode:

Area mode:

Sep 22 2018 07:27:03 PM

mult\_8bit

fsd0k\_a\_generic\_core\_ld0vtc 2007Q2v1.3

\_nominal\_ (balanced\_tree)

enclosed

timing library

Area mode: timing library

\_\_\_\_\_

Instance	Cells	Cell Area	Net Area	Wireload
mult_8bit	111	1282	0	enG5K (S)
ac	45	705	0	enG5K (S)
pp	37	249	0	enG5K (S)
ir	16	216	0	enG5K (S)
SC	13	112	0	enG5K (S)

(S) = wireload was automatically selected

#### 3.5.2.5 Gates utilization

Encounter(R) RTL Compiler v08.10-s116 1

\_\_\_\_\_\_

Gate	Instances	Area	Library
AN2B1RLXLP	6	30.000	fsd0k a generic core 1d0vtc
AN2RLXLP	2	10.000	fsd0k a generic core 1d0vtc
AN3B2RLXLP	1	7.000	fsd0k a generic core 1d0vtc
AN3RLX1	1	7.000	fsd0k a generic core 1d0vtc
AO12RLXLP	3	21.000	fsd0k a generic core 1d0vtc
AO222RLXLP	8	96.000	fsd0k a generic core 1d0vtc
AOI112RLXLP	1	7.000	fsd0k_a_generic_core_1d0vtc
AOI22RLXLP	6	42.000	fsd0k_a_generic_core_1d0vtc
FA1RLX1	6	180.000	fsd0k_a_generic_core_1d0vtc
HA1RLX1	1	15.000	fsd0k_a_generic_core_1d0vtc
INVRLX1	6	18.000	<pre>fsd0k_a_generic_core_1d0vtc</pre>
MAOI1RLXLP	7	63.000	fsd0k_a_generic_core_1d0vtc
MOAI1RLXLP	2	16.000	fsd0k_a_generic_core_1d0vtc

MUXB2RLXLP	8	80.000	<pre>fsd0k_a_generic_core_1d0vtc</pre>
MXL2RLXLP	2	14.000	fsd0k_a_generic_core_1d0vtc
ND2RLX1	1	4.000	fsd0k_a_generic_core_1d0vtc
ND2RLXLP	4	16.000	fsd0k_a_generic_core_1d0vtc
NR2RLXLP	5	20.000	<pre>fsd0k_a_generic_core_1d0vtc</pre>
NR3RLX1	1	6.000	<pre>fsd0k_a_generic_core_1d0vtc</pre>
OAI122RLXLP	7	63.000	<pre>fsd0k_a_generic_core_1d0vtc</pre>
OAI12RLXLP	1	6.000	fsd0k_a_generic_core_1d0vtc
OR2B1RLXLP	1	5.000	<pre>fsd0k_a_generic_core_1d0vtc</pre>
OR2RLXLP	1	5.000	fsd0k_a_generic_core_1d0vtc
OR3RLX1	1	7.000	fsd0k_a_generic_core_1d0vtc
QDFCLRBRLX1	6	156.000	fsd0k_a_generic_core_1d0vtc
QDFCRBRLX1	1	21.000	fsd0k a generic core 1d0vtc
QDFFRLX1	21	357.000	fsd0k a generic core 1d0vtc
XOR2RLX1	1 	10.000	fsd0k_a_generic_core_1d0vtc

total 111 1282.000

Type	Instances	Area	Area %
sequential inverter logic	28 6 77	534.000 18.000 730.000	41.7 1.4 56.9
total	111	1282.000	100.0