(htt (htt) (htt (htt)

# Maniruzzaman Akash's Blog wittwe er. b.f. (https://maniruzzaman-

akash.blogspot.com/)

Maniruzzaman Akash, A programmer, A web programmer, a helpful person to share knowledge and m/bo urnres everything..

Ak ok. er. t.c

ash COME co om OGRAMMING WEB FRAMEWORK DATABASE ANDROID

CONTACT

\_P m/ m//m

ST Ma Ma ani

U) nir nir rujj

COMPUTER ARCHITECTURE (HTTPS://MANIRUZZAMANuzzaamkash.blogspot.com/search/label/computer%20architecture)

## CONSIDER A HYPOTHETICAL 32-BIT MIGROPROCESSOR HAVING 32-BIT AK AINSTRUCTIONS: SOLUTIONS

ash ash Hursday, April 20, 2017 By Maniruzzaman-Akash O COMMEN

Consider a hypothetical 32-bit microprocessor having 32-bit instructions:

Solutions

Problem Set

07

Consider a hypothetical 32-bit microprocessor having 32-bit instructions composed of two fields: the first byte contains the opcode and the remainder the immediate operand or an operand address.

- **a.** What is the maximum directly addressable memory capacity (in bytes)? 76
- **b.** Discuss the impact on the system speed if the microprocessor bus has
  - 1.6832-bit local address bus and a 16-bit local data bus, or
  - 2. a 16-bit local address bus and a 16-bit local data bus.

c.8How many bits are needed for the program counter and the instruction register?

Solution:

<u>a.</u>  $2^{(32-8)} = 2^{24} = 16,777,216$  bytes = 16 MB ,(8 bits = 1 byte for he opcode).

**b.1.** a 32-bit local address bus and a 16-bit local data bus. Instruction and data transfers would take three bus cycles each, one for the address and two for the data. Since If the address bus is 32 bits, the whole address can be transferred to memory at once and decoded there; however, since the data bus is only 16 bits, it will require 2 bus cycles (accesses to memory) to fetch the 32-bit instruction or operand.

**b.2.** a 16-bit local address bus and a 16-bit local data bus. Instruction and data transfers would take four bus cycles each, two for the address and two for the data. Therefore, that will have the processor perform two transmissions in order to send to memory the whole 32-bit address; this will require more complex memory interface control to latch the two halves of the address before it performs an access to it. In addition to this two-step address issue, since the data bus is also 16 bits, the microprocessor will need 2 bus cycles to fetch the 32-bit instruction or operand.

**c.** For the PC needs 24 bits (24-bit addresses), and for the IR needs 32 bits (32-bit addresses).

COMPUTER ARCHITECTURE (HTTPS://MANIRUZZAMAN-AKASH.BLOGSPOT.COM/SEARCH/LABEL/COMPUTER%20ARCHI


TECTURE?MAX-RESULTS=12)

SHARE: f y @ G+ &




▲ Maniruzzaman-Akash
(https://plus.google.com/108723255440558327045)
Maniruzzaman Akash, an enthusiastic programmer, a web
developer

## **Related Articles**



(https://maniruzzaman-akash.blogspot.com/2017/04/the-hypothetical-machine-has-two-io.html)


THE HYPOTHETICAL MACHINE
HAS TWO I/...
(HTTPS://MANIRUZZAMANAKASH.BLOGSPOT.COM/2017/
04/THE-HYPOTHETICALMACHINE-HAS-TWO-IO.HTML)



(https://maniruzzamanakash.blogspot.com/2017/0 4/list-and-briefly-definetwo-approaches.html)

LIST AND BRIEFLY DEFINE TWO APPROAC...

(HTTPS://MANIRUZZAMAN-AKASH.BLOGSPOT.COM/2017/ 04/LIST-AND-BRIEFLY-DEFINE-TWO-APPROACHES.HTML)



(https://maniruzzaman-akash.blogspot.com/2017/04/list-and-briefly-define-possible-states.html)

LIST AND BRIEFLY DEFINE THE POSSIBL...

(HTTPS://MANIRUZZAMAN-AKASH.BLOGSPOT.COM/2017/ 04/LIST-AND-BRIEFLY-DEFINE-POSSIBLE-STATES.HTML) Newer Post (https://maniruzzaman-akash.blogspot.com/2017/04/the-hypothetical-machine-has-two-io.html)

Older Post (https://maniruzzaman-akash.blogspot.com/2017/04/list-and-briefly-define-two-approaches.html)

### JOIN WITH ME

### SITE VISITORS



~~~ <del>23658</del>

### BEST SITES FOR A PROGRAMMER

- URI ONLINE JUDGE SOLUTION BY ME (HTTPS://WWW.URISOLVE.BLOGSPOT.COM)
- STACKOVERFLOW (HTTP://WWW.STACKOVERFLOW.COM)
- W3 SCHOOL (HTTP://WWW.W3SCHOOLS.COM)
- GIT HUB STORE YOUR EVERY DOCUMENT (HTTPS://WWW.GITHUB.COM)

### **POPULAR POSTS**

NUMERICAL METHODS 20 MULTIPLE CHOICE **QUESTIONS AND ANSWERS** (HTTPS://MANIRUZZAMAN-AKASH.BLOGSPOT.COM/2017/06/NUMERICAL-METHODS-20-MULTIPLE-CHOICE.HTML)

LIST AND BRIEFLY DEFINE TWO APPROACHES TO **DEALING WITH MULTIPLE INTERRUPTS** (HTTPS://MANIRUZZAMAN-AKASH.BLOGSPOT.COM/2017/04/LIST-AND-**BRIEFLY-DEFINE-TWO-APPROACHES.HTML)** 

DOWNLOAD LARAVEL OFFLINE DOCUMENTATION AS HTML (HTTPS://MANIRUZZAMAN-AKASH.BLOGSPOT.COM/2017/03/DOWNLOAD-LARAVEL-OFFLINE-DOCUMENTATION.HTML)

CONSIDER A HYPOTHETICAL 32-BIT
MICROPROCESSOR HAVING 32-BIT INSTRUCTIONS:
SOLUTIONS (HTTPS://MANIRUZZAMANAKASH.BLOGSPOT.COM/2017/04/CONSIDERHYPOTHETICAL-32-BIT.HTML)

LIST AND BRIEFLY DEFINE THE POSSIBLE STATES
THAT DEFINE AN INSTRUCTION EXECUTION
(HTTPS://MANIRUZZAMANAKASH.BLOGSPOT.COM/2017/04/LIST-ANDBRIEFLY-DEFINE-POSSIBLE-STATES.HTML)

HOW TO REDIRECT ONE PAGE URL TO ANOTHER PAGE URL BY JAVASCRIPT (HTTPS://MANIRUZZAMAN-AKASH.BLOGSPOT.COM/2017/05/HOW-TO-REDIRECT-ONE-PAGE-URL-TO-ANOTHER.HTML)

MID SQUARE METHOD CODE IMPLEMENTATION IN C AND MATLAB (HTTPS://MANIRUZZAMAN-AKASH.BLOGSPOT.COM/2017/10/MID-SQUARE-METHOD-CODE-IMPLEMENTATION.HTML)

THE HYPOTHETICAL MACHINE HAS TWO I/O INSTRUCTIONS: 0011= LOAD AC FRO I/O 0111= STORE AC TO I/O SOLUTIONS (HTTPS://MANIRUZZAMAN-AKASH.BLOGSPOT.COM/2017/04/THE-HYPOTHETICAL-MACHINE-HAS-TWO-IO.HTML)

BFS, DFS, DLS IN TREE IMPLEMENTATION IN C (HTTPS://MANIRUZZAMAN-AKASH.BLOGSPOT.COM/2017/04/BFS-DFS-DLS-IN-TREE-IMPLEMENTATION-IN-C.HTML)

DEPTH FIRST SEARCH DFS CODE USING BINARY TREE IN C LANGUAGE (HTTPS://MANIRUZZAMAN-AKASH.BLOGSPOT.COM/2017/04/DEPTH-FIRST-SEARCH-DFS-CODE-USING.HTML)

### EARN MONEY FROM YOUR SITE

