Code Review

Methods of Hardware Obfuscation

Kaixin Yang

December 2, 2019





December 2, 2019

- Importing the Original Desgin
 - Constructing graph from verilog
 - Identifying the state FFs

- 2 Obfuscating the Original Design
 - Inserting Gates





December 2, 2019

HOW TO PARSE THE VERILOG FILE?

xxxx reads the original verilog file line by line, and parses each line by some key words.

They define new structures called 'graph', 'vertex' and 'edge', which are corresponding to different elements in the netlist:

$$\begin{array}{c} \text{netlist} \stackrel{\text{converted to}}{\Longrightarrow} \text{graph} \\ \\ \text{gates/FFs} \stackrel{\text{converted to}}{\Longrightarrow} \text{vertices} \\ \\ \text{inputs \& outputs of each vertex} \stackrel{\text{converted to}}{\Longrightarrow} \text{edges} \end{array}$$



Reference:

Kaixin Yang Code Review December 2, 2019 3/6

Two steps to identify all state FFs (sequential vertices):

- 1. Identifying all the FFs, ...
- 2. Searching for cycles in the graph, ...

Example



Figure: abc

Kaixin Yang Code Review December 2, 2019 4/6

- Q1: How many gates inserted?
 - Decided by users (variable in the configuration file)
- Q2: Where to insert the gates?
 - The outputs of combinational gates

Conclusion: xxxxxxxxxxx





Thank you!



