Realisation of Gates using Nor

Nand: Demonstration of universal gardes.

Am: Implient logic seter using uninersal gate wor

Objective: To stidy to design and implication of logic gles Cok, AND, NOT, NOR, WAND, XOR) osing americal gles (NAND, WOR) & Venify their truth table.

components: Bread board/ kit, 7400,7402-

theory:

- a) An OR gate & a logic circuit with 2 or more inputs and one output. The output of an OR is low when all of It's inputs are low for all other possible input combinations to output is high.
- b) the output of an AND gale 18 high o bly when all of its inputs are in the high state in all other situations to output is low.
- c) A not gate 1sa one-Input/ore-output logic circuit whose output is always to compliment of te input;

 that is a low input produces high output and vice nersa
- d) te o 4904 of a NOR gale is a logic e1 aren all its imple one logic e0" for all ofer input combitations te output is logic e0"
- e) the adopt of a WAND gave is a logic 101 alon all 145 inputs one logic (1)2 for any ofer inputs combinations to autput (3 a logic 1)7

Procedure

- a) test all te Ic's monually losing Ic tester
- b) convect vcc and he gramed
- c) connect te appropriate pins at le Input boutput LED's and Switches
- d) verify the trum table with respect to the clock

Result

titlement logic gentes one constructed and their truth tobles one veribled.

