

Experiment No: 10

Name: Parity bit Generator Circuit - Even Parity.

Aim: to design, construct and test circuit that generates parity bit from 4 message bit.

Objectives: to study the construction and design of the combinational circuit

Components: Bread board / kit, 7486

Theory:

A parity bit is an extra bit included with a binary message to make the number either odd or even. The message including the checked at the receiving end for errors. An error is detected if the checked parity does not correspond with the transmitted. The circuit that generates the parity bit in the transmitted is called parity generator.

Procedure:

1. Connections are made as per the circuit diagram
2. Switch on the power supply
3. Apply different combinations at input and observe the output. Compare the output with the truth table

Result

Different logic circuits are constructed and their truth tables are verified.

# Circuit diagram & truth table

A	B	C	D	P
0	0	0	0	0
0	0	0	1	1
0	0	1	0	1
0	0	1	1	0
0	1	0	0	1
0	1	0	1	0
0	1	1	0	0
1	0	0	0	1
1	0	0	1	0
1	0	1	0	0
1	0	1	1	1
1	1	0	0	0
1	1	0	1	1
1	1	1	0	1
1	1	1	1	0

		C			
		00	01	11	10
A	00	$m_0$	$m_1$	$m_3$	$m_2$
	01	$m_4$	$m_5$	$m_7$	$m_6$
	11	$m_{12}$	$m_{13}$	$m_{15}$	$m_{14}$
	10	$m_8$	$m_9$	$m_{11}$	$m_{10}$
		D			

$$F = A \oplus B \oplus C \oplus D$$

