Experient No: 10

Nane: parity bit Generator Circuit - Then parity.

Ann: to design, construct and fest circuit most generally parity bit from 4 bressage 614.

Objectives: to study the construction and design of the combitional circuit

components. Bread board / Est; 7486

neory:

A parity bit is an extra bit included without binary message to make the humber either add or even. The hessage including the checked of the recivity and for ervors. An error is detated if the crecked parity does not correspond with the transmitted. The circuit that severates the parity bit in the transmitted is called parity generator

Procedere:

- 1 consections use made ors per the Circuit diagram. In switch on the power supply
- 3. Apply different combinadical at Input and observe the output. Compane to output with the touth table

Result

Different logic directif are constructed and their touth tables are verified

	1			
A	В	C	D	P
0	0	0	0	0
0	0	0	1	- CT)
0	0	(0	1
0	0		l	0
0		0	0	1
· 0	1	0	1	0
0	1	l	0	0
	0	0	0	1
l	Ò	0	1	0
1	0	1	0	0
1	O	1	1	1
		0	0	0
1)	0	,)
1	1	1	0	1
			1	0



