

Experiment No.: 2

Name: SOP & POS

Aim: plot the following Boolean function in a map as well as implement in the logic diagram

$$f = A'D + BD + B'C + AB'D$$

Objectives: To study the simplification of Boolean function SOP & POS forms. (Demonstrate the relationship between a boolean function and the corresponding logic diagram using map reduction method)

Components: Bread Board/Kit, 7408, 7404, 7032

Theory:

- Convert the given function in standard SOP form. Enter into K-map and reduce it.
- Convert the given function in standard POS form. Enter into K-map and reduce it.
- Verify that (a & b) is equal.  
Convert the given function into standard SOP form.

$$f = A'D + BD + B'C + AB'D$$

Since it is in the SOP convert into standard SOP.


\* Add the variable B for the missing terms.

$$A'D = A'D(B + B') = A'DB + A'DB'$$

\* Add the variable A for missing terms.

$$BD = BD(A' + A) = A'BD + ABD$$

$$B'C = B'C(A' + A) = A'B'C + AB'C$$



SOP  $F_{\min} = D + B'C$

POS  $F_{\max} = (C+D)(B+D)$

Truth table of SOP  $F_{\min} = D + B'C$

C	B	D	$B'C$	$D + B'C$
0	0	0	0	0
0	0	1	0	0
0	1	0	0	0
0	1	1	0	1
1	0	0	1	1
1	0	1	1	1
1	1	0	0	0
1	1	1	0	1

\* Add the variable C for the missing terms.

$$A'DB = A'DB(C' + C) = A'BC' + A'DBC$$

$$A'DB' = A'DB'(C' + C) = \overset{AD}{A'D}B'C' + A'DB'C$$

$$A'BD = A'BD(C' + C) = A'BDC' + A'BCD$$

$$ABD' = ABD'(C' + C) = ABD'C' + ABDC$$

$$AB'D = AB'D(C' + C) = AB'DC' + AB'DC$$

\* Add the variable D for the missing terms

$$A'B'C = A'B'C(D' + D) = A'B'CD' + A'B'CD$$

$$AB'C = AB'C(D' + D) = AB'CD' + AB'CD$$

\* combine the above four variable terms all together.

$$F = A'BC'D + A'BCD + A'B'CD' + A'B'CD + A'BC'D + A'BCD + AB'CD' + AB'CD + AB'CD' + A'B'CD' + A'B'CD + AB'CD' + AB'CD$$

$$\text{ie } F = m(1, 2, 3, 5, 7, 9, 10, 11, 13, 15)$$

$$\text{ie } F = m(0, 4, 6, 8, 12, 14)$$

### Procedure

1. Connect all made as per the circuit diagram
2. Switch on power supply.
3. Apply different combinations of inputs and observe the output. Compare the output with the truth table

### Result

Different logic circuits all constructed and their truth tables are verified.

$$\text{POS } F_{\text{max}} = (C+D)(B'+D)$$

C	B	D	C+D	B'+D	(C+D)(B'+D)
0	0	0	0	1	0
0	0	1	1	1	1
0	1	0	0	0	0
0	1	1	1	1	1
1	0	0	1	1	1
1	0	1	1	1	1
1	1	0	1	0	0
1	1	1	1	1	1

The above truth table shows both are equal but in SOP minimized equation needs 3 gates pos minimized equation needs 4 gates. So here SOP minimized equation is more economical.

