## MAPD FPGA Lab 7 - Homework Report

Vincenzo Maria Schimmenti 1204565

COMPONENT ila\_0




Figure 1: ILA result

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
use IEEE.NUMERIC_STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity break_measure is
generic(DONE_TIME : integer := 100);
Port (clk
           : in std_logic;
      : in std_logic;
pulses_in : in std_logic; -- Counter input
count_out : out unsigned(5 downto 0); -- break time measurement in c
           : out std_logic);-- Calculation done
done_out
end break_measure;
architecture Behavioral of break measure is
```

```
PORT (
clk : IN STD_LOGIC;
probe0 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
probe1 : IN STD_LOGIC_VECTOR(5 DOWNTO 0);
probe2 : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
probe3 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
probe4 : IN STD_LOGIC_VECTOR(0 DOWNTO 0)
);
END COMPONENT ;
type bm_state is (s_idle, s_pulse, s_measure,s_wait);
signal bms : bm_state;
signal count : STD_LOGIC_VECTOR(5 downto 0);
signal done : std_logic;
signal vState : std_logic_vector(1 downto 0);
begin
ila0 : ila_0
PORT MAP (
clk => clk,
probe0(0) => done,
probe1 => count,
probe2 => vState,
probe3(0) => clk,
probe4(0) => pulses_in
);
bm_fsm : process(clk, rst, pulses_in) is
variable cnt : integer;
variable wcnt : integer;
begin
if rst = '1' then
bms <= s_idle;</pre>
cnt := 0;
wcnt := 0;
done <= '0';
elsif rising_edge(clk) then
case bms is
when s_idle => --pretty sure it's correct
if pulses_in ='1' then --first pulse about to start
```

```
bms <= s_pulse;</pre>
else
bms <= s_idle;</pre>
end if;
when s_pulse =>
if pulses_in ='0' then --pulse finished
bms <= s_measure;</pre>
else
bms <= s_pulse;</pre>
end if:
when s_measure =>
if pulses_in ='1' then --measure finished
bms <= s_wait;</pre>
else
bms <= s_measure;</pre>
end if:
cnt := cnt + 1;
when s_wait =>
if wcnt < DONE_TIME then</pre>
done <= '1';
wcnt := wcnt + 1;
bms <= s_wait;</pre>
else
--go back to idle state
done<= '0';
wcnt := 0;
cnt := 0;
bms <= s_idle;</pre>
end if:
end case;
end if:
done_out <= done;</pre>
vState <= std_logic_vector(to_unsigned(bm_state'pos(bms),2));</pre>
count <= std_logic_vector(to_unsigned(cnt, 6));</pre>
count_out <= to_unsigned(cnt, 6);</pre>
end process;
end Behavioral;
```