

#### F. Y. B. Tech Academic Year 2021-22

**Trimester:I** Subject: Basics of Electrical and Electronics Engineering

Name: Krishnaraj Thadesar Division 9

Roll No:109054 Batch I3

**Experiment No: 6** 

Name of the Experiment: Design and implementation of full adder using basic and universal

gates.

Performed on: 4th February 2022

**Submitted on: 4th February 2022** 

**Aim:** Design and implementation of Full Adder using basic and universal gates.

#### **Prerequisite:**

• Theory of digital logic circuits

#### **Objectives:**

- Identify pins of digital logic gates ICs
- Implement Full Adder circuit with basic and universal gates

#### **Components and equipment required:**

Power supply, digital board, digital logic gate ICs: OR (IC 7432), AND (IC 7408), NOT (IC 7404), NOR (IC 7402), NAND (IC 7400), EX-OR (IC 7486), connecting wires etc.

#### Theory:

#### **Logic Gates:**

Logic Gates are used to implement Boolean Logic. There are six types of basic logic gates that are used in digital systems. It is a device which has the ability to produce one output level with the combinations of input levels. Table 5.1 demonstrates description, symbol and truth table of the logic gates namely AND, OR, NOT, NAND, NOR and EXOR.

Table 5.1 Symbol and truth table of the logic gates

www.mitwpu.edu.in



GATE	Description	Symbol	Truth Table				
NOT	Inverts the given input	A Y	A 0		Y = A' 1		
	11		1		0		
		A	A	В	Y = A*B		
	Logical		0	0	0		
AND	AND of two inputs A	В	0	1	0		
	and B		1	0	0		
			1	1	1		
		A	A	В	Y = A + B		
	Logical OR		0	0	0		
OR	of two inputs A	В	0	1	1		
	and B		1	0	1		
			1	1	1		
		A			V (4 D)		
	Complement	Y	A	В	Y = (A.B)'		
NAND	of logical AND of two		0	0	1		
.==-,2	inputs A and B	В	0	1	1		
			1	0	1		
			1	1	0		



GATE	Description	Symbol	Truth Table			
	Complement	A	A	В	Y = (A+B)' (A+B)'	
	of Logical OR of two		0	0	1	
NOR	inputs A	В	0	1	0	
	and B		1	0	0	
			1	1	0	
		ΑΥ	A	В	$\mathbf{Y} = \mathbf{A} \square \mathbf{B}$	
	Exclusive OR of two inputs A		0	0	0	
EXOR		В	0	1	1	
	and B		1	0	1	
			1	1	0	

Figure 5.1 indicates pin diagram of IC 7404 which is NOT gate. Fig. 5.2 indicates pin diagram of IC 7400 which is quad two input NAND gate. Pin diagrams of OR gate IC 7432, AND gate IC 7408 and EX-OR gate IC 7486 are similar to that of NAND gate IC 7400. Fig. 5.3 indicates pin diagram of IC 7404 hex inverter (NOT) gate.




Fig 5.1 Pin diagram of IC 7404 NOT gate






Fig 5.2 Pin diagram of IC 7400 NAND gate




Fig 5.3 Pin diagram of IC 7402 NOR gate

#### Adder:

An Adder is a device that can add two binary digits. It is a type of digital circuit that performs the addition of two binary numbers. Adders are used in various applications like binary code decimal, address decoding, table index calculation etc.

There are two types of adders, half adder and full adder. Half adder is used to add two binary digits and a full adder is used to add two binary digits with third binary digit which represents carry input. The detailed explanation of the full adder is given below.

#### **Full Adder:**

A full adder circuit is an arithmetic circuit block that can be used to add three bits to produce a SUM and a CARRY output. Such a building block is needed in order to add binary numbers with a large number of bits. The full adder circuit overcomes the limitation of the half-adder, which can be used to add two bits only

There are three inputs and two outputs to a full adder as shown in Fig. 5.4. Inputs are named as A, B and Cin, outputs are named as Sum (S) and Carry (C). Truth table for the full adder is shown in Table 5.2.

Table 5.2 Truth Table of Full adder




Input			Out	put
Α	В	Cin	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Using Karnaugh-maps (K-map), Boolean expressions derived for sum and carry are given by Eq. 5.1 & Eq. 5.2.

$$SUM = A^{B}Cin + A^{B}Cin + A^{C}in + A^{C}in + A^{C}in = A^{C}in = A^{C}in$$
 (5.1)

$$CARRY-OUT = A B + A Cin + B Cin = A.B + Cin (A \oplus B)$$
 (5.2)

Full adder schematic drawn, based on the sum and carry expressions is shown in Fig. 5.5.



Sum = S=  $A B Cin + A B Cin + A B Cin + A B Cin = A \oplus B \oplus Cin$ 



1				
A \	BC <sub>IN</sub> 00	01	11	10
0	0	1	0	1
1	1	0	1	0

Carry Out =  $C_{out} = A B + A Cin + B Cin$ 




Fig: 5.4 Full adder block, K-map for sum and carry

After optimization we get

$$SUM = A XOR B XOR Cin = A \oplus B \oplus Cin$$

 $CARRY-OUT = A AND B OR Cin (A XOR B) = A.B + Cin (A \oplus B)$ 






Fig. 5.5 Full adder Schematic

#### **Procedure:**

- 1. Identify the ICs and verify the truth table of all given ICs as per the entries in Table 5.1.
- 2. Build full adder circuit as shown in Fig. 5.5 on the digital board.
- 3. Make the connections and apply the voltage.
- 4. Verify the results of half adder as per the truth table entries in Table 5.2.

#### **Conclusion:**

The Full Adder circuit was made in Tinkercad and its function and working were understood in detail. The working of all basic as well as universal logic gates were also understood. ICs stopped functioning above a certain Vcc.

#### **Post Lab Questions:**


- 1. Implement the basic logic gates using Universal gates.
- 2. Implement NOR gate using NAND gates, NAND gate using NOR gates.
- 3. What is XOR gate?
- 4. Implement full adder using NAND gates only. .
- 5. State and prove Dorgan's theorem.
- 6. Explain the operation of following gates:
  - a) NOT b) AND c) OR d) NAND e) NOR

#### Additional links for more information:


- http://www.ee.surrey.ac.uk/Projects/CAL/digital-logic/gatesfunc/
- https://www.electronicshub.org/half-adder-and-full-adder-circuits/



#### **EX- OR Gate(IC 7486)**



**VCC: 5 V** 



#### **Quad 2-Input Exclusive OR Gate**

#### High-Performance Silicon-Gate CMOS

The MCS474HCB6 is identical in pirocal to the LS86; this device is similar in function to the MM74CB6 and LS6, but has a different pirocal. The device inputs are compatible with standard CMDS outputs; with pullup nesistors, they are compatible with LSTIL outputs.

- they are compatible with LSTTL colputs.

  Output Drive Capublity 10 LSTTL Loads

  Output Drivetly Intertion to CMOS, NMOS, and TTL.


  Operating Voltage Range: 2 to 8 V

  Low Input Current: 1 µA

  High Noise Inmunity Characteristic of CMOS Devices


  in Compliance with the Requirements Defined by JSDSC Standard
  No. 7A
- Chip Complexity: 56 FETs or 14 Equivalent Gales

#### LOGIC DIAGRAM



### MC54/74HC86







690	678	Outpu
A		7
L	- 1-	L
4.	- 10	166
H .	L	. 16



### **OR Gate(IC 7432)**



### AND Gate(IC 7408)





## Observation Table


Inputs			Outputs				
				Multimeter		Multimeter	
Red	Green	Blue	Orange	Voltage	Yellow	Voltage	
				Reading		Reading	
0	0	0	0	0 V	0	0 V	
0	0	1	1	4.87 V	0	0 V	
0	1	0	1	4.87 V	0	0 V	
0	1	1	0	0 V	1	4.87 V	
1	0	0	1	4.87 V	0	0 V	
1	0	1	0	0 V	1	4.87 V	
1	1	0	0	0 V	1	4.87 V	
1	1	1	1	4.87 V	1	4.87 V	

## Component List


Name	Quantity	Component
P1	1	8,5 Power Supply
SW1	1	DIP Switch SPST x 4
D1	1	Red LED
D2	1	Green LED
D3	1	Blue LED
R1, R2, R3	3	$200 \Omega$ Resistor
D4	1	Orange LED
D5	1	Yellow LED
R4, R5	2	1kΩ Resistor
U1	1	Quad XOR gate
U2	1	Quad AND gate
U3	1	Quad OR gate
Meter1, Meter2	2	Voltage Multimeter




## Tinkercad Circuit for Full Adder



 $\underline{Full\ Adder\ when\ V_{cc}\ is\ Too\ High}$ 





### BEEE EXPERIMENT-6

# Full Addes

(\*)

Post lab quetions

P-1.

Implement the bain login gates veing universal gates.

**\rightarrow** 


Universed gates = NAND and NDR.

Bani gates = AND, OR, NOT.

A

NOT gate:

Trip Out



NAND gate.

(3)


Fig. 2. logic	al NoT			Inputs	Out
AND	gate.		A	B	y
				0	0
Q.			0		0
A			1	1	1
	h-17	b	٥	0	0
1	1		(A.B)		
P N	PAND	NAND			

fig. 2 - logical AND

(3)

OR gate

1000	A	B	Y
-	0	0	0
	0	1	
	1	0	
\$	1	1	



92


Implement NANO gate using NOR gete and vice vissa.

 $\rightarrow$ 


NAND vering NDR.

Nand	Touth		MOR	Truck	Tabe
A	B	Y	A	ß	
0	0	(	0	0	
0	1		0		0
ì	<b>0</b>		l l	Ò	0
	11.2	0	(	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0

La Leave Al



8 B.







Fig: 7. Full todal veing NAND gates only.



Proven.

