

21/02/2025



Dr. Vishwanath Karad

**MIT WORLD PEACE  
UNIVERSITY | PUNE**

TECHNOLOGY, RESEARCH, SOCIAL INNOVATION &amp; PARTNERSHIPS

**School of Computer science and Engineering**  
**Department of Computer Engineering and Technology**  
**Final Year BTech ( CSE/CSF ) (Academic Year 2024-25)**  
**Mid Term Exam - Semester VIII**

**Course Name:- System Software and Compiler Design****Course Code:-CET3011B****Maximum Marks: 30****Time: 1 Hr ... Minutes****Date:****Instructions:-**

1. Attempt any 3 questions from Q. 1 to Q. 4 AND Attempt any 3 questions from Q. 5 to Q. 8
2. Figure to the right indicates full marks.
3. Use of cell phone is prohibited in the examination hall.
4. Neat diagrams must be drawn wherever necessary.
5. Assume suitable data, if necessary and clearly state.
6. Use of scientific calculator is allowed

**Attempt any 3 questions from Q. 1 to Q. 4**

Q1		[5 Marks]
	<p>START 200  BACK MOVER AREG, LOOP  ADD AREG, ='2'  SUB BREG, ='3'  LORG  MULT DREG, B2  B1 EQU BACK  ADD BREG, ='2'  LOOP DS 5  B2 DS 4  END</p> <p>Build the contents at the end of Pass 1 of a 2 pass assembler, by considering the assembly language program above.</p>	

AD, IS  
DL 1

Roll No.

✓ Q2		List the Statement Classes for an ALP of a hypothetical machine. Give examples of 2 statements belonging to each class.	[5 Marks]
Q3		<p>Build intermediate code and literal table for the following source program:</p> <pre> START 200 MOVER DREG, ='8' MOVEM AREG, X B1 MOVER BREG, Y MOVER CREG, Z MOVER DREG, ='3' LTORG SUB BREG, ='6' ORIGIN B1 + 10 MULT BREG, ='3'  X DS 5 Y EQU B1 Z DC 10 END </pre>	[5 Marks]
✓ Q4		List the tasks of Analysis and synthesis phase of a 2-pass assembler.	[5 Marks]
Attempt any 3 questions from Q. 5 to Q. 8			
✓ Q.5		<pre> MACRO MULTIPLY &amp;A1,&amp;A2 MOVER AREG, &amp;A1 MULT AREG,&amp;A2 MEND MACRO DIVIDE &amp;A3,&amp;A4 MOVER BREG, &amp;A3 DIV BREG,&amp;A4 MEND START 100 </pre>	[5 Marks]

		MULTIPLY S1,S2 DIVIDE S1,S2 END Build the contents at the end of Pass 1 of a 2 pass macroprocessor, by considering the assembly language program above.	
✓ Q.6		Discuss transfer vector and relocation bits in Relocating loaders with an example.	[5 Marks]
✓ Q.7		Define Linker. Derive the equation to find the linking time address of a particular symbol in an assembly language program.	[5 Marks]
✓ Q.8	0 1 2 3 4 5 6 7 8 9 10	Explain Direct linking Loader. Generate ESD and RLD card for following code <pre> 0      MAIN      START       ENTRY      S1, S2       EXTRN      ARG1, MAIN1  40     S1 50     S2  60                      DC    A(S1) 64                      DC    A(S2+15) 68                      DC    A(S2-S1-3) 72                      DC    A (MAIN1) 76                      DC    A(ARG1+MAIN1+S2-4)                          END </pre>	[5 Marks]

Location IS