


COA Assignment - 1

1. Design a 4-bit Arithmetic circuit that can perform the following operations based on the control inputs S_1, S_0 and C_{in} :
- Addition,
 - Addition with carry,
 - Subtraction,
 - Subtraction with borrow
 - Increment,
 - Decrement,
 - Transfer A.

Ans: 4-bit Arithmetic Circuit.



→ Basic Component of an arithmetic circuit is the parallel adder. By controlling the data inputs to the adder, it is possible to obtain different types of arithmetic operations.

→ By controlling the two select lines S_1 & S_0 making C_{in} 0 or 1. It is possible to generate the eight arithmetic microoperations.

| Control inputs | S_1, S_0, C_{in} for | | | |
|---------------------------|------------------------|-------|----------|-----------------------|
| | S_1 | S_0 | C_{in} | |
| a) Adding:- | 0 | 0 | 0 | $D = A + B$ |
| b) Add with carry:- | 0 | 0 | 1 | $D = A + B + 1$ |
| c) Subtract :- | 0 | 1 | 1 | $D = A + \bar{B} + 1$ |
| d) Subtract with borrow:- | 0 | 1 | 0 | $D = A + \bar{B}$ |
| e) Increment :- A | 1 | 0 | 1 | $D = A + 1$ |
| f) Decrement A:- | 1 | 1 | 0 | $D = A - 1$ |
| g) Transfer A:- | 1 | 0 | 0 | $D = A$ |
| | 1 | 1 | 1 | $D = A$ |

2) Define the instruction cycle. Explain its significance in the context of program execution, focusing on how the CPU fetches, decodes and executes instructions. Draw the flowchart of the instruction cycle of a basic computer.


Ans:- Instruction Cycle:- A program residing in the memory unit of the computer consists of a sequence of instructions.

The program is executed in the computer by going through a cycle for each instruction. This is called Instruction cycle.

→ Each instruction cycle in turn is subdivided into a sequence of sub cycles or phases.

- 1) Fetch
- 2) Decode
- 3) Read EA (effective address)
- 4) Execute.

Flowchart For Instruction Cycle :-



→ The timing signals T_0 control unit fetches, $T_1 \rightarrow$ Fetches, $T_2 \rightarrow$ Decode.

→ The timing signal that is active after decoding is T_3 .

→ The execution starts from T_3 , and T_0, T_1, T_2 i.e. fetching and decoding is common to all programs.

→ After T_3 the timing signals differ program to program.

3) For the following instructions, explain the sequence of microoperations performed during its execution in a basic computer system.

a. CIR b. SPA c. BSA d. IST e. INP f. SKI.

Ans:

a. CIR:- circulate right

$T_0: AR \leftarrow PC$

$T_1: IR \leftarrow M[AR], PC \leftarrow PC+1$

$T_2: AR \leftarrow IR(0-11), I \leftarrow IR(15)$

$D_4 I' T_3 B_7: AC \leftarrow shr AC, AC(15) \leftarrow I, I \leftarrow AC(0)$

b. SPA:- skip if positive

$T_0: AR \leftarrow PC$

$T_1: IR \leftarrow M[AR], PC \leftarrow PC+1$

$T_2: AR \leftarrow IR(0-11), I \leftarrow IR(15)$

$D_4 I' T_3 B_4: If (AC(15)=0) then PC \leftarrow PC+1.$

c. BSA:- Branch and save Return Address.

$T_0: AR \leftarrow PC$

$T_1: IR \leftarrow M[AR], PC \leftarrow PC+1$

$T_2: AR \leftarrow IR(0-11), I \leftarrow IR(15)$

$I T_3: AR \leftarrow M[AR] \text{ or } I T_3: \text{Nothing.}$

$D_5 T_4: M[AR] \leftarrow PC, AR \leftarrow AR+1$

$D_8 T_8: PC \leftarrow AR, SC \leftarrow 0$

d. IST:- Increment skip if zero.

$T_0: AR \leftarrow PC$

$T_1: IR \leftarrow M[AR], PC \leftarrow PC+1$

$T_2: AR \leftarrow IR(0-11), I \leftarrow IR(15)$

$I T_3: AR \leftarrow M[AR] \text{ or } I T_3: \text{Nothing.}$

$D_5 T_4: ~~PC \leftarrow AR~~, ~~SC \leftarrow 0~~ DR \leftarrow M[AR]$

$D_8 T_8: ~~PC \leftarrow AR~~, ~~SC \leftarrow 0~~ DR \leftarrow DR+1.$

$D_6 T_6: M[AR] \leftarrow DR, if (DR=0) then (PC \leftarrow PC+1)$

INP :- Input Character

T₀ : AR ← PC

T₁ : IR ← M[AR], PC ← PC+1

T₂ : AR ← IR(0-11), IR ← IR(15)

D₇ T₃ B₁₁ : AC(0-7) ← INPR, FCI ← 0

↳ SKI :- skip on Input Flag.

T₀ : AR ← PC

T₁ : IR ← M[AR], PC ← PC+1

T₂ : AR ← IR(0-11), IR ← IR(15)

D₇ T₃ B₁₁ : If (FCI=1) then (PC ← PC+1)


4) An instruction is stored at location 300 with its address field at location 301. The address field has value 400. A processor register R₁ contains the number 200. Evaluate the effective address if the addressing mode of the instruction is (a) direct (b) immediate (c) relative (d) register indirect (e) Index with R₁ as Index register.

Sol:-
(a) direct, i.e. the effective address of operand is the value present in the address field. i.e. equal to '400'.

Hence, ans = 400

(b) immediate, i.e. the data is the value stored in the address field. Hence, EA is 301.

ans = 301



(c) Relative, i.e. for relative we add the value in address field + next instruction address $\Rightarrow 400 + 302 = 702$

Hence, EA = 702

(d) Register index; For register index the EA will be the value of register itself. Hence, EA = 200.

(e) Index with R₁ as index register \Rightarrow for this we add the value of register R₁ and the value stored in address field i.e. 400

$\Rightarrow 400 + 200 = 600$

Hence, EA = 600.

5) Discuss the impact of using different address instruction formats (one, two, three-address) in the execution of arithmetic expression such as $x = (A+B) * (C+D)$.

Ans:- Zero Address:- A stack-organized computer doesn't use an address field for the instructions ADD and MUL.

→ PUSH and POP instructions, need an address field to specify the operand.

$$x = (A+B) * (C+D)$$

→ The name zero-address given to this type of comp. because of the absence of an address field in the computational instructions.

| | | |
|------|---|--------------------------------|
| PUSH | A | $TOS \leftarrow A$ |
| PUSH | B | $TOS \leftarrow B$ |
| ADD | | $TOS \leftarrow (A+B)$ |
| PUSH | C | $TOS \leftarrow C$ |
| PUSH | D | $TOS \leftarrow D$ |
| ADD | | $TOS \leftarrow (C+D)$ |
| MUL | | $TOS \leftarrow (C+D) * (A+B)$ |
| POP | X | $M[X] \leftarrow TOS$ |

One-Address:- One-Address instructions use an implied Accumulator (AC) Register for all data manipulation.

→ For mul & div there is a need for second Register.

→ We neglect 2nd register & assume, the AC contains result of all operations.

| | | |
|-------|---|---------------------------|
| LOAD | A | $AC \leftarrow M[A]$ |
| ADD | B | $AC \leftarrow AC + M[B]$ |
| STORE | T | $M[T] \leftarrow AC$ |
| LOAD | C | $AC \leftarrow M[C]$ |
| ADD | D | $AC \leftarrow M[D] + AC$ |
| MUL | T | $AC \leftarrow AC * M[T]$ |
| STORE | X | $M[X] \leftarrow AC$ |


Two-Address:- These are most common in commercial computers.

| | | |
|-----|------------|-----------------------------|
| MOV | R_1, A | $R_1 \leftarrow M[A]$ |
| ADD | R_1, B | $R_1 \leftarrow R_1 + M[B]$ |
| MOV | R_1, C | $R_1 \leftarrow M[C]$ |
| ADD | R_1, D | $R_1 \leftarrow R_1 + M[D]$ |
| MUL | R_1, R_2 | $R_1 \leftarrow R_1 * R_2$ |
| MOV | X, R_1 | $M[X] \leftarrow R_1$ |

Three-Address:- Computers with three-address instruction formats can use each address field to specify either a processor register or a memory operand.

| | | |
|-----|---------------|------------------------------|
| ADD | R_1, A, B | $R_1 \leftarrow M[A] + M[B]$ |
| ADD | R_2, C, D | $R_2 \leftarrow M[C] + M[D]$ |
| MUL | X, R_1, R_2 | $M[X] \leftarrow R_1 * R_2$ |

The help of block diagram, explain the process of address sequencing in detail.




Steps of Address Sequencing

1. Increment CAR (sequential execution)
 - Next memory location \rightarrow next microinstruction.
 - $CAR \leftarrow CAR + 1$
2. Branching (unconditional or conditional jump)
 - If branch specified, CAR updated with that branch and
 - Conditional branches depend on status flag.
3. Mapping from Instruction Opcode.
 - At the start of executing a machine instruction, opcode field is used to determine starting address.
 - $CAR \leftarrow \text{Mapping}(\text{opcode})$
4. Subroutine calls and Returns
 - Microprograms may call subroutines.
 - Current CAR pushed onto stack when returning popped back.

7) Design a microprogrammed control unit for a CPU that supports decode, and execute of ADD, BRANCH, STORE, EXCHANGE instructions.

Ans for F_1, F_2, F_3 [microoperations]



Fetch:-


$AR \leftarrow PC$
 $DR \leftarrow M[AR], PC \leftarrow PC + 1$
 $AR \leftarrow DR(0-10), CAR(2-5) \leftarrow DR(11-14), CAR(0, 16) \leftarrow 0$

→ The fetch routine needs three microinstructions, which are placed in control memory at addresses 64, 65, 66.

Assembly Label language:-

FETCH: ORG 64
 RETAR
 READ, INCR U JMP NEXT
 DRTAR U JMP NEXT
 U MAP

Micro Instruction Format:-



Condition field :- CD (consists two bits)


We will use the symbols U, Z, S, Z for the four status bits.

| CD | Condition | Symbol | Comments |
|----|--------------|--------|----------------------|
| 00 | A (ways) = 1 | U | Unconditional branch |
| 01 | DR(15) | Z | Indirect address bit |
| 10 | AC(15) | S | Sign bit of AC |
| 11 | AC = 0 | Z | Zero value in AC |

Branch field :- BR

| BR | Symbol | Function |
|----|----------------|--|
| 00 | JMP | $CAR \leftarrow AD$ if condition = 1. |
| 01 | CALL | $CAR \leftarrow CAR + 1$ " " = 0 $CAR \leftarrow AD, SBR \leftarrow CAR + 1$ if CD = 1. |
| 10 | RBT | $CAR \leftarrow CAR + 1$ if CD = 0 |
| 11 | MAP | $CAR \leftarrow SBR$ |
| | | $CAR \leftarrow \begin{matrix} 15 \\ 14 \\ 13 \end{matrix} DR(11-14), (C(0,1,6)) \leftarrow 0$ |


Instruction :-



| Symbol | Opcode | Description |
|-----------|--------|--|
| ADD | 0000 | $AC \leftarrow AC + M[BA]$ |
| BRANCH. | 0001 | If (AC < 0) then $PC \leftarrow CA$ |
| STORE | 0010 | $M[CA] \leftarrow AC$ |
| EXCHANGE. | 0011 | $AC \leftarrow M[CA], M[BA] \leftarrow AC$ |



Microprogram Sequencer



8) The value of a float type variable is represented using single-precision 32-bit floating point format IEEE-754 standard. $X = -27.65$. the representation of X in hexadecimal notation is.

Sol: $X = -27.65$

$S = 1$

(27)

$\Rightarrow 110110101$

$0.65 \times 2 = 1.3 \Rightarrow 1$
 $0.35 \times 2 = 0.7 \Rightarrow 0$
 $0.7 \times 2 = 1.4 \Rightarrow 1$

Normalisation = $(-1)^1 \times 1.1011101 \times 2^4$

$e = 4$

(131)

$\Rightarrow 10000011 \dots$

$E = 4 + 127 = 131$

$B = 131$

$-27.625 =$

$\begin{array}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|} \hline 1 & 1 & 0 & 0 & 0 & 0 & 0 & 1 & 1 & 1 & 0 & 1 & 0 & 0 & \dots & 0 \\ \hline \end{array}$
 1 bit 8 bit 23 bit

Hexadecimal = $\begin{array}{cccccc} 11 & 00 & 0001 & 1101 & 1101 & 00 \dots 0 \\ \hline C & 1 & D & D & 0 & 0000 \end{array}$

$-27.625 \Rightarrow 0X C1DD0000$