


COA Assignment - 1

1. Design a 4-bit Arithmetic circuit that can perform the following operations based on the control inputs S_1, S_0 and C_{in} :

- a. Addition,
- b. Addition with carry re-subtraction,
- c. Subtraction with borrow
- e. Increment,
- f. Decrement,
- g. Transfer A.

Ans 4-bit Arithmetic Circuit :



→ Basic Component of an arithmetic circuit is the parallel adder.

By controlling the data inputs to the adder, it is possible to obtain different types of arithmetic operations.

→ By controlling the two select lines S_1 & S_0 making $C_{in} 0$ or 1.

It is possible to generate the eight arithmetic microoperations.

Control inputs	S_1, S_0, C_{in} for		$D = A + Y + C_{in}$.	
a) Adding :-	S_1 0	S_0 0	C_{in} . 0	$D = A + B$
b) Add with carry :-	S_1 0	S_0 0	C_{in} . 1	$D = A + B + 1$
c) Subtract :-	S_1 0	S_0 1	C_{in} . 1	$D = A + \bar{B} + 1$
d) Subtract with borrow :-	S_1 0	S_0 1	C_{in} . 0	$D = A + \bar{B}$
e) Increment :- A	S_1 1	S_0 0	C_{in} . 1	$D = A + 1$
f) Decrement A :-	S_1 1	S_0 1	C_{in} . 0	$D = A - 1$
g) Transfer A :-	S_1 1	S_0 0	C_{in} . 0	$D = A$
	S_1 1	S_0 1	C_{in} . 1	$D = A$

2) Define the instruction cycle. Explain its significance in the context of program execution, focusing on how the CPU fetches, decodes and executes instructions. Draw the flowchart of the instruction cycle of a basic computer.


Ans:- Instruction Cycle :- A program residing in the memory unit of the computer consists of a sequence of instructions.

The program is executed in the computer by going through a cycle for each instruction. This is called Instruction cycle.

→ Each instruction cycle in turn is subdivided into a sequence of sub cycles or phases.

- 1) Fetch
- 2) Decode
- 3) Read FA (effective address)
- 4) Execute.

lchar For Instruction Cycle :-



→ The timing signals T_0 control unit fetches, $T_1 \rightarrow$ Decodes, $T_2 \rightarrow$ Decode.

→ The timing signal that is active after decoding is T_3 .

→ The execution starts from T_3 , and T_0, T_1, T_2 i.e. fetching and decoding is common to all programs.

→ After T_3 the timing signals differ program to program.

3) For the following instructions, explain the sequence of microoperations performed during its execution in a basic computer system.

- a. CIR b. SPA c. BSA d. IST e. INP f. SKI

Ans:

a. CIR :- Circulate right

T₀ : AR ← PC

T₁ : DR ← M[AR], PC ← PC + 1

T₂ : AR ← DR(0-11), I ← DR(15)

D₇I¹T₃B₂ : AC ← shr AC, AC(15) ← E, F ← AC(0)

b. SPA :- skip if positive

T₀ : AR ← PC

T₁ : DR ← M[AR], PC ← PC + 1

T₂ : AR ← DR(0-11), I ← DR(15)

D₇I¹T₃B₄ : If (AC(15)=0) then PC ← PC + 1.

c. BSA :- Branch and save return Address.

T₀ : AR ← PC

T₁ : DR ← M[AR], PC ← PC + 1

T₂ : AR ← DR(0-11), I ← DR(15)

I T₃ : AR ← M[AR] or I T₃ : Nothing.

D₅T₄ : M[AR] ← PC, AR ← AR + 1

D₅T₅ : PC ← AR, SC ← 0

d. IST :- Inrement skip if zero.

T₀ : AR ← PC

T₁ : DR ← M[AR], PC ← PC + 1

T₂ : AR ← DR(0-11), I ← DR(15)

I T₃ : AR ← M[AR] or I T₃ : Nothing.

D₅T₄ : DR ← DR, AR ← AR + 1, DR ← M[AR]

D₅T₅ : DR ← DR, AR ← AR + 1, DR ← DR + 1.

D₆T₆ : M[AR] ← DR, If (DR=0) then (PC ← PC + 1)

INP :- Input character

T₀ : AR ← PC

T₁ : DR ← M[AR], PC ← PC + 1

T₂ : AR ← IR(0-11), I ← IR(15)

DIT_{3B1}: AC(0-7) ← INPR, FAI ← 0

f. SKI :- skip on Input Flag.

T₀ : AR ← PC

T₁ : DR ← M[AR], PC ← PC + 1

T₂ : AR ← IR(0-11), I ← IR(15)

DIT_{3B1}: If (FAI = 1) then (PC ← PC + 1)

- 4) An instruction is stored at location 300 with its address field at location 301. The address field has value 400. A processor register R_i contains the number 200. Evaluate the effective address if the addressing mode of the instruction is (a) direct (b) immediate (c) relative (d) register indirect (e) index with R_i as index register.

Sol:-
(a) direct, i.e. the effective address of operand is the value present in the address field. i.e. equal to '400'.

Hence, ans = 400

(b) immediate, i.e. the data is the value stored in the address field. Hence, EA is 301.

ans = 301

300		
301	400	
	:	
400		

(c) Relative, i.e. for relative we add the value in address field + next instruction address $\Rightarrow 400 + 302 = 702$

Hence, EA = 702

(d) Register indirect; For register indirect the EA will be the value of register R_i. Hence, EA = 200.

(e) Index with R_i as index register \Rightarrow for this we add the value of register R_i and the value stored in address field i.e. 400

$$\Rightarrow 400 + 200 = 60$$

Hence, EA = 600.

5) Discuss the impact of using different address instruction formats (one, two, three-address) in the execution of arithmetic expression such as $x = (A+B) * (C+D)$.

Ans:- Zero Address:- A stack-organized computer doesn't use an address field for the instructions ADD and MUL.

→ PUSH and POP instructions, need an address field to specify the operand.

$x = (A+B) * (C+D)$	PUSH	A	$TOS \leftarrow A$
	PUSH	B	$TOS \leftarrow B$
→ the name zero-address given to this type of comp. because of the absence of an address field in the computational instructions,	ADD		$TOS \leftarrow (A+B)$
	PUSH	C	$TOS \leftarrow C$
	PUSH	D	$TOS \leftarrow D$
	ADD		$TOS \leftarrow (C+D)$
	MUL		$TOS \leftarrow (C+D) * (A+B)$
	POP	X	$M[X] \leftarrow TOS$

One-Address:- One-Address instructions use an implied Accumulator (AC) Register for all data manipulation.

→ For mul or div there is a need for second register.

→ We neglect 1st register & assume, the AC contains result of all operations.

LOAD	A	$AC \leftarrow M[A]$
ADD	B	$AC \leftarrow AC + M[B]$
STORE	T	$M[T] \leftarrow AC$
LOAD	C	$AC \leftarrow M[C]$
ADD	D	$AC \leftarrow M[D] + AC$
STORL	T	$AC \leftarrow AC * M[T]$
STORE	X	$M[X] \leftarrow AC$


Two-Address:- These are most common in commercial computers.

MOV	R ₁ , A	$R_1 \leftarrow M[A]$
ADD	R ₁ , B	$R_1 \leftarrow R_1 + M[B]$
MOV	R ₂ , C	$R_2 \leftarrow M[C]$
ADD	R ₂ , D	$R_2 \leftarrow R_2 + M[D]$
MUL	R ₁ , R ₂	$R_1 \leftarrow R_1 * R_2$
MOV	X, R ₁	$M[X] \leftarrow R_1$

Three-Address:- Computers with three-address instruction formats can use each address field to specify either a processor register or a memory operand.

ADD	R ₁ , A, B	$R_1 \leftarrow M[A] + M[B]$
ADD	R ₂ , C, D	$R_2 \leftarrow M[C] + M[D]$
MUL	X, R ₁ , R ₂	$M[X] \leftarrow R_1 * R_2$

The help of block diagram, explain the process of address sequencing in detail.



Step by Process of Address Sequencing

1. Increment CAR (sequential execution)

- Next memory location \rightarrow next microinstruction.
- $CAR \leftarrow CAR + 1$

2. Branching (unconditional or conditional jump)

- If branch specified, CAR updated with that branch and
- conditional branches depend on status flag.

3. Mapping from Instruction OPCODE


- At the start of executing a machine instruction, opcode field is used to determine starting address.
- $CAR \leftarrow \text{Mapping}(\text{opcode})$

4. Subroutine calls and Returns

- Microprograms may call subroutines.
- Current CAR pushed onto stack when returning popped back.

f) Design a microprogrammed control unit for a CPU that supports decode, and execute of ADD, BRANCH, STORE, EXCHANGE instruction.

Ans For F_1, F_2, F_3 [micro operations]



Fetch:-

$$AR \leftarrow PC$$

$$DR \leftarrow M[AR], PL \leftarrow PC + 1$$

$$AR \leftarrow DR(0-10), CAP(2-5) \leftarrow DR(11-14) \quad CAP(0, 16) \leftarrow 0$$

→ The fetch routine needs three microinstructions, which are placed in control memory at addresses 64, 65, 66.

Assembly level language:-

FETCH:

ORG 64

PTAR

READ, INCPC

DPTAR


U
U
U

SMR
SMR
MAP

NEXT

NEXT

Micro Instruction Format:-



Condition field :- CD → (contains 4 bits)
 we will use the symbols U, I, S, Z for the four status bits.

CD	Condition	Symbol	Comments
00	Always 21.	U	Unconditional branch
01	DR(15)	I	Indirect address bit
10	AC(15)	S	Sign bit of AC
11	AC = 0	Z	Zero value in AC

Branch Field :- BR

BR	Symbol	Function
00	JMP	CAR ← AD if condition 21.
01	CALL	CAR ← CAR + 1 " " = 0
10	RET	CAR ← AD, SBR ← CAR + 1 if CD 21. CAR ← CAR + 1 if CD = 0
11	MAP	CAR ← SBR.


15 14 11 10
| | | |
2 | OPCODE | ADDRESS | 0

Instruction:-

Symbol	opcode	Description
ADD	0000	AC ← AC + M[EA]
BRANCH.	0001	H(AC0) then PC ← EA
STORE	0010	M[EA] ← AC
EXCHANG.	0011	AC ← M[EA], M[EA] ← AC



Microprogram sequencer



8) The value of a float type variable is represented using single-precision 32-bit floating point format IEEE-754 standard. $x = -27.65$. The representation of x in hexadecimal notation is.


$$\text{sol: } x = -27.65 \quad \frac{1}{27} \Rightarrow 110110101 \quad 0.65 \times 2 = 1.30 \\ \boxed{S=1} \quad 0.20 \times 2 = 0.50 \quad 0.8 \times 2 = 1.60$$

$$\text{Normalization} = (-1)^1 \times 1.1011101 \times 2^4$$

$$E = 4 + \boxed{127} \rightarrow 48(8-754) \\ F = 131$$

$$\boxed{131} \quad \Rightarrow 10000011. \approx E$$

$$-27.625 =$$



$$\text{Hexadecimal} = 11000001110111010000000000000000 \\ C \quad | \quad D \quad D \quad D \quad D \quad 0000$$

$$-27.625 \Rightarrow 0x \text{ e1 DD 00 00}$$