31	27	26	25	24	5	20	19	15	14	12	11	7	6	0	
	funct7				rs2		rs	1	fun	ct3]	rd	opc	ode	R-type
	ir	nm[11:0)]			rs	1	fun	ct3]	rd	opc	ode	I-type
1	imm[11:	5]			rs2		rs	1	fun	ct3	imn	n[4:0]	ope	ode	S-type
in	nm[12 10]):5]			rs2		rs	1	fun	ct3	imm[4:1 11]	ope	ode	SB-type
				$_{ m im}$	m[31:1]	.2]					1	rd	ope	ode	U-type
imm[20 10:1 11 19:12]]	rd	ope	ode	UJ-type		

RV32I Base Instruction Set

				Base Instr	uction S			-
			[31:12]			rd	0110111	LUI
			[31:12]			rd	0010111	AUIPC
):1 11 1			rd	1101111	JAL
	nm[11:0			rs1	000	rd	1100111	JALR
imm[12 10	1		s2	rs1	000	imm[4:1 11]	1100011	BEQ
imm[12 10			s2	rs1	001	imm[4:1 11]	1100011	BNE
imm[12 10			s2	rs1	100	imm[4:1 11]	1100011	BLT
imm[12 10			s2	rs1	101	imm[4:1 11]	1100011	BGE
imm[12 10			s2	rs1	110	imm[4:1 11]	1100011	BLTU
	imm[12 10:5] rs2				111	imm[4:1 11]	1100011	BGEU
	nm[11:0	1		rs1	000	rd	0000011	LB
	nm[11:0	J		rs1	001	rd	0000011	LH
	nm[11:0	J		rs1	010	rd	0000011	LW
	nm[11:0	J		rs1	100	rd	0000011	LBU
	nm[11:0	,		rs1	101	rd	0000011	LHU
imm[11:5	-		s2	rs1	000	imm[4:0]	0100011	SB
imm[11:5			s2	rs1	001	imm[4:0]	0100011	SH
imm[11:5			s2	rs1	010	imm[4:0]	0100011	SW
	nm[11:0	1		rs1	000	rd	0010011	ADDI
	nm[11:0			rs1	010	rd	0010011	SLTI
	nm[11:0			rs1	011	rd	0010011	SLTIU
	nm[11:0	J		rs1	100	rd	0010011	XORI
	nm[11:0			rs1	110	rd	0010011	ORI
	nm[11:0			rs1	111	rd	0010011	ANDI
0000000			amt	rs1	001	rd	0010011	SLLI
0000000			amt	rs1	101	rd	0010011	SRLI
0100000			amt	rs1	101	rd	0010011	SRAI
0000000			s2	rs1	000	rd	0110011	ADD
0100000			s2	rs1	000	rd	0110011	SUB
0000000			s2	rs1	001	rd rd	0110011	SLL SLT
0000000			s2 s2	rs1	010	rd	0110011 0110011	SLTU
0000000			$\frac{sz}{s2}$	rs1 rs1	100	rd	0110011	XOR
0000000			$\frac{sz}{s2}$	rs1	100	rd	0110011	SRL
0100000			$\frac{sz}{s2}$	rs1	101	rd	0110011	SRA
000000			$\frac{52}{52}$	rs1	110	rd	0110011	OR
0000000			$\frac{52}{52}$	rs1	111	rd	0110011	AND
0000	pre		succ	00000	000	00000	0001111	FENCE
0000	_		0000	00000	000	00000	0001111	FENCE.I
	0000 0000 0000			00000	000	00000	1110011	ECALL
	000000000000000000000000000000000000000			00000	000	00000	1110011	EBREAK
000	$\cos \cos $	001		rs1	000	rd	1110011	CSRRW
	csr				010	rd	1110011	CSRRS
	csr				010	rd	1110011	CSRRC
	csr				101	rd	1110011	CSRRWI
	csr				110	rd	1110011	CSRRSI
	csr			zimm zimm	111	rd	1110011	CSRRCI
	CDI			21111111	1 111	14	1110011	

31	27	26	25	24	20	0	19	15	14	12	11	7	6	0	
	funct	7			rs2		rs1		fun	ct3	$_{\mathrm{rd}}$		ope	code	R-type
		imm[[11:0]	•			rs1		fun	ct3	rd		op	code	I-type
	imm[11	.:5]			rs2		rs1		fun	ct3	imm[4:0]	0]	op	code	S-type

RV64I Base Instruction Set (in addition to RV32I)

imm[11	[0:1]	rs1	110	rd	0000011	LWU
imm[11	[0:1]	rs1	011	rd	0000011	LD
imm[11:5]	rs2	rs1	011	imm[4:0]	0100011	SD
000000	shamt	rs1	001	rd	0010011	SLLI
000000	shamt	rs1	101	rd	0010011	SRLI
010000	shamt	rs1	101	rd	0010011	SRAI
imm[11	[0:1]	rs1	000	rd	0011011	ADDIW
0000000	shamt	rs1	001	rd	0011011	SLLIW
0000000	shamt	rs1	101	rd	0011011	SRLIW
0100000	shamt	rs1	101	rd	0011011	SRAIW
0000000	rs2	rs1	000	rd	0111011	ADDW
0100000	rs2	rs1	000	rd	0111011	SUBW
0000000	rs2	rs1	001	rd	0111011	SLLW
0000000	rs2	rs1	101	rd	0111011	SRLW
0100000	rs2	rs1	101	rd	0111011	SRAW

RV32M Standard Extension

						,
0000001	rs2	rs1	000	$^{\mathrm{rd}}$	0110011	MUL
0000001	rs2	rs1	001	rd	0110011	MULH
0000001	rs2	rs1	010	rd	0110011	MULHSU
0000001	rs2	rs1	011	rd	0110011	MULHU
0000001	rs2	rs1	100	rd	0110011	DIV
0000001	rs2	rs1	101	rd	0110011	DIVU
0000001	rs2	rs1	110	rd	0110011	REM
0000001	rs2	rs1	111	$^{\mathrm{rd}}$	0110011	REMU

RV64M Standard Extension (in addition to RV32M)

0000001	rs2	rs1	000	$^{\mathrm{rd}}$	0111011	MULW
0000001	rs2	rs1	100	rd	0111011	DIVW
0000001	rs2	rs1	101	rd	0111011	DIVUW
0000001	rs2	rs1	110	rd	0111011	REMW
0000001	rs2	rs1	111	$^{\mathrm{rd}}$	0111011	REMUW

RV32A Standard Extension

00010	aq	rl	00000	rs1	010	$^{\mathrm{rd}}$	0101111	LR.W
00011	aq	rl	rs2	rs1	010	$^{\mathrm{rd}}$	0101111	SC.W
00001	aq	rl	rs2	rs1	010	rd	0101111	AMOSWAP.W
00000	aq	rl	rs2	rs1	010	rd	0101111	AMOADD.W
00100	aq	rl	rs2	rs1	010	rd	0101111	AMOXOR.W
01100	aq	rl	rs2	rs1	010	rd	0101111	AMOAND.W
01000	aq	rl	rs2	rs1	010	rd	0101111	AMOOR.W
10000	aq	rl	rs2	rs1	010	rd	0101111	AMOMIN.W
10100	aq	rl	rs2	rs1	010	rd	0101111	AMOMAX.W
11000	aq	rl	rs2	rs1	010	rd	0101111	AMOMINU.W
11100	aq	rl	rs2	rs1	010	rd	0101111	AMOMAXU.W

31	27	26	25	24	20	19	15	14	12	11	7	6	0	
	funct	7			rs2	1	rs1	fun	ct3	re	d	opco	ode	R-type
	rs3	fun	ct2		rs2	1	rs1	fun	ct3	re	d	opco	ode	R4-type
		imm[11:0]			1	rs1	fun	ct3	re	d	opco	ode	I-type
	imm[11	.:5]			rs2	1	:s1	fun	ct3	imm	[4:0]	opco	ode	S-type

RV64A Standard Extension (in addition to RV32A)

00010	aq	rl	00000	rs1	011	$^{\mathrm{rd}}$	0101111	LR.D
00011	aq	rl	rs2	rs1	011	$^{\mathrm{rd}}$	0101111	SC.D
00001	aq	rl	rs2	rs1	011	$^{\mathrm{rd}}$	0101111	AMOSWAP.D
00000	aq	rl	rs2	rs1	011	$^{\mathrm{rd}}$	0101111	AMOADD.D
00100	aq	rl	rs2	rs1	011	rd	0101111	AMOXOR.D
01100	aq	rl	rs2	rs1	011	rd	0101111	AMOAND.D
01000	aq	rl	rs2	rs1	011	rd	0101111	AMOOR.D
10000	aq	rl	rs2	rs1	011	rd	0101111	AMOMIN.D
10100	aq	rl	rs2	rs1	011	rd	0101111	AMOMAX.D
11000	aq	rl	rs2	rs1	011	rd	0101111	AMOMINU.D
11100	aq	rl	rs2	rs1	011	rd	0101111	AMOMAXU.D

RV32F Standard Extension

imm[11:0]			rs1	010	rd	0000111	FLW
imm[11	.:5]	rs2	rs1	010	imm[4:0]	0100111	FSW
rs3	00	rs2	rs1	rm	rd	1000011	FMADD.S
rs3	00	rs2	rs1	rm	rd	1000111	FMSUB.S
rs3	00	rs2	rs1	rm	rd	1001011	FNMSUB.S
rs3	00	rs2	rs1	rm	$^{\mathrm{rd}}$	1001111	FNMADD.S
000000	00	rs2	rs1	rm	rd	1010011	FADD.S
000010	00	rs2	rs1	rm	rd	1010011	FSUB.S
000100	00	rs2	rs1	rm	rd	1010011	FMUL.S
000110	00	rs2	rs1	rm	rd	1010011	FDIV.S
010110	00	00000	rs1	rm	rd	1010011	FSQRT.S
001000	00	rs2	rs1	000	$^{\mathrm{rd}}$	1010011	FSGNJ.S
001000	00	rs2	rs1	001	rd	1010011	FSGNJN.S
001000	00	rs2	rs1	010	rd	1010011	FSGNJX.S
001010	00	rs2	rs1	000	rd	1010011	FMIN.S
001010	00	rs2	rs1	001	rd	1010011	FMAX.S
110000	00	00000	rs1	rm	rd	1010011	FCVT.W.S
110000	00	00001	rs1	rm	$^{\mathrm{rd}}$	1010011	FCVT.WU.S
111000	00	00000	rs1	000	$^{\mathrm{rd}}$	1010011	FMV.X.S
101000	00	rs2	rs1	010	rd	1010011	FEQ.S
101000	00	rs2	rs1	001	rd	1010011	FLT.S
101000	00	rs2	rs1	000	rd	1010011	FLE.S
111000	00	00000	rs1	001	rd	1010011	FCLASS.S
1101000		00000	rs1	rm	rd	1010011	FCVT.S.W
110100	00	00001	rs1	rm	rd	1010011	FCVT.S.WU
1111000		00000	rs1	000	rd	1010011	FMV.S.X

31	27	26 25	24 20	19 15	14 12	11 7	6 0	
	funct	7	rs2	rs1	funct3	rd	opcode	R-type
	rs3	funct2	rs2	rs1	funct3	rd	opcode	R4-type
		imm[11:0]		rs1	funct3	rd	opcode	I-type
	imm[11	L:5]	rs2	rs1	funct3	imm[4:0]	opcode	S-type
		RV64F S	Standard Ex	tension (ir	ı additior	ı to RV32F)	
	110000		00010	rs1	rm	rd	1010011	FCVT.L.S
	110000	00	00011	rs1	rm	rd	1010011	FCVT.LU.S
	110100	00	00010	rs1	rm	rd	1010011	FCVT.S.L
	110100	00	00011	rs1	rm	rd	1010011	FCVT.S.LU
			RV32D (Standard I	Extension			_
		imm[11:0]		rs1	011	rd	0000111	FLD
	imm[11		rs2	rs1	011	imm[4:0]	0100111	FSD
	rs3	01	rs2	rs1	rm	rd	1000011	FMADD.D
	rs3	01	rs2	rs1	rm	rd	1000111	FMSUB.D
	rs3	01	rs2	rs1	rm	rd	1001011	FNMSUB.D
	rs3	01	rs2	rs1	rm	rd	1001111	FNMADD.D
	000000		rs2	rs1	rm	rd	1010011	FADD.D
	000010		rs2	rs1	rm	rd	1010011	FSUB.D
	000100		rs2	rs1	rm	rd	1010011	FMUL.D
	000110		rs2	rs1	rm	rd	1010011	FDIV.D
	010110		00000	rs1	rm	rd	1010011	FSQRT.D
	001000		rs2	rs1	000	rd	1010011	FSGNJ.D
	001000		rs2	rs1	001	rd	1010011	FSGNJN.D
	001000		rs2	rs1	010	rd	1010011	FSGNJX.D
	001010		rs2	rs1	000	rd	1010011	FMIN.D
	001010		rs2	rs1	001	rd	1010011	FMAX.D
	010000	00	00001	rs1	rm	rd	1010011	FCVT.S.D
	010000	01	00000	rs1	rm	rd	1010011	FCVT.D.S
	101000	01	rs2	rs1	010	rd	1010011	FEQ.D
	101000	01	rs2	rs1	001	rd	1010011	FLT.D
	101000	01	rs2	rs1	000	rd	1010011	FLE.D
	111000	01	00000	rs1	001	rd	1010011	FCLASS.D
	110000	01	00000	rs1	rm	rd	1010011	FCVT.W.D
	110000	01	00001	rs1	rm	rd	1010011	FCVT.WU.D
	110100	01	00000	rs1	rm	rd	1010011	FCVT.D.W
	110100	01	00001	rs1	rm	rd	1010011	FCVT.D.WU
	-	BARAD 6	Standard Ex	tonsion (ir	n addition	to BV32D	1)	
	110000		00010	rs1	rm	rd	1010011	FCVT.L.D
	110000		00010	rs1	rm	rd	1010011	FCVT.LU.D
	111000		00000	rs1	000	rd	1010011	FMV.X.D
	11000		00010	rs1	rm	rd	1010011	FCVT.D.L
	110100		00010	rs1	rm	rd	1010011	FCVT.D.LU
	111100		00001	rs1	000	rd	1010011	FMV.D.X
	111100	~ -	1 00000	101		1 20	1010011	

Table 9.2: Instruction listing for RISC-V