



Introduction to Vivado

Lan-Da Van and Chun-Jen Tsai
Department of Computer Science
National Chiao Tung University
Taiwan, R.O.C.
Fall, 2020



Lab 1 Goal: Simulate an 8-bit Multiplier

Mat 1

- ◆ In this lab, you must simulate the operations of a sequential binary multiplier using the Vivado Simulator
 - You should review your old textbook on Digital Circuit Design by Mano. Some design guideline of the sequential binary multiplier is in Section 8.10 of Mano's book.
 - The multiplier is designed using only adder, shifter, multiplexor, and gate-level operators. You cannot use the multiplication operator of Verilog.
- ◆ The lab file submission deadline is on 9/28 by 6:00pm.






Target Technology of Digital Labs

- ◆ Digital circuits can be implemented in different ways.
 - Circuits Boards
 - ◆ Circuit board design using standard IC parts (e.g., 74SLxx)
 - Application Specific ICs
 - ◆ Full-custom and Cell-based IC designs
 - Programmable logics
 - ◆ Field Programmable Gate Array (FPGA) design

- ◆ Here, we use Xilinx FPGAs for circuit implementation.
 - Xilinx is the largest FPGA manufacturing company in the world.
 - Ross Freeman, the co-founder of Xilinx, invented the very first FPGA in 1985[†].






Xilinx Vivado Design Suite

Mat 1

- ◆ Xilinx has two different EDA tools for FPGA-based digital system designs.
 - Vivado Design Suite
 - ◆ Only for 7th-generation FPGAs and above
 - ◆ Unified IDE for both “SoC” and “digital circuit” designs
 - ISE Design Suite
 - ◆ For 7th- and older generations of FPGAs
 - ◆ ISE EDK for SoC designs
 - ◆ ISE Project Navigator for digital circuit designs
- ◆ In this course, we use the Vivado Design Suite for digital circuit design.





Vivado Circuit Implementation Flow

Mat 1

◆ Step 1: Design Entry

- Input your circuit design using Hardware Description Language (HDL), such as Verilog or VHDL

◆ Step 2: Synthesis


- Convert from the HDL programs or schematics to a netlist file that define a list of circuit blocks and how they are connected

◆ Step 3: Mapping

- Determine what FPGA resource will be used to implement which part of the netlist

◆ Step 4: Place-and-Route

- Determine physical location and routing of the circuit resource
- A “*.bit” file will be generated for the FPGA device.





Vivado Circuit Debug Flow

Mat 1

- ◆ Your design may not be perfect in the first try!
 - Circuit debugging is done via “simulation” or “signal probing”.
- ◆ Vivado supports several simulation types. In particular:
 - Behavioral simulation
 - ◆ Functional simulation before synthesis; assumes zero delay
 - Post implementation functional simulation
 - ◆ Functional simulation after synthesis; assumes zero delay
 - Post implementation timing simulation
 - ◆ Simulate signal switching of your circuit with exact signal delays on the target devices
 - ◆ Also called “post-sim”
- ◆ Vivado Logic Analyzer can analyze runtime signals.






Install Your Own Vivado Design Suite

Mat 1

- ◆ Install a copy of Vivado Design Suite – HLx Editions 2020.1 onto your computer.
 - You can download it from:

<https://www.Xilinx.com/support/download.html>
- ◆ The installation requires about 16 GB of disk space.
 - Please install the “WebPACK” version and register online for a free license.








Vivado Installation Guide (1/2)

Mat 1

◆ You must select the right version upon installation:



Choose "Vivado" and "WebPACK"





Vivado Installation Guide (2/2)

Mat 1

◆ Selecting the required packages and FPGA devices:

Xilinx Unified 2020.1 Installer - Vivado HL WebPACK

Vivado HL WebPACK

Customize your installation by (de)selecting items in the tree below. Moving cursor over selections below provide additional information.

Vivado HL WebPACK is the no cost, device limited version of Vivado HL Design Edition. Users can optionally add Model Composer and System Generator for DSP to this installation.

- Design Tools
 - Vivado Design Suite
 - DocNav
- Devices
 - Production Devices
 - SoCs
 - 7 Series (limited support)
 - ☒ Artix-7
 - ☐ Kintex-7
 - ☐ Spartan-7
 - ☐ Virtex-7
 - UltraScale (limited support)
 - UltraScale+ (limited support)
 - Engineering Sample Devices
- Installation Options
 - ☒ Install Cable Drivers (You MUST disconnect all Xilinx Platform Cable USB II cables before proceeding)
 - ☒ Enable WebTalk for Vivado to send usage statistics to Xilinx (Always enabled for WebPACK license)
 - ☐ Install WinPCap for Ethernet Hardware Co-simulation
 - ☐ Launch configuration manager to associate System Generator for DSP with MATLAB

Download Size: 9.68 GB
Disk Space Required: 33.66 GB

Reset to Defaults

< Back Next > Cancel

Copyright © 1986-2020 Xilinx, Inc. All rights reserved.

In this course, we only used an Artix FPGA. To save disk space, uncheck all other FPGA devices.





Installation of Arty Board Definitions

◆ After the installation of Vivado, you must install the board definition file of Arty:

- Download arty.zip from E3.
- Unzip arty.zip to the following directory:

C:\<INST_DIR>\Xilinx\Vivado\2020.1\data\boards\board_files







Launch Vivado 2020.1

Mat 1


❖ Double-click the Vivado 2020.1 icon on the desktop:





Create a New Project in Vivado

Mat 1





Select Project Type

Mat 1

New Project

Project Type

Specify the type of project to create.

☒ **RTL Project**
You will be able to add sources, create block designs in IP Integrator, generate IP, run RTL analysis, synthesis, implementation, design planning and analysis.

☒ **Do not specify sources at this time**

☐ **Post-synthesis Project**
You will be able to add sources, view device resources, run design analysis, planning and implementation.


☐ **Do not specify sources at this time**

☐ **I/O Planning Project**
Do not specify design sources. You will be able to view part/package resources.

☐ **Imported Project**
Create a Vivado project from a Synplify, XST or ISE Project File.

☐ **Example Project**
Create a new Vivado project from a predefined template.

? < Back Next > Finish Cancel





Select the Target FPGA Board

Mat 1

New Project

Default Part

Choose a default Xilinx part or board for your project.

Parts | **Boards**

[Reset All Filters](#) Install/Update Boards

Vendor: All Name: Arty Board Rev: Latest

Search: Q-

Display Name	Preview	Vendor	File Version	Part	I/O Pin Count	Board Rev
Arty		digilentinc.com	1.1	xc7a35ticsg324-1L	324	C.0

< Back Next > Finish Cancel





Add a New HDL Source Code

Mat 1

lab1 - [C:/Users/user/Desktop/lab1/lab1.xpr] - Vivado 2020.1

File Edit Flow Tools Reports Window Layout View Help Q- Quick Access

Ready

Default Layout

Flow Navigator

PROJECT MANAGER

- Settings
- Add Sources**
- Language Templates
- IP Catalog

IP INTEGRATOR

- Create Block Design
- Open Block Design
- Generate Block Design

SIMULATION

- Run Simulation

RTL ANALYSIS

- Open Elaborated Design

SYNTHESIS

- Run Synthesis

PROJECT MANAGER - lab1

Sources

Design Sources

Constraints

Hierarchy Libraries Compile Order

Properties

Select an object to see properties

Project Summary

Overview | Dashboard

Settings Edit

Project name: lab1

Project location: C:/Users/user/Desktop/lab1

Product family: Artix-7


Project part: Arty (xc7a35ticsg324-1L)

Top module name: Not defined

Target language: Verilog

Tcl Console Messages Log Reports **Design Runs**

Name	Constraints	Status	WNS	TNS	WHS	THS	TPWS	Total Power	Failed Routes	LUT	FF	BRAM	URAM	DSP	Start	Elapsed	Run
synth_1	constrs_1	Not started															Viva
impl_1	constrs_1	Not started															Viva







Specifying the Source Type to Create

Mat 1

- ◆ There are several types of source files in a circuit design project: design sources, constraint sources, simulation sources, and memory sources, etc.





Create a 4-bit Full Adder Design

Mat 1

◆ Let's create a design source from scratch!

Add Sources

Add or Create Design Sources

Specify HDL, netlist, Block Design, and IP files, or directories containing those file types to add to your project. Create a new source file and add it to your project.

Use Add Files, Add Directories or Create File buttons below

☐ Scan and add RTL include files into project

☐ Copy sources into project

☒ Add sources from subdirectories

Create Source File

Create a new source file and add it to your project.


File type: Verilog

File name: FullAdder

File location: <Local to Project>

OK Cancel




< Back Next > Finish Cancel





Confirm to Create the Verilog Module

- ◆ You can define your ports here or do it in the HDL code:





An Empty Verilog Template is Created

Mat 1

- ◆ You can type in your Verilog code in the editor window:

lab1 - [C:/Users/user/Desktop/lab1/lab1.xpr] - Vivado 2020.1

File Edit Flow Tools Reports Window Layout View Help Q- Quick Access

Flow Navigator

- PROJECT MANAGER
 - Settings
 - Add Sources
 - Language Templates
 - IP Catalog
- IP INTEGRATOR
 - Create Block Design
 - Open Block Design
 - Generate Block Design
- SIMULATION
 - Run Simulation
- RTL ANALYSIS
 - Open Elaborated Design
- SYNTHESIS
 - Run Synthesis

PROJECT MANAGER - lab1

Sources

- Design Sources (1)
 - FullAdder (FullAdder.v)
- Constraints
- Simulation Sources (1)

Hierarchy Libraries Compile Order

Source File Properties

FullAdder.v

☒ Enabled

Location: C:/Users/user/Desktop/lab1/lab1.srcs/sources_1/new

General Properties


Project Summary x FullAdder.v x

C:/Users/user/Desktop/lab1/lab1.srcs/sources_1/new/FullAdder.v

```
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 ///////////////////////////////////////////////////////////////////////////////////
21
22
23 module FullAdder(
24
25 );
26 endmodule
27
```

Tcl Console Messages Log Reports Design Runs x

Name	Constraints	Status	WNS	TNS	WHS	THS	TPWS	Total Power	Failed Routes	LUT	FF	BRAM	URAM	DSP	Start	Elapsed	Run
synth_1	constrs_1	Not started															Viva
impl_1	constrs_1	Not started															Viva





Type in the HDL Source Code

Mat 1


◆ The complete code for a 4-bit full adder is as follows:

```
// ----- A four-bit full adder -----
module FullAdder(A, B, Cin, S, Cout);
    input [3:0] A, B;
    input Cin;
    output [3:0] S;
    output Cout;
    wire [2:0] t;

    FA_1bit FA0(.A(A[0]), .B(B[0]), .Cin(Cin), .S(S[0]), .Cout(t[0]));
    FA_1bit FA1(.A(A[1]), .B(B[1]), .Cin(t[0]), .S(S[1]), .Cout(t[1]));
    FA_1bit FA2(.A(A[2]), .B(B[2]), .Cin(t[1]), .S(S[2]), .Cout(t[2]));
    FA_1bit FA3(.A(A[3]), .B(B[3]), .Cin(t[2]), .S(S[3]), .Cout(Cout));
endmodule

// ----- A 1-bit full adder -----
module FA_1bit(A, B, Cin, S, Cout);
    input A, B, Cin;
    output S, Cout;

    assign S = Cin ^ A ^ B;
    assign Cout = (A & B) | (Cin & B) | (Cin & A);
endmodule
```







TestBench Design

Mat 1

- ◆ You must create a testbench to generate input signals that can feed into your circuit module, such that you can analyze the output to verify its correctness.






Create the Testbench Source Code

Mat 1

- ◆ Click “Add Sources” button again, and this time, select “Add or create simulation sources”






Confirm the Creation of the Testbench

Mat 1





- ◆ Here, we include the design sources into the simulation set so that we can test the modules under development.

 Add Sources ✕

Add or Create Simulation Sources

Specify simulation specific HDL files, or directories containing HDL files, to add to your project. Create a new source file on disk and add it to your project.

Specify simulation set: sim_1 ▼

	Index	Name	Library	Location
   	1	FullAdder_tb.v	xil_defaultlib	<Local to Project>


☐ Scan and add RTL include files into project

☐ Copy sources into project

☒ Add sources from subdirectories

☒ Include all design sources for simulation

?







Create the Testbench Template

Mat 1

- ◆ Hit “OK” then “Yes” to create an empty testbench template → top-level of the testbench template usually has no I/O ports





Type in the Testbench Source Code

Mat 1

lab1 - [C:/Users/user/Desktop/lab1/lab1.xpr] - Vivado 2020.1

File Edit Flow Tools Reports Window Layout View Help Q- Quick Access

Ready

Default Layout

Flow Navigator

PROJECT MANAGER

Settings

Add Sources

Language Templates

IP Catalog

IP INTEGRATOR

Create Block Design

Open Block Design

Generate Block Design

SIMULATION

Run Simulation

RTL ANALYSIS

Open Elaborated Design

SYNTHESIS

Run Synthesis

PROJECT MANAGER - lab1

Sources

Constraints

Simulation Sources (2)

sim_1 (2)

FullAdder (FullAdder.v)

FullAdder_tb (FullAdder_tb.v)

Hierarchy Libraries Compile Order

Source File Properties

FullAdder_tb.v

Enabled

General Properties

Project Summary

FullAdder_tb.v

C:/Users/user/Desktop/lab1/lab1.srcs/sim_1/new/FullAdder_tb.v

```

16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 ///////////////////////////////////////////////////////////////////
21
22
23 module FullAdder_tb(
24
25 );
26 endmodule
27

```

Tcl Console Messages Log Reports Design Runs

Name	Constraints	Status	WNS	TNS	WHS	THS	TPWS	Total Power	Failed Routes	LUT	FF	BRAM	URAM	DSP	Start	Elapsed	Run
synth_1	constrs_1	Not started															Viva
impl_1	constrs_1	Not started															Viva





The Sample Testbench Code

Mat 1

- ◆ The template created by Vivado is an empty module; you must add test pattern generators in the module.

```
module FullAdder_tb;

// inputs
reg clk = 1;
reg [3:0] A, B;
reg Cin;

// outputs
wire [3:0] S;
wire Cout;

// Instantiate the Unit
// Under Test (UUT)


FullAdder uut(
    .A(A),
    .B(B),
    .Cin(Cin),
    .S(S),
    .Cout(Cout)
);
```

```
// 100MHz clock generator
always
    #5 clk = !clk;

initial begin
    // Initialize Inputs
    A = 0; B = 0; Cin = 0;

    // Wait 100 ns for global
    // reset to finish
    #100;

    // Add stimulus here
    A = 4'b0101; B = 4'b1010;
    #50;
    A = 4'b1111; B = 4'b0001;
    #50;
    A = 4'b0000; B = 4'b1111;
    Cin = 1'b1;
    #50;
    A = 4'b0110; B = 4'b0001;
end
endmodule
```





Run the Simulation

Mat 1

lab1 - [C:/Users/user/Desktop/lab1/lab1.xpr] - Vivado 2020.1

File Edit Flow Tools Reports Window Layout View Help Q- Quick Access

Ready

Default Layout

Flow Navigator

PROJECT MANAGER - lab1

Sources

Constraints

Simulation Sources (1)

sim_1 (1)

FullAdder_tb (FullAdder_tb.v) (1)

Utility Sources

Hierarchy Libraries Compile Order

Source File Properties

FullAdder_tb.v

Enabled

Project Summary

FullAdder_tb.v

C:/Users/user/Desktop/lab1/lab1.srcs/sim_1/new/FullAdder_tb.v

```

49 // Initialize Inputs
50 A = 0; B = 0; Cin = 0;
51
52 // Wait 100 ns for global
53 // reset to finish
54 #100;
55
56 // Add stimulus here
57 A = 4'b0101; B = 4'b1010;
58 #50;
59 A = 4'b1111; B = 4'b0001;
60 #50;
61 A = 4'b0000; B = 4'b1111;
62 Cin = 1'b1;
  
```

Run Simulation

Run Behavioral Simulation **Click!**

Run Post-Synthesis Functional Simulation

Run Post-Synthesis Timing Simulation

Run Post-Implementation Functional Simulation

Run Post-Implementation Timing Simulation

Run Synthesis

Vivado Simulator

Design Runs

Constraints	Status	WNS	TNS	WHS	THS	TPWS	Total Power	Failed Routes	LUT	FF	BRAM	URAM	DSP	Start	Elapsed	R
sim_1	Not started															



Vivado Simulator Window

Mat 1

lab1 - [C:/Users/user/Desktop/lab1/lab1.xpr] - Vivado 2020.1

File Edit Flow Tools Reports Window Layout View Run Help Q- Quick Access Ready

Flow Navigator

- PROJECT MANAGER
 - Settings
 - Add Sources
 - Language Templates
 - IP Catalog
- IP INTEGRATOR
 - Create Block Design
 - Open Block Design
 - Generate Block Design
- SIMULATION**
 - Run Simulation
- RTL ANALYSIS
 - Open Elaborated Design
- SYNTHESIS
 - Run Synthesis

SIMULATION - Behavioral Simulation - Functional - sim_1 - FullAdder_tb

Scop x Sourc _ □ □

Name	Desi...	Bloc...
FullAdder	Verilog	
FullAdder	Verilog	
gbl	Verilog	

Pro ? _ □ □

Name	Value	Dat
cl	1	Log
A	6	Arr
B	1	Arr
C	1	Log
S	8	Arr
C	0	Log

FullAdder_tb.v x FullAdder.v x Untitled 1 x

Q- Quick Access

Zoom waveform to fit window

Simulation time duration

10 us

0.000 ns 200.000 ns 400.000 ns 600.000 ns 800.000 ns 1,000.000 ns

Name	Value
clk	1
A[3:0]	6
B[3:0]	1
Cin	1
S[3:0]	8
Cout	0

Tcl Console x Messages Log

INFO: [USF-XSim-96] XSim completed. Design snapshot 'FullAdder_tb_behav' loaded.

Type a Tcl command here

Sim Time: 1 us

