

Introduction to Vivado

Lan-Da Van and Chun-Jen Tsai
Department of Computer Science
National Chiao Tung University
Taiwan, R.O.C.

Fall, 2020



Lab 1 Goal: Simulate an 8-bit Multiplier

- In this lab, you must simulate the operations of a sequential binary multiplier using the Vivado Simulator
 - You should review your old textbook on Digital Circuit Design by Mano. Some design guideline of the sequential binary multiplier is in Section 8.10 of Mano's book.
 - The multiplier is designed using only adder, shifter, multiplexor, and gate-level operators. You cannot use the multiplication operator of Verilog.
- The lab file submission deadline is on 9/28 by 6:00pm.





Target Technology of Digital Labs

- Digital circuits can be implemented in different ways.
 - Circuits Boards
 - Circuit board design using standard IC parts (e.g., 74SLxx)
 - Application Specific ICs
 - Full-custom and Cell-based IC designs
 - Programmable logics
 - Field Programmable Gate Array (FPGA) design
- Here, we use Xilinx FPGAs for circuit implementation.
 - Xilinx is the largest FPGA manufacturing company in the world.
 - Ross Freeman, the co-founder of Xilinx, invented the very first FPGA in 1985[†].



Xilinx Vivado Design Suite

- Xilinx has two different EDA tools for FPGA-based digital system designs.
 - Vivado Design Suite
 - Only for 7th-generation FPGAs and above
 - Unified IDE for both "SoC" and "digital circuit" designs
 - ISE Design Suite
 - For 7th- and older generations of FPGAs
 - ISE EDK for SoC designs
 - ISE Project Navigator for digital circuit designs
- In this course, we use the Vivado Design Suite for digital circuit design.






Vivado Circuit Implementation Flow

- Step 1: Design Entry
 - Input your circuit design using Hardware Description Language (HDL), such as Verilog or VHDL
- Step 2: Synthesis
 - Convert from the HDL programs or schematics to a netlist file that define a list of circuit blocks and how they are connected
- Step 3: Mapping
 - Determine what FPGA resource will be used to implement which part of the netlist
- Step 4: Place-and-Route
 - Determine physical location and routing of the circuit resource
 - A "*.bit" file will be generated for the FPGA device.



Vivado Circuit Debug Flow

- Your design may not be perfect in the first try!
 - Circuit debugging is done via "simulation" or "signal probing".
- Vivado supports several simulation types. In particular:
 - Behavioral simulation
 - Functional simulation before synthesis; assumes zero delay
 - Post implementation functional simulation
 - Functional simulation after synthesis; assumes zero delay
 - Post implementation timing simulation
 - Simulate signal switching of your circuit with exact signal delays on the target devices
 - Also called "post-sim"
- Vivado Logic Analyzer can analyze runtime signals.






Install Your Own Vivado Design Suite

Mat 1

- Install a copy of Vivado Design Suite HLx Editions 2020.1 onto your computer.
 - You can download it from:

https://www.Xilinx.com/support/download.html


- The installation requires about 16 GB of disk space.
 - Please install the "WebPACK" version and register online for a free license.





Vivado Installation Guide (1/2)


You must select the right version upon installation:





Vivado Installation Guide (2/2)

Selecting the required packages and FPGA devices:







Installation of Arty Board Definitions

Mat 1

- After the installation of Vivado, you must install the board definition file of Arty:
 - Download arty.zip from E3.
 - Unzip arty.zip to the following directory:

C:\<INST_DIR>\Xilinx\Vivado\2020.1\data\boards\board_files









Launch Vivado 2020.1

Mat 1


Double-click the Vivado 2020.1 icon on the desktop:








Create a New Project in Vivado









Select Project Type









Select the Target FPGA Board








Add a New HDL Source Code








Specifying the Source Type to Create

Mat 1

There are several types of source files in a circuit design project: design sources, constraint sources, simulation sources, and memory sources, etc.


\lambda Add Sources		×
VIVADO. HLx Editions	Add Sources This guides you through the process of adding and creating sources for your project Add or greate constraints Add or create design sources Add or create simulation sources	
E XILINX _®		
?	< Back Next > Finish Cancel	





Create a 4-bit Full Adder Design

Let's create a design source from scratch!









Confirm to Create the Verilog Module

Mat 1

You can define your ports here or do it in the HDL code:








An Empty Verilog Template is Created

Mat 1

You can type in your Verilog code in the editor window:





Type in the HDL Source Code

Mat

The complete code for a 4-bit full adder is as follows:


```
// ----- A four-bit full adder ------
module FullAdder(A, B, Cin, S, Cout);
 input [3:0] A, B;
 input Cin;
 output [3:0] S;
 output Cout;
 wire [2:0] t;
 FA 1bit FAO(.A(A[0]), .B(B[0]), .Cin(Cin), .S(S[0]), .Cout(t[0]));
 FA_1bit FA1(.A(A[1]), .B(B[1]), .Cin(t[0]), .S(S[1]), .Cout(t[1]));
 FA_1bit FA2(.A(A[2]), .B(B[2]), .Cin(t[1]), .S(S[2]), .Cout(t[2]));
 FA 1bit FA3(.A(A[3]), .B(B[3]), .Cin(t[2]), .S(S[3]), .Cout(Cout));
endmodule
// ----- A 1-bit full adder ------
module FA 1bit(A, B, Cin, S, Cout);
 input A, B, Cin;
 output S, Cout;
  assign S = Cin ^ A ^ B;
  assign Cout = (A \& B) \mid (Cin \& B) \mid (Cin \& A);
endmodule
```



TestBench Design

Mat 1

You must create a testbench to generate input signals that can feed into your circuit module, such that you can analyze the output to verify its correctness.









Create the Testbench Source Code

Mat 1

Click "Add Sources" button again, and this time, select "Add or create simulation sources"









Confirm the Creation of the Testbench

Mat 1

Here, we include the design sources into the simulation set so that we can test the modules under development.









Create the Testbench Template

Mat

♦ Hit "OK" then "Yes" to create an empty testbench template → top-level of the testbench template usually has no I/O ports








Type in the Testbench Source Code

| lab1 - [C:/Users/user/Desktop/lab1/lab1.xpr] - Vivado 2020.1 巾 Q- Quick Access Ready Layout Help E Default Layout **Φ** Σ PROJECT MANAGER - lab1 Flow Navigator PROJECT MANAGER × FullAdder tb.v Sources ? _ D [X Project Summary ? 🗆 🖸 Settings + 2 0 C:/Users/user/Desktop/lab1/lab1.srcs/sim 1/new/FullAdder tb.v Add Sources > Constraints Language Templates ∨ □ Simulation Sources (2) y □ sim 1 (2) ₽ IP Catalog // Revision 0.01 - File Created FullAdder (FullAdder.v) // Additional Comments: FullAdder tb (FullAdder tb.v) Y IP INTEGRATOR Libraries Compile Order Hierarchy Create Block Design Open Block Design module FullAdder tb(Source File Properties 24 Generate Block Design 25 FullAdder_tb.v): 26 A endmodule ✓ Enabled Y SIMULATION General Properties Run Simulation Reports Design Runs ? _ 0 0 Y RTL ANALYSIS > Open Elaborated Design Status TPWS Total Power Failed Routes LUT URAM Constraints BRAM y ⇒ synth 1 Y SYNTHESIS constrs 1 Not started Viva constrs 1 Not started Viva Run Synthesis





The Sample Testbench Code

Mat 1


The template created by Vivado is an empty module; you must add test pattern generators in the module.


```
module FullAdder tb;
 // inputs
 reg clk = 1;
 reg [3:0] A, B;
 reg Cin;
 // outputs
 wire [3:0] S;
 wire Cout:
 // Instantiate the Unit
 // Under Test (UUT)
  FullAdder uut(
    .A(A),
    .B(B),
    .Cin(Cin),
    .S(S),
    .Cout(Cout)
```

```
// 100MHz clock generator
  always
    #5 clk = !clk;
  initial begin
    // Initialize Inputs
    A = 0; B = 0; Cin = 0;
    // Wait 100 ns for global
   // reset to finish
    #100;
    // Add stimulus here
    A = 4'b0101; B = 4'b1010;
    #50;
    A = 4'b1111; B = 4'b0001;
    #50;
    A = 4'b0000; B = 4'b1111;
    Cin = 1'b1;
    #50;
    A = 4'b0110; B = 4'b0001;
  end
endmodule
```



Run the Simulation







Vivado Simulator Window

