New Horizon

Architecure For Programmers

CECS 440 Computer Architecture

M/W 10 – 12pm

Instructor: R.W Allison

Due: Nov 14, 2016

Kassandra Flores

ID: 010313626

Adan Hernandez

ID:012232894

I Table of Contents

I	Pur	Purpose			
	I.A	Ab	stract	8	
	I.B	Ту	pographical Conventions	8	
	I.B.	1	Italic Text	8	
	I.B.	2	Bold Text	8	
	I.B.	.3	Courier Text	8	
	I.C	Sp	ecial Symbols Used	9	
II	Ins	truct	ion Set Architecture	10	
	II.A	На	rvard Memory Architecture and Organization	10	
	II.A	1	Address Space	11	
	II.A	2	Byte Address	11	
	II.B	M	achine Register Set	12	
	II.B	.1	General Purpose Registers	12	
	II.B	.2	Program Counter	13	
	II.B	.3	Flag Registers	13	
	II.C	Da	ta Types	14	
	II.C	.1	Signed Integers	14	
	II.C	2	Unsigned Integers	14	
	II.D	Ad	dressing Modes	15	
	II.D	0.1	Immediate Addressing	15	
	II.D	0.2	Register Addressing	16	
	II.D	0.3	Register Indirect Addressing	17	
	II.D	.4	PC-Relative Addressing	18	
	II.E	Ins	struction Set	20	
	II.E	.1	R-Type Instructions	20	
	I	I.E.1	.a ADD	21	
		II.E	E.1.a.1 Example	22	
	ı	I.E.1	.b ADDU	23	
		11.6	E.1.b.1 Example	24	
	I	I.E.1	.c AND	25	
		11.6	E.1.c.1 Example	26	
	ı	LF.1	d BRFAK	27	

II.E.1.e DIV	28
II.E.1.e.1 Example	29
II.E.1.f JR	30
II.E.1.f.1 Example	31
II.E.1.g MFHI	32
II.E.1.g.1 Example	33
II.E.1.h MFLO	34
II.E.1.h.1 Example	35
II.E.1.i MUL	36
II.E.1.i.1 Example	37
II.E.1.j NOR	38
II.E.1.j.1 Example	39
II.E.1.k OR	40
II.E.1.k.1 Example	41
II.E.1.I SETIE	42
II.E.1.m SLT	43
II.E.1.m.1 Example	44
II.E.1.n SLTU	45
II.E.1.n.1 Example	46
II.E.1.o SLL	47
II.E.1.o.1 Example	48
II.E.1.p SRA	49
II.E.1.p.1 Example	50
II.E.1.q SRL	51
II.E.1.q.1 Example	52
II.E.1.r SUB	53
II.E.1.r.1 Example	54
II.E.1.s XOR	55
II.E.1.s.1 Example	56
II.E.2 I-Type Instructions	57
II.E.2.a ADDI	58
II.E.2.a.1 Example	59
ILF 2 h ADDIU	60

II.E.2.b.1 Example	61
II.E.2.c ANDI	62
II.E.2.c.1 Example	63
II.E.2.d BEQ	64
II.E.2.d.1 Example	65
II.E.2.e BLEZ	66
II.E.2.e.1 Example	67
II.E.2.f BGTZ	68
II.E.2.f.1 Example	69
II.E.2.g BNE	70
II.E.2.g.1 Example	71
II.E.2.h LUI	72
II.E.2.h.1 Example	73
II.E.2.i LW	74
II.E.2.i.1 Example	75
II.E.2.j SLTI	76
II.E.2.j.1 Example	77
II.E.2.k SLTIU	78
II.E.2.k.1 Example	79
II.E.2.I SW	80
II.E.2.I.1 Example	81
II.E.2.m ORI	82
II.E.2.m.1 Example	83
II.E.2.n XORI	84
II.E.2.n.1 Example	85
II.E.3 J-Type Instructions	86
II.E.3.a Jump	87
II.E.3.a.1 Example	88
II.E.3.b JAL	89
II.E.3.b.1 Example	90
II.E.4 Enhanced Instructions	91
II.E.4.a Jump Enhanced Instruction format	91
II.F.4.b Branch Enhanced Instruction format	92

II.E.4.c	Barrel Shift with rotate Instruction format	93
II.E.4.d	No Operation enhanced instruction format	93
II.E.4.e	JC	94
II.E.4	4.e.1 Example	95
II.E.4.f	JN	97
II.E.4	1.f.1 Example	98
II.E.4.g	JV	100
II.E.4	4.g.1 Example	101
II.E.4.h	JZ	103
II.E.4	4.h.1 Example	104
II.E.4.i	NOOP	106
II.E.4	4.i.1 Example	107
II.E.4.j	BLTZ	108
II.E.4	1.j.1 Example Need	109
II.E.4.k	BGEZ	110
II.E.4	4.k.1 Example NEED	111
II.E.4.l	Barrel Shift Right Rotate BSRR	112
II.E.4	4.l.1 Example	113
II.E.4.n	n Barrel Shift Left Rotate BSLR	114
II.E.4	4.m.1 Example	115
II.E.4.n	Input	116
II.E.4	4.n.1 Example	117
II.E.4.o	OUTPUT	118
II.E.4	4.o.1 Example	119
III Verilog In	nplementation/Design/Verification	120
III.A Top	Level MIPS	120
III.B Sour	ce Code of Supporting Modules	122
III.B.1	Control Unit	122
III.B.2	Integer Data path	153
III.B.3	Register File	156
III.B.4	Arithmetic Log Unit	157
III.B.5	General ALU	158
III.B.6	Divide	162

	III.B.7	Multiply	163
	III.B.8	Barrel Shift	164
	III.B.9	Instruction Unit	166
	III.B.10	I/O Memory	168
	III.B.11	Data Memory/Instruction Memory	169
II	I.C Mer	mory Modules	170
	III.C.1	Memory Module 1	170
	III.C.2	Memory Module 2	171
	III.C.3	Memory Module 3	172
	III.C.4	Memory Module 4	173
	III.C.5	Memory Module 5	174
	III.C.6	Memory Module 6	175
	III.C.7	Memory Module 7	176
	III.C.8	Memory Module 8	177
	III.C.9	Memory Module 9	178
	III.C.10	Memory Module 10	180
	III.C.11	Memory Module 11	182
	III.C.12	Memory Module 12	183
	III.C.13	Memory Module 13	185
	III.C.14	Memory Module 14	187
	III.C.15	Enhanced Module	189
II	I.D Ann	otated Verilog Log Files	191
	III.D.1	Log File 1	191
	III.D.2	Log File 2	192
	III.D.3	Log File 3	193
	III.D.4	Log File 4	194
	III.D.5	Log File 5	195
	III.D.6	Log File 6	196
	III.D.7	Log File 7	197
	III.D.8	Log File 8	198
	III.D.9	Log File 9	199
	III.D.10	Log File 10	200
	III.D.11	Log File 11	201

	III.D	.12	Log File 12	202
	III.D	.13	Log File 13	203
	III.D	.14	Log File 14	205
	III.D	.15	Enhanced Module	207
IV	Hard	dwar	e Implementation	209
	IV.A	CPU	J Test Module	209
	IV.B	IDP.		210
	IV.C	Inst	ruction Unit	211
	IV.D	CPL	J	212

I Purpose

I.A Abstract

To serve as users' documentation to the New Horizon processor. The following sections will be addressed in the *Architecture For Programmers* document:

- 1. Registers available to the user
- 2. Data types
- 3. Instruction and instruction formats of the baseline MIPS architecture and the enhanced New Horizon architecture
- 4. Memory Architecture, Interrupts and Reset.
- 5. Processor verification and test results

I.B Typographical Conventions

The following typographical conventions are used throughout this document. They are intended to help in understanding of all material presented.

I.B.1 Italic Text

• Is used for emphasis

I.B.2 Bold Text

• Indicates that a term is being defined

I.B.3 Courier Text

Will be used to define data sizes and data bus names

I.C Special Symbols Used

Specials symbols throughout this document are used in attempt to demonstrate in a pseudolanguage what is being attempted

Symbols	Description
+	Assignment
=	Assignment
==,!=	Tests for equality and inequality
b'	Base 2 representation of a value
h'	Base 16 representation of a value
{#{#z}}	Replication operation, Where # is the number of copies to make of
	#z
0x#	Base 16 representation of a value
/	Division
%	Modules
+	Addition, Subtraction
>>	Logical Shift Right
<<	Logical Shift Left
>>>	Logical Shift Right Arithmetic
\$	Preceding register
{a,b}	Concatenation of all sources within brackets. Where resulting
	value is equal in data size to sum of all sources concatenated
	together
S.E	Sign Extension to 32 bit value
OP	Operation
PC	Program Counter
PCP4	Program Counter plus 4
>> rot, << rot	Shift left with rotate , Shift right with rotate

II Instruction Set Architecture


In the following section the below categories will be addressed:

- 1. Type of memory architecture implement.
- 2. Memory address space
- 3. Addressing Memory
- 4. Machine Register Set
- 5. Data Types
- 6. Addressing
- 7. Instruction Sets

II.A Harvard Memory Architecture and Organization

This New Horizon processor uses the *Harvard Memory Architecture* in its memory structure; having two separate memory modules for data and instruction. This architecture allows for instructions to be executed while data transfer is occurring since data transfer and instruction execution use separate busses to compete these actions.


Figure 1



II.A.1 Address Space

The New Horizon uses a 32-bit **address space** with address starting at 0x00 to 0x3FF (minimum of 1024) for running code execution simulations.

Figure 2



II.A.2 Byte Address

All instruction and data memory locations are **byte addressable**, where at each memory address a byte is held. In this memory architecture, all 32 bit data and 32 bit instruction data are saved into 4 consecutive memory byte locations and therefore are **word aligned**

Data is stored into memory in **big endian** format, where the most significant byte is placed into the smaller address value location and the most significant byte is placed in the largest address value location.

II.B Machine Register Set

II.B.1 General Purpose Registers

There are 32 32-bit wide integer registers available to the user on the New Horizon processor. Only Register 0 cannot have a value written to it, it will always have a constant value of zero. Aside from Register 0, these registers can be written to and are capable of holding 32 bits of data.

The table below shows all register names, use and call convention.

Table 1

Name	Number	Use	Reserved after a call
\$zero	0	The Constant Value 0	N.A
\$at	1	Assembler Temporary	No
\$v0-\$v1	2-3	Values for function results and Express Evaluations	No
\$a0 - \$a3	4-7	Arguments	No
\$t0-\$t7	8-15	Temporaries	No
\$s0-\$s7	16-23	Saved Temporaries	Yes
\$t8-\$t9	24-25	Temporaries	No
\$k0-\$k1	26-27	Reserved for OS Kernel	No
\$gp	28	Global Pointer	Yes
\$sp	29	Stack Pointer	Yes
\$fp	30	Frame Pointer	Yes
\$ra	31	Return Address	Yes

II.B.2 Program Counter

The New Horizon MIPS architecture has a **program counter** (PC) which is a 32-bit register. This register stores the address of the next instruction that will be executed at run time. When the processor fetches and instruction form memory, the PC will increment by 4 which will result in it pointing to the next instruction to be fetched.

II.B.3 Flag Registers

The following flag registers: C, V, N, Z, are registers that store the status of **arithmetic logic unit** when performing arithmetic operations. Below is an explanation of each flag register type and its definition.

Interrupt Enable (I):

Flag indicating if interrupts are enabled and if they will be acknowledged by the processor.

Carry (C):

Indicates if the calculated result of the arithmetic or logical operation causes a carry out to occur.

Overflow (V):

Indicates if the result of an arithmetic operation does not fit within the 32-bit register data size.

Negative (N):

Indicates if the result of a arithmetic operation produced a negative value or if the value passed through the arithmetic logic unit is a negative number.

Zero (Z):

Indicates if the result of a arithmetic operation produced a zero value or if the value passed through the arithmetic logic unit was of a zero value.

II.C Data Types

The New Horizon processor operates on the following data types: 32-bit signed and unsigned integers.

II.C.1 Signed Integers

A maximum value of -2,147,483,648 to 2147483647 can be represented in the available 32 bit data size registers. Determining if the value stored in the register is by the **most significant bit (msb).** If the msb is 1, then the value stored in the register is a negative number, else it is an unsigned integer.

Determining the value of the negative number present in the register can be accomplished using 2's compliment.

II.C.2 Unsigned Integers

A maximum value of 0 to 4294967295 can be represented on the 32 bit data registers. Since the msb of the 32 bit value is no longer being used as indicator if the value is negative or positive, reason being that unsigned integers can only be positive, the msb if free to be used to increase the size we are able to represent on the 32 bit registers.


II.D Addressing Modes

II.D.1 Immediate Addressing

Immediate addressing is when one of the operands itself (not the address of a operand) is being used in the instruction. Typical uses of this addressing mode are to initialize contents of registers with data or address values .

The following diagram shows the basic logic when executing in immediate addressing mode:

Figure 3




This figure shows that the immediate value is being used directly in a arithmetic operation alongside the register contents of the register specified in the rt field and having the product of this operation being stored in the register specified by the rs field.

Note: At this state of the document, the structure of instructions hasn't been introduced. The instruction structure introduced in this diagram will be further explained in section: I- Type Instructions

II.D.2 Register Addressing

In register addressing mode, all operands and destination location are CPU registers.

Figure 4



This figure shows that values in registers specified by the rs and rt field are being used directly in a arithmetic operation. The product of this operation is then stored in the register specified by the rd field.

Note: At this state of the document, the structure of instructions hasn't been introduced. The instruction structure introduced in this diagram will be further explained in section: R- Type Instructions


II.D.3 Register Indirect Addressing

This addressing mode is also known as register deferred. This mode is a mode in which a register is holding the address of the operand. This addressing mode is typically used to access operands pointed to by base pointers that are stored in registers.

The following operation and figure will be used to explain Register indirect addressing:

In this instruction we are to load the memory contents located at the address specified by the value held in \$r0 with an added offset of 4 (creating the effective address of where in memory we are going to address) and load the value at this effective memory address location into \$r0

Figure 5



In this figure we are adding the value held in the register specified in the rs field and the sign extended value of the immediate field and creating the effective address that we will use to address a location in memory. The contents inside this memory location specified by the effective address are then to be loaded into the register specified by the rt field

II.D.4 PC-Relative Addressing

This mode is used when a data or instruction memory location is specified as an offset relative to the incremented PC.


Typical uses of this mode are for branching or jumping from the current location in the program to a specified location in the instruction.

The following instructions and figures will be used to explain PC-Relative addressing:

Jmp label_1 beq \$r3,\$r2, label_1


*Note: jump (jmp) instruction will be able to to jump to farther locations in the program because the immediate value that specifies where to jump to is 26 bits wide and the immediate value that specifies where to jump to in branches is only 16 bits wide.

Figure 6



In this figure we are taking the immediate value and shifting its value to right twice and concatenating it with the 4 most significant bits of the program counter (now pointing to the next instruction) and loading the program counter with the effective jump address.

Figure 5



In this figure we are taking the immediate value and shifting its value to right twice and adding it to the program counter (now pointing to the next instruction) and loading the program counter with the effective branch address if rs and rt equal to each other (equality check is performed by checking the z flag, since both rs and rt are being subtracted to test for equality, if they are equivalent, their subtraction product will be a zero) or loading PC with itself.

II.E Instruction Set

II.E.1 R-Type Instructions

- All R-type instructions will use the following format:

Op	ocode	rs	rt	rd	shamt	funct	
	6-bit	5-bit	5-bit	5-bit	5-bit	6-bit	
31	26 2	5 21	20 16 15	11 10	6 5	0	

Description of each bit field summarization is as follows:


- opcode: 6 bit value that will always be 0x00 for R-type instructions. These are stored at bit locations 31 to 26.
- rs : 5 bit value that specifies the first source register address. These are stored at bit locations 25 to 21.
- rt : 5 bit value that specifies the second source register address. These are stored at bit locations 20 to 16.
- rd : 5 bit value that specifies the destination register address. These are stored at bit locations 15 to 11.
- **Shamt**: 5 bit value that specifies the amount of times to shift the register selected in the rt field. This fields value is only used in shift instructions. These are stored at bit locations 10 to 6.
- **funct** : 6 bit value that is the opcode for r-type instructions. This location specifies the instruction to be used. Location bits are bits 5 to 0.

Available R-Type Instructions

Name	funct[5:0]	Name	funct[5:0]
SLL	0x00	SUB	0x22
SRL	0x02	SUBU	0x23
SRA	0x03	AND	0x24
JR	0x08	OR	0x25
MFHI	0x10	XOR	0x26
MFLO	0x12	NOR	0x27
MULT	0x18	SLT	0x2A
DIV	0x1A	SLTU	0x2B
ADD	0x20	BREAK	0x0D
ADDU	0x21	SETIE	0x1F

II.E.1.a ADD

ADD Add signed



Format add rd, rs,rt, New Horizon

Purpose To add contents of rs and rt and place the product into register rd.

Description The contents of rs is added to the contents of rt and placed into rd.If rs is less than rt ,carry will occur .If rs and rt are both positive values or negative values , overflow can occur.The end result of this addition will be placed into the register specified in rd.

Since this is not a shifting operation, values in shamt field will go unused.

Operation | temp \leftarrow rs + rt rd \leftarrow temp

Restrictions Valid values are from -2,147,483,648 to 2,147,483,648 since this is a signed data type operation.

Exception None.

Programmer's add rd,rs,\$zero : Can use to swap contents of rd with rs. **Notes**

N,V,C,Z Flags Carry can occur in situations where rs is less than rt. Overflow can occur when rs and rt both hold positive values or both hold negative values.

II.E.1.a.1 Example

Add Signed Instruction

Instruction Description: This instruction is an R-type instruction where temporary registers \$t0 & \$t1, being 32 bits each, are added together with their appropriate contents. The results are then stored back in temporary register \$t0.

*Initial contents:



\$t0 = 0xABCD_EF00h

 $t1 = 0x000_00FEAh$


*Contents after Operation Results:

Flags affected after operation(if any)

Carry(C): 1'b0
Overflow(V): 1'b0
Negative(N): 1'b1
Zero(Z): 1'b0

II.E.1.b ADDU

ADDU Add unsigned



Format addu rd, rs,rt,

Purpose To add contents of rs and rt and place the product into register rd.

Description The contents of rs is added to the contents of rt and placed into rd.If rs and rt produce a number greater than $2^{31}-1$, carry and overflow will occur.

Operation | temp \leftarrow rs + rt rd \leftarrow temp

Restrictions Valid values are from 0 to $2^{32}-1$ since this is a unsigned data type operation.

Exception None.

Programmer's addu rd,rs,\$zero : Can use to swap contents of rd with rs.

Notes

N,V,C,Z Flags Carry can occur in situations where the addition of rs and rt produce a number greater than $2^{31} - 1$.

New Horizon

II.E.1.b.1 Example

Add Unsigned Instruction #1

Instruction Description: This instruction is an add unsigned R-type instruction where temporary registers \$t0 & \$t1, being 32 bits each, are added together with their appropriate contents. The results are then stored back in temporary register \$t0.

*Initial contents:



 $t0 = 0xFFFF_FFF4h$

 $t1 = 0xFFFF_FFF6h$


*Contents after Operation Results:

Flags affected after operation(if any)

Carry(C) : 1'b1
Overflow(V): 1'b1
Negative(N): 1'b0
Zero(Z) : 1'b0

II.E.1.c AND

AND And



Format and rd, rs,rt, New Horizon

Purpose To perform a bitwise logical AND

Description To bitwise AND the contents of rs with the contents of rt and place the product into rd.

Operation | temp \leftarrow rs AND rt

 $rd \leftarrow temp$

Restrictions None.

Exception None.

Programmer's and rd,rs,\$zero : Can use to clear the contents of rd.

Notes

N,V,C,Z Flags Only zero flag and negative flag are affected.

II.E.1.c.1 Example

AND Instruction #1

Instruction Description: This instruction is an and R-type instruction where temporary registers \$t0 & \$t1, being 32 bits each, are added together with their appropriate contents. The results are then stored back in temporary register \$t0.

*Initial register contents:



 $t0 = 0x435_FFF4h$

 $t1 = 0x34FF_FFF6h$

*Register contents after operation:


\$t0 = 0x69FF_FFECh

Flags affected after operation(if any)

Carry(C) : 1'b0
 Overflow(V): 1'b0
 Negative(N): 1'b0
 Zero(Z) : 1'b0

II.E.1.d BREAK


BREAK Break



Format | Break **New Horizon** Purpose To stop execution of instructions. Description Break instruction halts the program from fetching any further instructions. To end the program. Operation Restrictions None. Exception None. Programmer's Don't use to end loops, because as soon as the break instruction gets executed the Notes entire program will stop and no further iterations of the loop will occur. Use to terminate program. N,V,C,Z Flags None.

II.E.1.e DIV

DIV



Format div rs,rt New Horizon

Purpose To divide the values of rs and rt

Description | {LO,HI}← rs / rt

The 32 bit values of rs and rt are divided to produce two 32 bit values, a 32 bit quotient and a 32 bit remainder. The 32 bit quotientis placed into register LO and the 32 remainder is placed into register HI.

Operation | quotient ← rs / rt

remainder← rs%rt

LO← quotient

HI← remainder

Restrictions None.

Exception None.

Programmer's None.

Notes

N,V,C,Z Flags Negative and zero flags . Carry can never occur.


II.E.1.e.1 Example

 $t1 = 0x34FF_FFF6h$

DIV Instruction #1

Instruction Description: This instruction is an and R-type instruction where temporary registers \$t0 & \$t1, being 32 bits each, are divided together with their appropriate contents. The results are then stored back in temporary 32 bit registers HI and LO.

*Initial register contents:




*Register contents HI and LO after operation:



Flags affected after operation(if any)

Carry(C) : 1'b0
 Overflow(V): 1'b0
 Negative(N): 1'b0
 Zero(Z) : 1'b0

II.E.1.f JR



II.E.1.f.1 Example

Jump Register (jr) Instruction #1

Instruction Description: This instruction is an R-type instruction called jump register that executes a branch to a location address held in register \$t0, also known as the effective address.


❖ Initial register contents:



 $t0 = 0x34FA_FF12h$

 $PC = 0x5522_0000h$ #arbitrary value, not updated

*Register contents after operation:




Flags affected after operation(if any)

Carry(C) : 1'b0
Overflow(V): 1'b0
Negative(N): 1'b0
Zero(Z) : 1'b0

II.E.1.g MFHI

MFHI Move From HI



Format | mfhi rd | New Horizon

Purpose To copy the contents of HI register into a register specified by rd

Description | rd← HI

The 32 bit value of HI is placed into register specified by rd

Operation | rd← HI

Restrictions None.

Exception None.

Programmer's None.

Notes


N,V,C,Z Flags None.

II.E.1.g.1 Example

Move From Hi (mfhi) Instruction #1

Instruction Description: This instruction is an R-type instruction called move from hi. Example shows a modulus division operation and has the remainder .

❖ Initial register contents:




*Register contents after operation:

Flags affected after operation(if any)

Carry(C) : 1'b0
Overflow(V): 1'b0
Negative(N): 1'b0
Zero(Z) : 1'b0

II.E.1.h MFLO

MFLO Move From LO



Format | mflo rd New Horizon

Purpose To copy the contents of LO register into a register specified by rd

Description | Rd← LO

The 32 bit value of LO is placed into register specified by rd

Operation | Rd←LO

Restrictions None.

Exception None.

Programmer's None.

Notes


N,V,C,Z Flags None.

II.E.1.h.1 Example

Move From Lo (mflo) Instruction #1

Instruction Description: This instruction is an R-type instruction called move from lo. Example shows a multiplication operation and has the resultant copy the contents of LO register into the specified destination register.

Initial register contents:



*Register contents after operation:

\$t0 = 0x0000_0002h

Flags affected after operation(if any)

Carry(C) : 1'b0
 Overflow(V): 1'b0
 Negative(N): 1'b0
 Zero(Z) : 1'b0

II.E.1.i MUL

Programmer's

Notes

None.

MUL Multiply 6 5 5 5 5 6 000000 rt rd shamt 011000 rs 31 11 10 26 25 21 20 16 15 6 5 Format | mul rs,rt **New Horizon** To multiply the values of rs and rt Purpose {LO,HI}<---- rs * rt Description The 32 bit values of rs and rt are multiplied to produce a 64 bit value. This 64 bit value has its upper 32 bits placed into register HI and the lower order 32 bits into register LO. Operation Product ← rs * rt LO ← Product[32:16] $HI \leftarrow Product[15:0]$ Restrictions None. Exception None.

N,V,C,Z Flags | Negative flag and Zero flag are effected. Can never overflow or carry.

II.E.1.i.1 Example

Multiply(mult) Signed Instruction #1

Instruction Description: This instruction is an R-type instruction where temporary registers \$t0 & \$t1\$ are multiplied and destination register (in our example \$t0) receives the resultant value.

*Initial contents:



 $$t0 = 0xABCD_EF00h$


 $t1 = 0x000_00FEAh$

*Contents after Operation Results:

Flags affected after operation(if any)

II.E.1.j NOR

NOR NOR



Format nor rd, rs, rt New Horizon

Purpose To perform a bitwise logical NOR

Description To bitwise NOR the contents of rs with the contents of rt and place the product into rd.

Operation | temp ←rs NOR rt

rd ← temp

Restrictions None

Exception None.

Programmer's None.

Notes


N,V,C,Z Flags Only negative and zero flags effected.

II.E.1.j.1 Example

NOR(nor) Signed Instruction #1

Instruction Description: This instruction is an R-type instruction where temporary registers $t0 \$ \$1 are bitwise Nor'ed together. The destination register (in our example \$t0) receives the resultant value.

*Initial contents:



 $$t0 = 0x0000_0020h$

 $t1 = 0x0000_0041h$


*Contents after Operation Results:

\$t0 = 0x820h

Flags affected after operation(if any)

II.E.1.k OR

OR OR



Format or rd, rs, rt New Horizon

Purpose To perform a bitwise logical OR

Description | To bitwise OR the contents of rs with the contents of rt and place the product into rd.

Operation | temp ← rs OR rt

rd ← temp

Restrictions None

Exception None.

Programmer's None.

Notes

N,V,C,Z Flags Negative flags and zero flags effected.

II.E.1.k.1 Example

OR(or) Signed Instruction #1

Instruction Description: This instruction is an R-type instruction where temporary registers \$t0 & \$t1 are bitwise OR'ed together. The destination register (in our example \$t0) receives the resultant value.

*Initial contents:



 $t0 = 0xA0A0_1022h$

 $t1 = 0xFFAA_10C00h$


*Contents after Operation Results:

\$t0 = 0xFFAA_10E2h

Flags affected after operation(if any)

II.E.1.I SETIE

SETIE Set Interrupt Enable



Format Setie New Horizon

Purpose To allow interrupts to be acknowledged and received by the processor.

. **Description** Allows the program to receive interrupts during its execution of a program.

Operation Allows interrupts to occur.

Restrictions Once interrupts are allowed to occur, they cannot be changed later on to be ignored.

Exception None.

Programmer's None.

Notes

N,V,C,Z Flags None.

II.E.1.m SLT

N,V,C,Z Flags

Shift Less Than signed SLT 5 6 5 5 5 6 000000 Shamt 101010 rs rt rd 31 26 25 21 20 16 15 11 10 6 5 slt rd,rs,rt **New Horizon** Format Purpose To determine if rs is less than rt Description $Rd \leftarrow (rs < rt)$ rt and rs hold signed integers. If rs is LESS THAN rt, then the comparison is true (1), if rs IS NOT LESS THAN rt, then the comparison is false (0). Operation if(rs<rt) $rd \leftarrow 1$ else $rd \leftarrow 0$ Restrictions Valid values are from -2,147,483,648 to 2,147,483,648 since this is a signed data type operation. Exception None. Programmer's None. **Notes**


Negative and Zero flag are effected.

II.E.1.m.1 Example

Set Less Than Signed(slt) Instruction #1

Instruction Description: This instruction is an R-type instruction to determine if \$t0\$ is less than \$t1. The destination register (in our example \$t0) receives either a \$'1'\$ bit when \$t0\$ is less than \$t1\$, else destination register gets a \$'0'\$ bit.


*Initial contents:



 $t0 = 0x0000_0001h$

 $$t1 = 0x0000_0000h$

*Contents after Operation Results:



Flags affected after operation(if any)

II.E.1.n SLTU

N,V,C,Z Flags

Shift Less Than Unsigned SLTU 6 5 5 5 5 6 000000 rsrt rd Shamt 101011 31 26 25 21 20 16 15 11 10 6 5 Format | sltu rd,rs,rt **New Horizon** To determine if rs is less than rt Description rd<---(rs<rt) rt and rs hold unsigned values. If rs is LESS THAN rt, then the comparison is true (1), if rs IS NOT LESS THAN rt, then the comparison is false (0). Operation if(rs<rt) $rd \leftarrow 1$ else $rd \leftarrow 0$ Valid values are from 0 to $2^{32} - 1$ since this is a unsigned data type operation. Restrictions Exception None. Programmer's None. Notes


Negative and zero flag are effeted

II.E.1.n.1 Example

Set Less Than Unsigned(sltu) Instruction #1

Instruction Description: This instruction is an R-type instruction called set less than with unsigned values. The instruction determines if \$t0 is less than \$t1. The destination register (in our example \$t0) receives either a '1' bit when \$t0 is less than \$t1, else destination register gets a '0' bit.


*Initial contents:



 $t0 = 0xFFFF_FFF4h$

 $t1 = 0x456A_DC10h$

*Contents after Operation Results:



Flags affected after operation(if any)

II.E.1.0 SLL

Shift Left Logical SLL 6 5 5 5 5 6 000000 rd shamt 000000 rs rt 16 15 11 10 31 26 25 21 20 6 5 sll rd, rt, shamt **Format New Horizon** To shift contents in rt to the left by the amount specified in shamt. **Description** The contents of rt is shifted to the left by inserting zeros into the shifted bit locations and moving the contents of rt to the left by the amount specified in shamt **Operation** temp ← rt << shamt rd ← temp Can only shift contents of the source register (rt) a maximum of 31 times in one sll call. Restrictions Exception None. sll rd,rt,0: Essentially swapping the contents of rd with rt. Notes


N,V,C,Z Flags | A carry occurs in situations where a shift left on rt pushes out a binary value of one

II.E.1.o.1 Example


Shift Left Logical(sll) Instruction #1

Instruction Description: This instruction is an R-type instruction called shift left logical. The instruction determines if \$t0 is less than \$t1. The destination register (in our example \$t0) receives either a '1' bit when \$t0 is less than \$t1, else destination register gets a '0' bit.

*Initial contents:




*Contents after Operation Results:



Flags affected after operation(if any)

II.E.1.p SRA

SRA Shift Right Arithmetic



Format sra rd, rt, shamt New Horizon

Purpose To shift the contents of rt to the right by the amount of times specified by shamt field.

Description The contents of rt is shifted to the left by inserting the bit value of the msb of rs (before any shifting) into the shifted bit locations and moving the contents of rt to the right by the amount specified in shamt

Operation | temp \leftarrow rt >>> shamt rd \leftarrow temp

Restrictions None.

Exception None.

Programmer's Retains the signed value of the data being shifted to the right.

Notes


N,V,C,Z Flags | All flags are effect

II.E.1.p.1 Example

Shift right arithmetic(sra) Instruction #1

Instruction Description: This instruction is an R-type instruction called shift right arithmetic. The \$t0 register is shifted by the amount specified by the shamt operand. The destination register (in our example \$t0) then receives a new value which is the shifted value.

*Initial contents:



 $t0 = 0x1234_AFAFh$


*Contents after Operation Results:

\$t0= 0x0091_A57Dh

Flags affected after operation(if any)

II.E.1.q SRL

SRL Shift Right Logical



Format srl rd, rt, shamt New Horizon

Purpose To shift the contents in rt to the right by the amount specified in shamt.

Description The contents of rt is shifted to the right by inserting zeros into the shifted bit locations and moving the contents of rt to the right by the amount specified in shamt

Operation | temp \leftarrow rt >> shamt rd \leftarrow - temp

Restrictions Can only shift contents of the source register (rt) a maximum of 31 times in one srl call.

Exception None.

Programmer's | srl rd,rt,0 : Essentially swapping the contents of rd with rt. **Notes**


N,V,C,Z Flags A carry occurs in situations where a shift right on rt pushes out a binary value of one

II.E.1.q.1 Example

Shift right logical (srl) Instruction #1

Instruction Description: This instruction is an R-type instruction called shift right logical. The \$t0 register is shifted by the amount specified by the shamt operand. The destination register (in our example \$t0) then receives a new value which is the shifted value.

*Initial contents:



 $t0 = 0x5678_BCBCh$


*Contents after Operation Results:

\$t0= 0x0056_78BCh

Flags affected after operation (if any)

II.E.1.r SUB

Sub Subtract signed



Format sub rd, rs,rt, New Horizon

Purpose To subtract contents of rs and rt and place the product into register rd.

Description The contents of rt is subtracted from the contents of rs and placed into rd. If the contents of rt is greater than the contents of rs, overflow and carry may occur. The end result of this subtraction will be placed into register specified in rd.

Operation temp \leftarrow rs - rt rd \leftarrow temp

Restrictions Registers can only hold a value of : -2^{32} to $2^{32} - 1$

Exception None.

Programmer's sub rd,rs,rt : Can use to check for equality , making the contents of rd equal to zero.

Notes sub rd,rs,\$zero : Can use to swap contents of rd with rs.

sub rd,\$zero,rt: Can be used to 2's complement rt and place that value into rd.


N,V,C,Z Flags | A carry occurs in situations where rs is less than rt. Overflow can occur in situations where rs and rt are both positive or both negative.

II.E.1.r.1 Example

Subtract(sub) Signed Instruction #1

Instruction Description: This instruction is an R-type instruction where temporary registers \$t0 & \$t1 are bitwise OR'ed together. The destination register (in our example \$t0) receives the resultant value. Since the final result stored in register \$t0 is a negative value, the negative flag gets asserted and the carry, overflow, and zero flags are deasserted.

*Initial contents:



 $t0 = 0x1020_BBAAh$


 $t1 = 0xAFAF_0204h$

*Contents after Operation Results:

Flags affected after operation(if any)

II.E.1.s XOR

XOR XOR



Format | xor rd, rs, rt New Horizon

Purpose | To perform a bitwise logical XOR

Description To bitwise XOR the contents of rs with the contents of rt and place the product into rd.

Operation | temp ← rs XOR rt

 $rd \leftarrow temp$

Restrictions None

Exception None.

Programmer's None.

Notes

N,V,C,Z Flags Negative and Zero flags are effected.

II.E.1.s.1 Example

XOR(xor) Instruction #1

Instruction Description: This instruction is an xor R-type instruction where temporary registers \$10 & \$11 contents are bit wise xor'ed. The destination register (in our example \$10) receives the resultant value.

*Initial contents:



 $t0 = 0xAAFF_BBAAh$

 $$t1 = 0xA1A1_0004h$

*Contents after Operation Results:

\$t0 = 0x0B5E_BBAEh

Flags affected after operation(if any)

II.E.2 I-Type Instructions

	Opcode	rs	rt	immediate	
	6-bit	5-bit	5-bit	16-bit	
31	26	25 21	20 16 1	.5 0	

Description of each bit field summarization is as follows:

• Opcode : 6 bit value that specifies the I type instruction to be performed. These are stored at bit locations 31 to 26.

• rs : 5 bit value that specifies the source register address. These are stored at bit locations 25 to 21.

• rt : 5 bit value that specifies the destination register address. These are stored at bit locations 20 to 16.

 Immediate: 16 bit value that is used for both arithmetic and logic operations. Used as a signed offset in load/store


II.E.2.a ADDI

ADDI Add Immediate signed 6 5 5 16 001000 immediate rs rt 31 26 25 21 20 16 15 Format | addi rt, rs, immediate **New Horizon Purpose** To add a 32 bit value held in rs with a 16 bit immediate signed value and placed into register rt. Description The 16 bit immediate value is added to the contents of rs. The immediate value is sign extended to 32 bit length before being added to rs through the following operation: {16{immediate [15],immediate}. Operation temp \leftarrow rs + {16{immediate[15], immediate} rt ← temp Restrictions Immediate value can only hold a value of : $-2^{15}to \ 2^{15}-1$ Exception None. Programmer's addi rt,rs,0: Can use to swap contents of rt with rs. **Notes** Since addi is a signed operation, choosing for the immediate value to be negative is equivalent to having a subi rt,rs,immediate pseudo-instruction.

II.E.2.a.1 Example

Addi signed(addi) Instruction #1

*Initial contents:



*Contents after Operation Results:

\$t0 = 0xA2A2_FEFFh

Flags affected after operation(if any)

II.E.2.b ADDIU

ADDIU Add Immediate Unsigned 6 5 5 16 001001 immediate rs rt 31 26 25 21 20 16 15 addiu rt, rs, immediate, **New Horizon** Purpose To add a 32 bit value held in rs with a 16 bit immediate unsigned value and placed into register rt. Description The 16 bit immediate value is added to the contents of rs. The immediate value is sign extended to 32 bit length before being added to rs through the following operation: {16{immediate [15],immediate}.

Operation | temp ← rs + {16{immediate[15], immediate} rt ← temp

Restrictions | Immediate value can only have a value of : $0 \ to \ 2^{16} - 1$

Exception None

Programmer's addiu rd,rs,\$zero : Can use to swap contents of rt with rs.


Notes

N,V,C,Z Flags All flags can be effected.

II.E.2.b.1 Example

Addi unsigned(addiu) Instruction #1

*Initial contents:




*Contents after Operation Results:

 $t0 = 0xA2A2_FEFFh$

Flags affected after operation(if any)

II.E.2.c ANDI

Andi	And Immediate



Format and rt, rs, immediate New Horizon

Purpose To perform a bitwise logical AND with an immediate value.

Description To bitwise AND the contents of rs with a 16 bit immediate value. The immediate value is zero extended to 32 bit length before being added to rs through the following operation: {16{0},immediate}.

Operation | temp <--- rs + {16{0}, immediate} rt <---- temp

Restrictions None.

Exception None.

Programmer's andi rt,rs,\$zero : Can use to clear the contents of rt.


Notes

N,V,C,Z Flags Negative and Zero flags are effected

II.E.2.c.1 Example

ANDi(andi) Instruction #1

*Initial contents:



 $t0 = 0x0000_0000h$ #32 bit register contents

*Contents after Operation Results:

\$t0 = 0x00000000h

Flags affected after operation(if any)

II.E.2.d BEQ

Branch On Equal signed BEQ 6 5 5 16 000100 immediate rs rt 31 26 25 21 20 16 15 Format | beq rt, rs, offset **New Horizon** Purpose | To compare the values in rs and rt and perform a PC-relative conditional branch **Description** If (rs == rt)PC <---- (PC +4)+ {14{offset[15]},offset,2'b0} else PC<----- PC +4 A 16 bit signed offset is concatenated with two lower order bits making it 18 bits in length and then sign extended into a 32 bit length value. If rs and rt ARE EQUAL to each other, the PC will have the effective address of: (PC +4)+ {14{offset[15]},offset,2'b0} However, if they ARE NOT EQUAL to each other then PC will have the effective address of: PC +4.

Operation | Effective Address <--- (PC +4)+ {14{offset[15]},offset,2'b0}

if(rs == rt)

PC<-----Effective Address

else

PC<----- PC + 4

Restrictions Distance to branch to is limited to -2^{15} to $2^{15} - 1$ from the instruction after the branch

Exception | None.

Programmer's jump (j) or jump(jr) instructions can be used to jump to addresses farther away.

Notes


N,V,C,Z Flags | No flags are affected.

II.E.2.d.1 Example

Branch on Equal (beq) Instruction #1

*Initial contents:

PC = 0x0




Flags affected after operation(if any)

II.E.2.e BLEZ

BLEZ

Branch If Less Than or Equal to Zero



Format

blez rs, offset

New Horizon

Purpose |

To compare the values in rs and rt and perform a PC-relative conditional branch

Description

If $(rs \le 0)$

else

A 16 bit signed offset is concatenated with two lower order bits making it 18 bits in length and then sign extended into a 32 bit length value. If rs is LESS THAN OR EQUAL to zero,, the PC will have the effective address of:

(PC +4)+ $\{14\{offset[15]\}, offset, 2'b0\}$ However, if it is NOT LESS THAN OR EQUAL to zero , then PC will have the effective address of: PC +4 .

Operation |

Effective Address <--- (PC +4)+ {14{offset[15]},offset,2'b0}

 $if(rs \le 0)$

PC<----Effective Address

else

PC<---- PC + 4

Restrictions

Distance to branch to is limited to $-2^{15}\ to\ 2^{15}-1$ from the instruction after the branch

Exception

None.

Programmer's

jump (j) or jump(jr) instructions can be used to jump to addresses farther away.

Notes

N,V,C,Z Flags

No flags are affected.

II.E.2.e.1 Example

Branch If Less Than or Equal to Zero(BLEZ) Instruction #1

*Initial contents:

PC = 0x0

#Effective Address = (pc + 4) + {14{offset[15],offset, 2'b0}}

blez \$0, ELSE $\#if($t0 \le 0)$

pc = Effective Address

#else

pc = pc + 4

add \$2, \$0, \$1

add \$3, \$0, \$1

ELSE: add \$t4, \$0, \$1

END

*Contents after Operation Results:

PC = 0x0

\$4 = \$1

\$3 != \$1, \$2 != \$1

Since \$0 is always zero it is at least equal to zero so it will branch.

Flags affected after operation(if any)

• Carry(C) : 1'b0

• Overflow(V): 1'b0


• Negative(N): 1'b0

• Zero(Z) : 1'b0

II.E.2.f BGTZ

BGTZ

Branch If Greater Than Zero



Format bgtz rs, offset

New Horizon

Purpose To compare the values in rs and rt and perform a PC-relative conditional branch

Description If (rs > 0)

PC <---- (PC +4)+ {14{offset[15]},offset,2'b0}

else

PC<----- PC +4

A 16 bit signed offset is concatenated with two lower order bits making it 18 bits in length and then sign extended into a 32 bit length value. If rs is GREATER THAN zero, the PC will have the effective address of :

(PC +4)+ $\{14\{offset[15]\}, offset, 2'b0\}$ However, if it is NOT GREATER THAN zero , then PC will have the effective address of: PC +4 .

Operation | Effective Address <--- (PC +4)+ {14{offset[15]},offset,2'b0}

if(rs => 0)

PC<----Effective Address

else

PC<---- PC + 4

Restrictions Distance to branch to is limited to -2^{15} to $2^{15} - 1$ from the instruction after the branch

Exception None.

Programmer's jump (j) or jump(jr) instructions can be used to jump to addresses farther away.

Notes

N,V,C,Z Flags | No flags are affected.


II.E.2.f.1 Example

Branch If greater Than Zero (Bgez) Instruction #1

*Initial contents:

END

ELSE: add \$t2, \$t2, \$t1



\$t0 = 0x1234_A0A0h #32 bit register contents

\$t1 = 0x5050_1123h #32 bit register contents

\$t2 = 0x5522_A1A1h #32 bit register contents


*Contents after Operation Results:

Since in this case the register we are comparing to zero is not greater than zero, the PC does not get loaded with an effective address. Therefore, the add instruction is never executed.

Flags affected after operation(if any)

II.E.2.g BNE

BNE Branch On Not Equal	l
-------------------------	---



Format | bne rt, rs, offset New Horizon

Purpose To compare the values in rs and rt and perform a PC-relative conditional branch

Description | If (rs != rt)

PC <----- (PC +4)+ {14{offset[15]},offset,2'b0}

else

PC<------ PC +4

A 16 bit signed offset is concatenated with two lower order bits making it 18 bits in length and then sign extended into a 32 bit length value. If rs and rt ARE NOT EQUAL to each other, the PC will have the effective address of:

 $(PC+4)+\{14\{offset[15]\},offset,2'b0\}$ However, if they ARE EQUAL to each other then PC will have the effective address of: PC+4.

Operation | Effective Address <--- (PC +4)+ {14{offset[15]},offset,2'b0} if(rs != rt) PC<-----Effective Address else

PC<---- PC + 4

Restrictions Distance to branch to is limited to -2^{15} to $2^{15} - 1$ from the instruction after the branch

Exception | None.

Programmer's jump (j) or jump(jr) instructions can be used to jump to addresses farther away.


Notes

N,V,C,Z Flags | No flags are affected.

II.E.2.g.1 Example

Branch not Equal (bne) Instruction #1

*Initial contents:



*Contents after Operation Results:


\$3 = 0x00000000h

\$1 = 0x2345_A0A0h

Flags affected after operation(if any)

II.E.2.h LUI

LUI	Load Upper Immediate
-----	-----------------------------



Format | lui rt, immediate

Purpose To load the upper 16 bits of rt with the 16 bit immediate value

Description | The 16 bit immediate value is extended to a 32 bit value through the following operation: {immediate,16{0}}. After having extended the value of immediate to 32 bits, the now 32 bit immediate is placed into rt.

Operation | Immediate_32bit ← {immediate,16{0}} rt ← immediate_32 bit

Restrictions None

Exception None.

Programmer's None.

Notes

N,V,C,Z Flags Negative and Zero flags are effected.

II.E.2.h.1 Example

Load Upper Immediate (LUI) Instruction #1

*Initial contents:



*Contents after Operation Results:

\$0 = 0xAA22_0000h

Flags affected after operation (if any)

Carry(C) : 1'b0
 Overflow(V): 1'b0
 Negative(N): 1'b0
 Zero(Z) : 1'b0

II.E.2.i LW

LW Load Word

	6	5	5	1 6
	001111	rs	rt	immediate
31	1 /6 /5	21 20	16 15	

Format | lw rt, immediate (rs)

Purpose To load word from memory with an address offset

Description rt<-----Memory[rs +immediate]

The effective memory address location is the 16 bit immediate value (the offset) added with the contents of rs. Before adding the 16 bit immediate and the contents of rs, the immediate value is extended into a 32 bit value through the following operation: {16{immediate[15]},immediate}.

Operation | Immediate_32bit = {16{immediate[15]},immediate}

Effective Address = rs + immediate_ 32bit

rt<-----Memory[Effective Address]

Restrictions The effective address must obey the word alignment rule

Exception None.

Programmer's None.


Notes

N,V,C,Z Flags No flags are affected.

II.E.2.i.1 Example

Load Word (lw) Instruction #1

*Initial contents:



*Contents after Operation Results:

\$2 = 0xABCDEF01h

Flags affected after operation (if any)

Carry(C) : 1'b0
Overflow(V): 1'b0
Negative(N): 1'b0
Zero(Z) : 1'b0

II.E.2.j SLTI

SLTI Shift Less Than Immediate 5 6 5 16 001010 immediate rs rt 16 15 31 26 25 21 20 Format | slti rt,rs,immediate To determine if rs less than the 16 bit immediate Purpose | Description Immediate 32bit = {16{immediate[15]},immediate} rt<---(rs<immediate_32bit) Immediate and rs are signed values. Immediate value is extended to a 32 bit value before being compared to rs through the following operation: {16{immediate[15],immediate}.If rs is LESS THAN sign extended immediate value, then the comparison is true (1), if rs IS NOT LESS THAN rt, then the comparison is false (0).

Operation | Immediate_32bit = {16{immediate[15]},immediate}

if(rs<immediate_32bit)

 rt<---1
 else</pre>

rt<---0

Restrictions None.

Exception None.

Programmer's None.

Notes

N,V,C,Z Flags | All flags can effected.

II.E.2.j.1 Example

Set less than immediate (slti) Instruction #1 *Initial contents:

*Contents after Operation Results:

Flags affected after operation (if any)

Carry(C) : 1'b0
 Overflow(V): 1'b0
 Negative(N): 1'b0
 Zero(Z) : 1'b0

II.E.2.k SLTIU


N,V,C,Z Flags

All flags can be effected.

SLTIU Shift Less Than Immediate Unsigned 6 5 5 16 immediate 001011 rt rs 31 26 25 21 20 16 15 0 Format | sltiu rt,rs,immediate Purpose To determine if rs less than the 16 bit immediate Description Immediate_32bit = {16{immediate[15]},immediate} rt<---(rs<immediate_32bit) Immediate and rs are signed values. Immediate value is extended to a 32 bit value before being compared to rs through the following operation: {16{immediate[15],immediate}.If rs is LESS THAN sign extended immediate value, then the comparison is true (1), if rs IS NOT LESS THAN rt, then the comparison is false (0). Operation | Immediate_32bit = {16{immediate[15]},immediate} if(rs<immediate_32bit)</pre> rt<---1 else rt<---0 Restrictions None. Exception None. Programmer's None. **Notes**

II.E.2.k.1 Example

Set less than immediate usigned (sltiu) Instruction #1 *Initial contents:



*Contents after Operation Results:


\$t0 = 0x1

Flags affected after operation (if any)

Carry(C) : 1'b0
 Overflow(V): 1'b0
 Negative(N): 1'b0
 Zero(Z) : 1'b0

11.E.2.1 SW

SW Store Word



Format sw rt, immediate (rs)

Purpose To store the contents of a register to a memory address with an address offset

Description | Memory[rs+immediate]<---- rt

The effective memory address location is the 16 bit immediate value (the offset) added with the contents of rs. Before adding the 16 bit immediate and the contents of rs, the immediate value is extended into a 32 bit value through the following operation: {16{immediate[15]},immediate}.

The contents of rt are placed into the effective memory address location

Operation Immediate_32bit = {16{immediate[15]},immediate}

Effective Address = rs + immediate_ 32bit Memory[Effective Address]<-----rt

Restrictions The effective address must obey the word alignment rule

Exception None.

Programmer's None.


Notes

N,V,C,Z Flags | No flags are affected.

II.E.2.l.1 Example

Store Word (sw) Instruction #1

*Initial contents:



 $M[0x1234_0004] = 0xABABABAB$

*Contents after Operation Results:

Flags affected after operation (if any)

Carry(C) : 1'b0
Overflow(V): 1'b0
Negative(N): 1'b0
Zero(Z) : 1'b0

II.E.2.m ORI

N,V,C,Z Flags


All flags can be effected.

ORI **Or Immediate** 6 5 5 16 001101 rs rt immediate 26 25 31 21 20 16 15 Format ori rt,rs, immediate To bitwise OR the bits of rs with the immediate value Purpose | **Description** The 16 bit immediate value is bitwise OR'd with the contents of rs and placed into rs. The immediate value is sign extended to 32 bit length before being bitwise OR'd with rs through the following operation: {16{0},immediate}. Operation | Immidiate_32bit = {16{0},immediate} rt<----rs OR Immediate_32bit **Restrictions** None. **Exception** None. Programmer's None. Notes

II.E.2.m.1 Example

ORI(ori) Instruction #1

*Initial contents:



ori \$t0, \$t0, 0x1234h #\$t0 = \$t0 ori 0x1234h

*Contents after Operation Results:

Flags affected after operation(if any)

Carry(C) : 1'b0
Overflow(V): 1'b0
Negative(N): 1'b0
Zero(Z) : 1'b0

II.E.2.n XORI

N,V,C,Z Flags


All flags can be effected

XORI XOR Immediate 6 5 5 16 001110 rs rt immediate 26 25 31 21 20 16 15 Format xori rt, rs,immediate Purpose | To perform a bitwise logical XOR on rs with the immediate value **Description** The 16 bit immediate value is bitwise XOR'd with the contents of rs and placed into rs. The immediate value is sign extended to 32 bit length before being bitwise OR'd with rs through the following operation: {16{0},immediate}. Operation | Immidiate_32bit = {16{0},immediate} rt<----rs XOR Immediate_32bit **Restrictions** None **Exception** None. Programmer's None. **Notes**

II.E.2.n.1 Example

XORI(xori) Instruction #1

*Initial contents:



xori \$t0, \$t0, 0x1234 \$\$t0 = \$t0 xori 0x1234

*Contents after Operation Results:

\$t0 = 0xA0A0_0000h

Flags affected after operation(if any)

Carry(C) : 1'b0
Overflow(V): 1'b0
Negative(N): 1'b0
Zero(Z) : 1'b0

II.E.3 J-Type Instructions


Opcode address

	6-bit	26-bit
31	26	25 25
0		

Description of each bit field summarization is as follows:

- **Opcode**: 6 bit value that specifies the J-type instruction to be performed. These are stored at bit locations 31 to 26.
- Address: 26 bit value that specifies the destinations absolute address for PC to jump to. This is stored at bit locations 25 to 0.

II.E.3.a Jump



II.E.3.a.1 Example

Jump(j) Instruction #1

*Initial contents:

j IF #jump to IF label

EXIT:.....

ELSE: add \$t1, \$t1, \$t0 #\$t1 = \$t1 + \$t1

IF: sub \$t1, \$0, \$t0 \$t1 = \$t1 - \$t0

\$t0 = 0x5555_5555h

*Contents after Operation Results:

\$t1 = 0xBBBB_BBBBh

#Result after jumping to IF label and SUB #instruction

Flags affected after operation(if any)

• Carry(C) : 1'b0

• Overflow(V): 1'b0

• Negative(N): 1'b0

• Zero(Z) : 1'b0

II.E.3.b JAL

Jump and Link JAL 6 26 000011 address 31 26 25 Format | Jal destination_address Purpose To perform an unconditional branch and save the current value of the PC(now pointing at the next instruction, so PC+4) into register \$ra (link register). **Description** \$ra<-----PC (value of PC pointing at next instruction) PC<----- {PC[31:28],destination_address,2'b0} A 26 bit address is concatenated with two lower order bits, making it into 28 bits in length and then concatenated with the upper 4 bits of PC (now equal to PC +4). The current value of PC is saved to \$ra, a return address register.

Operation	\$ra < PC + 4
	Effective Address < {PC[31:28],destination_address,2'b0}
	PC < Effective Address

Restrictions None.

Exception None.

Programmer's If wanting to return to position in program after having jumped to the effective address, perform a jr \$ra. The value of PC will be loaded the address of the next instruction below the jal destination_address instruction.

N,V,C,Z Flags No flags are affected..

II.E.3.b.1 Example

Jump and Link(jal) Instruction #1

*Initial contents:

PC before = 0x0000_0000h

jal 0x0BCD_EF12

*Contents after Operation Results:

PC = 0x0BCD_EF12h

Flags affected after operation(if any)

Carry(C) : 1'b0
Overflow(V): 1'b0
Negative(N): 1'b0
Zero(Z) : 1'b0

II.E.4 Enhanced Instructions

The following are the three enhanced instruction formats:

II.E.4.a Jump Enhanced Instruction format



Description of each bit field summarization is as follows:

• **Opcode**: 6 bit value that is set constant to the value 0x1F, bit field is bits [31:26]


• funct : 5 bit value indication what operation will be performed, bit field is bits [25:21]

• **immediate**: 16 bit value that will be used only if the selected enhanced instruction is a jump by flag value operation.

Enhanced instructions that use this format

Name	Description	funct [25:21]
JC	Jump if Carry	5′H09
JN	Jump if Negative	5′H0B
JZ	Jump if Zero	5'h0A
JV	Jump if Overflow	5′h0C

II.E.4.b Branch Enhanced Instruction format



Description of each bit field summarization is as follows:

• **Opcode**: 6 bit value that is set constant to the value 0x1F, bit field is bits [31:26]

• funct : 5 bit value indication what operation will be performed, bit field is bits [25:21]


• rt : 5 bit value pointing at a register to be used in the instruction as a operand [20:16]

• offset : 16 bit value that will be used to branch to the selected address. [15:0]

Enhanced instructions that use this format:

Name	Description	funct [25:21]
BLTZ Branch if less than zero		5'h00
BGEZ Branch if greater than or equal to zero		5′h01

II.E.4.c Barrel Shift with rotate Instruction format



Description of each bit field summarization is as follows:

• **Opcode**: 6 bit value that is set constant to the value 0x1F, bit field is bits [31:26]

• **funct** : 5 bit value indication what operation will be performed, bit field is bits [25:21]

• rt :5 bit value indicating which register to be used in the instruction as a operand [20:16]


• **rd** : 5 bit value indicating which register will have the values produced in the operation stored into it.

• Shamt : 5 bit value that will be used as the amount of times rt will be shifted

Enhanced instructions that use this format:

Name	Description	funct [25:21]
BSRR	Barrel shift right with rotate	5'h06
BSLR Barrel shift left with rotate		5'h04

II.E.4.d No Operation enhanced instruction format



• **Opcode**: 6 bit value that is set constant to the value 0x1F, bit field is bits [31:26]

• funct : 5 bit value indication what operation will be performed, bit field is bits [25:21]

Only one instruction uses this format: NOOP, the no operation instruction

II.E.4.e JC

JC Jump if carry

	Opcode	funct	immediate
	111111	01001	Address
31	26	25 21	20 0

Format J destination New Horizon

Purpose To perform a conditional jump dependent on the value of the carry flag.

Description | PC<----- {PC[31:24],address,2'b00}

A 21 bit address is concatenated with two lower order bits, making it into 23 bits in length and then concatenated with the upper 8 bits of PC (now equal to PC +4).

Operation | If (carry flag is high)

Effective Address ← {PC[31:28],address,2'b0}

PC← Effective Address

Else

PC ← **PC** + 4

Restrictions None.

Exception None.

Programmer's Has a smaller jump range than jump if register (jr) and jump (j)

Notes

N,V,C,Z Flags None.

II.E.4.e.1 Example


Jump if Carry Instruction #1

*Initial contents:

PC = 0x0000_0000h

Flag Register:

Carry(C) : 1'b1
 Overflow(V): 1'b0
 Negative(N): 1'b0
 Zero(Z) : 1'b0



*Contents after Operation Results:

#Since the carry flag was set the PC is incremented to the label address

\$0 = 0x0000_0000h #Result for zero register shall always be #zero

\$1 = 0xBBBB_BBBB #Since at the time of the sub \$2 was still #zero because of the jump over the #instruction, \$1 = twos complement of #itself.

 $$2 = 0x0000_0000h$

Flags affected after operation(if any)

Carry(C) : 1'b1
 Overflow(V): 1'b0
 Negative(N): 1'b0
 Zero(Z) : 1'b0

II.E.4.f JN

JN Jump if negative

	Opcode	funct	immediate
	111111	01011	Address
31	26	25 21	20 0

Format J destination New Horizon

Purpose To perform a conditional jump dependent on the value of the negative flag.

Description PC<----- {PC[31:24],address,2'b00}

A 21 bit address is concatenated with two lower order bits , making it into 23 bits in length and then concatenated with the upper 8 bits of PC (now equal to PC +4).

Operation If (negative flag is high)

Effective Address ← {PC[31:28],address,2'b0}

PC← Effective Address

Else

 $PC \leftarrow PC + 4$

Restrictions None.

Exception None.

Programmer's Has a smaller jump range than jump if register (jr) and jump (j)

Notes

N,V,C,Z Flags None.

II.E.4.f.1 Example


Jump if Negative Instruction #1

*Initial contents:

PC = 0x0000_0000h

Flag Register:

Carry(C) : 1'b0
Overflow(V): 1'b0
Negative(N): 1'b1
Zero(Z) : 1'b0



*Contents after Operation Results:

#Since the carry flag was set the PC is incremented to the label address

\$0 = 0x0000_0000h

#Result for zero register shall always be #zero

#Since at the time of the sub \$2 was still #zero because of the jump over the #instruction, \$1 = twos complement of #itself.

 $$2 = 0x0000_0000h$

Flags affected after operation(if any)

Carry(C) : 1'b0
 Overflow(V): 1'b0
 Negative(N): 1'b1
 Zero(Z) : 1'b0

II.E.4.g JV

JV Jump if overflow

	Opcode	funct	immediate
	111111	01100	Address
31	2	6 25 21	20 0

Format J destination New Horizon

Purpose To perform a conditional jump dependent on the value of the overflow flag.

Description | PC<----- {PC[31:24],address,2'b00}

A 21 bit address is concatenated with two lower order bits , making it into 23 bits in length and then concatenated with the upper 8 bits of PC (now equal to PC +4).

Operation If (overflow flag is high)

Effective Address ← {PC[31:28],address,2'b0}

PC← Effective Address

Else

 $PC \leftarrow PC + 4$

Restrictions None.

Exception None.

Programmer's Has a smaller jump range than jump if register (j) and jump (j)

Notes

N,V,C,Z Flags None.

II.E.4.g.1 Example


Jump if Overflow Instruction #1

*Initial contents:

 $PC = 0x0000_0000h$

Flag Register:

Carry(C) : 1'b0
Overflow(V): 1'b1
Negative(N): 1'b0
Zero(Z) : 1'b0



*Contents after Operation Results:

#Since the carry flag was set the PC is incremented to the label address

\$0 = 0x0000_0000h

#Result for zero register shall always be #zero

#Since at the time of the sub \$2 was still #zero because of the jump over the #instruction, \$1 = twos complement of #itself.

 $$2 = 0x0000_0000h$

Flags affected after operation(if any)

Carry(C) : 1'b0
 Overflow(V): 1'b1
 Negative(N): 1'b0
 Zero(Z) : 1'b0

II.E.4.h JZ

JZ Jump if zero

	Opcode	funct	immediate	
	111111	01010	Address	
31	26	25 21	20	0

Format J destination New Horizon

Purpose To perform a conditional branch dependent on the value of the zero flag.

Description | PC<----- {PC[31:24],address,2'b00}

A 21 bit address is concatenated with two lower order bits , making it into 23 bits in length and then concatenated with the upper 8 bits of PC (now equal to PC +4).

Operation If (zero flag is high)

Effective Address ← {PC[31:28],address,2'b0}

PC← Effective Address

Else

 $PC \leftarrow PC + 4$

Restrictions None.

Exception None.

Programmer's Has a smaller jump range than jump if register (jr) and jump (j)

Notes

N,V,C,Z Flags None.

II.E.4.h.1 Example


Jump if Zero Instruction #1

*Initial contents:

PC = 0x0000_0000h

Flag Register:

Carry(C) : 1'b0
 Overflow(V): 1'b0
 Negative(N): 1'b0
 Zero(Z) : 1'b1



*Contents after Operation Results:

#Since the carry flag was set the PC is incremented to the label address

\$0 = 0x0000_0000h

#Result for zero register shall always be #zero

#Since at the time of the sub \$2 was still #zero because of the jump over the #instruction, \$1 = twos complement of #itself.

 $$2 = 0x0000_0000h$

Flags affected after operation(if any)

Carry(C) : 1'b0
 Overflow(V): 1'b0
 Negative(N): 1'b0
 Zero(Z) : 1'b1

II.E.4.i NOOP

NOOP No Operation



Format | NOOP **New Horizon** Purpose | To provide a 3 clock cycle time of no operations taking place **Description** No operation is taking place for 3 clock cycles. Operation | To perform no operation for 3 clock cycles. Restrictions None. Exception None. Programmer's Has a smaller jump range than jump if register (jr) and jump (jmp) Notes N,V,C,Z Flags None.

II.E.4.i.1 Example

NO OPERATION Instruction #1

*Initial contents:

Flag Register:

Carry(C) : 1'b0
 Overflow(V): 1'b0
 Negative(N): 1'b0
 Zero(Z) : 1'b1

add \$2, \$0, \$1 \$#\$t0 = \$t0 + \$t1NOOP \$#\$does nothing for 3 clock cycles

*Contents after Operation Results:

\$0 = 0x0000_0000h #Result for zero register shall always be #zero

\$1 = 0xBBBB_BBBBh #Since at the time of the sub \$2 was still #zero because of the jump over the #instruction, \$1 = twos complement of #itself.

\$2 = 0xBBBB_BBBBh

Flags affected after operation(if any)

Carry(C) : 1'b0
 Overflow(V): 1'b0
 Negative(N): 1'b0
 Zero(Z) : 1'b1

II.E.4.j BLTZ

BLTZ

Branch if less than zero

Opcode	funct	rt	immediate		
111111	00000	5-bit	Offset		
31 2	6 25 21	20 16	15 0		
Format	bltz rt, off	set	New Horizon		
Purpose	To determi	ne if rt is less	than zero and perform a PC-relative conditional branch		
Description	If (rt<0)				
		C +4)+ {14{of	fset[15]},offset,2'b0}		
	else				
	PC← PC				
	A 16 bit sig	ned offset is	concatenated with two lower order bits making it 18 bits in length an		
	then sign e	then sign extended into a 32 bit length value. If rt is less than 0, the PC will have the effective			
address of :(PC +4)+ {14{offset[15]},offset,2'b0}					
	However, if	However, if rt is not less than zero, then PC will have the effective address of: PC +4.			
Operation	Effective A	Address ← (P	C +4)+ {14{offset[15]},offset,2'b0}		
	if(rt<0)				
	PC←Ef	fective Addre	ess		
	else				
	PC← P	C + 4			
Restrictions	Distance to	branch to is	limited to $-2^{15}\ to\ 2^{15}-1$ from the instruction after the branch		
Exception	Exception None.				
Programmer's Notes	jump (j) or	jump(jr) inst	ructions can be used to jump to addresses farther away.		
N,V,C,Z Flags No flags are affected.					

II.E.4.j.1 Example Need

Branch If Less Than Zero(BLTZ) Instruction #1

*Initial contents:

END

*

*

*

ELSE: add \$t2, \$t2, \$t1



\$t1 = 0x5050_1123h

\$t0 = 0x1234_A0A0h #32 bit register contents

\$t1 = 0x5050_1123h #32 bit register contents

\$t2 = 0x5522_A1A1h #32 bit register contents

*Contents after Operation Results:


Since in this case the register we are comparing to zero is not less than zero, the PC does not get loaded with an effective address. Therefore, the add instruction is never executed.

Flags affected after operation(if any)

II.E.4.k BGEZ

BGEZ

Branch if greater than or equal to zero



Format bltz rt, offset New Horizon

Purpose To determine if rt is less than zero and perform a PC-relative conditional branch

Description If (rt => 0) $PC \leftarrow (PC +4) + \{14\{offset[15]\}, offset, 2'b0\}$

else

PC← PC +4

A 16 bit signed offset is concatenated with two lower order bits making it 18 bits in length and then sign extended into a 32 bit length value. If rt is greater than or equal to 0, the PC will have the effective address of :(PC + 4)+ {14{offset[15]},offset,2'b0} However, if rt is not greater than or equal to zero, then PC will have the effective address of: PC + 4.

Operation | Effective Address <--- (PC +4)+ {14{offset[15]},offset,2'b0}

if(rt => 0)

PC←Effective Address

else

PC← PC + 4

Restrictions Distance to branch to is limited to -2^{15} to $2^{15} - 1$ from the instruction after the branch

Exception None.

Programmer's jump (j) or jump(jr) instructions can be used to jump to addresses farther away.

Notes

N,V,C,Z Flags No flags are affected.

II.E.4.k.1 Example NEED

Branch If Greater Than or Equal to Zero(BGEZ) Instruction #1

*Initial contents: \$1 = 0x5050_1123h #Effective Address = (pc + 4) + {14{offset[15],offset, 2'b0}} bgez \$1, ELSE #if(\$t0 >= 0) # pc = Effective Address #else # pc = pc + 4 END

ELSE: add \$t2, \$t2, \$1

\$t2 = 0xAFAF_EEDCh \$1 = 0x5050_1123h

\$t0 = 0x1234_A0A0h #32 bit register contents

\$t1 = 0x5050_1123h #32 bit register contents

\$t2 = 0x5522_A1A1h #32 bit register contents

*Contents after Operation Results:

Since in this case the register we are comparing to zero is greater than zero, the PC does will get loaded with an effective address. Thus the resultant of this snippet is:

\$t2 = 0xFFFF_FFFFh \$1 = 0x5050_1123h PC = effective address

Flags affected after operation(if any)

II.E.4.I Barrel Shift Right Rotate BSRR

BSRR

Barrel shift right with rotate

	Opcode	funct	rt	rd	shamt	
	6-bit	00110	5-bit	5-bit	5 bit	unused
3:	1 26	25 21	20 16	15 11	10 6	5 0

Format bsrr rd, rt, shamt New Horizon

Purpose To shift and rotate the contents in rt to the left by the amount specified in shamt..

Description | The contents of rt is rotated by inserting the lsb into the msb location and shifting the contents of the registers to the right. The amount of times the register will be shifted to the right and rotated is by the value specified in the shamt field.

Operation | temp \leftarrow rt >> shamt rd \leftarrow temp

Restrictions Can only shift contents of the source register (rt) a maximum of 31 times in one bsrl call.

Exception None.

Programmer's None.

Notes

N,V,C,Z Flags Overflow and carry flags are unaffected by this operations

II.E.4.l.1 Example

Barrel Shift Right Rotate Instruction #1

*Initial contents:

Flag Register:

Carry(C) : 1'b0
Overflow(V): 1'b0
Negative(N): 1'b0
Zero(Z) : 1'b1

\$2 = 0x0000_0003h

*updated value from sub instruction

BSRR \$2, \$2, #1 #rotate right once \$2

*Contents after Operation Results:

\$2 = 0x8000_0001h

Flags affected after operation(if any)

II.E.4.m Barrel Shift Left Rotate BSLR

Barrel shift left with rotate **BSLR** Opcode funct rt rd shamt 6-bit 00100 unused 5-bit 5-bit 5 bit 26 25 21 20 16 15 11 10 65

Format bslr rd, rt, shamt New Horizon

Purpose To shift and rotate the contents in rt to the left by the amount specified in shamt...

Description | The contents of rt is rotated by inserting the msb into the lsb location and shifting the contents of the registers to the left. The amount of times the register will be shifted to the left and rotated is by the value specified in the shamt field.

Operation \mid temp \leftarrow rt << shamt rd \leftarrow temp

Restrictions | Can only shift contents of the source register (rt) a maximum of 31 times in one bsrl call.

Exception None.

Programmer's None.

Notes

N,V,C,Z Flags Overflow and carry flags are unaffected by this operation.

II.E.4.m.1 Example

Barrel Shift Left Rotate Instruction #1

*Initial contents:

Flag Register:

Carry(C) : 1'b0
 Overflow(V): 1'b0
 Negative(N): 1'b0
 Zero(Z) : 1'b1

\$2 = 0x8000_0005h

*updated value from sub instruction

BSLR \$2, \$2, #1 #rotate right once \$2

*Contents after Operation Results:

\$2 = 0x0000_000Bh

#the MSB of \$2 becomes the lsb while the register is being is shifted to the left.

Flags affected after operation(if any)


II.E.4.n Input

INPUT			Input		
6	5	5	16		
011100	rs	rt	immediate		
31 26	25 21 20	16 15			
Format					
Purpose	nory with an address offset				
Description	iate] address location is the 16 bit immediate value (the	offset)			
	added with the	rs. Before adding the 16 bit immediate and the co	ntents (
rs, the immediate value is extended into a 32 bit value through the fo					
: {16{immediate[15]},immediate}.			ediate}.		
Operation	Immediate 32	bit = {16{im	mediate[15]},immediate}		
Effective Address = rs + immediate_ 32bit					
	rt <i n<="" o="" td=""><th>1emory[Effe</th><td>ctive Address]</td><td></td></i>	1emory[Effe	ctive Address]		
Restrictions	The effective address must obey the word alignment rule				
Exception	None.				
Programmer's Notes	ner's None.				
N,V,C,Z Flags	No flags are af	fected.			

II.E.4.n.1 Example

INPUT Instruction #1

*Initial contents:



*Contents after Operation Results:

\$2 = 0xABCDEF01h

Flags affected after operation (if any)

II.E.4.0 OUTPUT

OUTPUT	Output
--------	--------

	6	5	5	16
	101101	rs	rt	immediate
31	26 25	21 20	16 15	

Format | input rt, immediate (rs)

Purpose To store the contents of a register to a memory address with an address offset

Description I/O Memory[rs+immediate]<---- rt

The effective I/o memory address location is the 16 bit immediate value (the offset) added with the contents of rs. Before adding the 16 bit immediate and the contents of rs, the immediate value

is extended into a 32 bit value through the following operation:

{16{immediate[15]},immediate}. The contents of rt are outputted into the effective memory

address location

Operation Immediate_32bit = {16{immediate[15]},immediate}

Effective Address = rs + immediate_ 32bit I/O Memory[Effective Address]<-----rt

Restrictions The effective address must obey the word alignment rule

Exception None.

Programmer's None.


Notes

N,V,C,Z Flags | No flags are affected.

II.E.4.o.1 Example

OUTPUT Instruction #1

*Initial contents:



 $IOMEM[0x1234_0004] = 0xABABABAB$

*Contents after Operation Results:

\$t0 = 0x2357_E607h

IOMEM[0x1234_0004] = 0x1234_1234h

Flags affected after operation (if any)

III Verilog Implementation/Design/Verification

III.A Top Level MIPS

```
* File Name: Top lvlTB.v
* Designer: Kassandra Flores, Adan Hernandez
             kassandra.flores@student.csulb.edu,
                    adan.hernandez@student.csulb.edu
 * Rev. No.: Version 1.0
 * Rev. Date: 10/18/2016
 * Purpose: To implement the Instruction Unit, Integer datapath , Data
 * memory and Control unit and create an operating MIPS baeline architecture.
 * Interrupt sources into the CPU will come from a defined I/O space and
 * the cpu is tasked to identify and acknowledge that a interrupt has been
 * requested.
               *******************
module Top lvlTB;
    // Inputs
    reg sys_clk;
    reg reset;
    reg intr;
    wire [31:0] D_in_Mem;
    wire [31:0] D in IO;
    // Outputs
    wire [31:0] ALU OUT;
   wire dm_wr;
    wire dm cs;
    wire dm rd;
   wire IO_wr;
wire IO_rd;
   wire intr ack;
    wire intr_req;
    wire [31:0] D OUT;
    // Instantiate the Unit Under Test (UUT)
    CPU uut (
        .sys_clk(sys_clk),
        .reset (reset),
        .intr req(intr req),
        .ALU OUT (ALU OUT) ,
        .dm wr(dm wr),
        .dm cs(dm cs),
        .dm_rd(dm_rd),
.IO_wr(IO_wr),
        .IO rd(IO rd),
        .D_in_Mem(D_in_Mem),
        .D_in_IO(D_in_IO),
.intr_ack(intr_ack),
        .D_OUT(D_OUT)
    Data Memory dm uut (
    .clk(sys clk),
    .dm cs(dm cs),
    .dm wr (dm wr),
    .dm rd(dm rd),
    .D_Out(D_in_Mem),
.Addr(ALU_OUT[11:0]),
    .D In (D \overline{OUT})
    );
```

```
IOMEM (
    .sys_clk(sys_clk),
     .intr(intr),
    .Addr(ALU OUT[11:0]),
    .D_In(D_OUT),
    .intr_req(intr_req),
.intr_ack(intr_ack),
    .IO wr (IO wr),
    .IO_rd(IO_rd),
    .IO_D_Out(D_in_IO)
// Create a 10 ns clock
   always
   #5 sys_clk=~sys_clk;
    initial begin
    // Initialize Inputs
         $timeformat(-9, 1, " ns", 9);
$readmemh("iMem14_Fa16_w_isr_commented.list",uut.IU_uut.Instruction_Memory.Mem);
$readmemh("dMem14_Fa16.list",dm_uut.Mem);
         sys_clk = 0;
         reset = 1;
         intr = 0;
         $display(" WITH ISR, Interrupt after writing to register 1 to 15 ");
         // Wait 100 ns for global reset to finish
         #100;
      reset = 1'b0;
         // Add stimulus here
          #910 intr = 1;
          @(posedge intr_ack)
          intr = 0;
    end
```

endmodule

121

III.B Source Code of Supporting Modules

III.B.1 Control Unit

```
`timescale 1ns / 1ps
* File Name: MCU.v
 * Designer: Kassandra Flores, Adan Hernandez
            kassandra.flores@student.csulb.edu,
                  adan.hernandez@student.csulb.edu
 * Rev. No.: Version 1.0
 * Rev. Date: 10/11/2016
 * Purpose: A state machine implementing the MIPS Control Unit (MCU) for the
 * major cycles of fetch, decode, execute. All control signals for the Integer
 * datapath and instruction unit will be outputted from the control unit.
 * Inputs into the control unit are the Instruction Register , the
 ^{\star} status flags and an interrupt. At reset the stack pointer will be set to
 * 32 bit value of 32'h3FC.
 *******************************
module MCU(sys clk,reset,intr, // system inputs
                             // ALU statis inputs
         C,N,Z,V,
                                  // Instruction Register input
                               // Ouput to I/O subsystem
             int ack,
             pc sel,
                                // Selects input value into Program Counter Reg
             pc ld,
                                     // Load Control into PC register
                                  // Increment PC register contents by 4
             pc_inc,
                                     // Load control into Instrution Register (IR)
             ir ld,
                                      // Instruction Memory Chip Select
             im cs,
             im rd,
                                  // Instruction Memory read control
             im wr,
                                     // Instruction Memory write control
                                  // Register File Data Write Enable
             D En,
             DA Sel,
                                  // Register File Destination Address Select
             T Sel,
                                     // RT register Content Select
                                  // HI and LO register load control
             HILO ld,
                                     // Integer Datapath Output Select
             Y Sel,
                                      // Data Memory Chip select
             dm cs,
                                      // Data Memory Read select
             dm rd,
                                      // Data Memory Write select
             dm wr,
             D In Sel,
                              // Data In select
             IO wr,
                                    // Input Ouput Module write control
                                      // Input Output Module read control
             IO rd,
                                      // Function Select
             FS.
             S Sel,
                                      // S Addr Register File Select
             D OUT Sel,
                               // D OUT from Integer Datapath Select
             ps c,
                                  // Present state carry flag
                               // Present state negative flag
             ps n,
             ps z,
                               // Present state zero flag
                               // present state overflow flag
// Load Flag control
             ps_v,
             ld Flags
input sys_clk,reset,intr; // System clock , reset, and interrupt request
                              // Integer ALU status flags
input C,N,Z,V;
input [31:0] IR ;
                              // Instruction Register Input from IU
                              // Flag Values from return from interrupt
output reg ld_Flags;
output reg pc_ld,pc_inc;
output reg [1:0] pc sel;
                              // Program Counter Load Control, Inc by 4 control
                             // PC input select
                                 // IR register load control
output reg ir ld;
                              // Instruction Mem read, chip select, write control
output reg im cs,im rd,im wr;
output reg D En;
                                  // RF data write enable
output reg [1:0] DA_Sel;
                              // RF Destination address select
output reg T Sel;
                                 // RT register content select
                              // HI and LO reg control
output reg HILO ld;
output reg [2:0] Y_Sel;
output reg int ack; // Interrupt Ackr

output reg D_In_Sel; // Data In select

output reg [4:0] FS; // Function
                             // Interrupt Acknowledge
                                // Function Select
```

```
output reg S Sel;
                                    // S Addr Register File Select
output reg [1:0] D OUT Sel;
                                    // D OUT form Integer datapath select
integer i ;
                                    // for loop control variable in task
PARAMETERS
parameter
RESET = 00 , FETCH = 01 , DECODE = 02 ,
      = 10 , ADDU = 11 , AND = 12, OR = 13, NOR = 14, SRA = 15 = 16 , SLT = 17 , MULT = 18, DIV = 19, XOR = 9, SLTU = 8,
                                            = 13, NOR = 14, SRA = 15,
SLL
SUB = 7 , SUBU = 6 ,

ORI = 20 , LUI = 21 , LW_CALC = 22 , SW = 23 , SRL = 24 , ADDI = 25 ,

SLTI = 26 , SLTIU = 27 , XORI = 28 , ANDI = 29 ,

WB_alu = 30 , WB_imm = 31 , WB_Din = 32 , WB_hi = 33 , WB_lo = 34 , WB_mem = 35 ,
WB_LW = 36 , LW = 37 , MFLO = 38 , MFHI = 39 ,
\overline{\text{INTR}}_1 = 501, \overline{\text{INTR}}_2 = 502, \overline{\text{INTR}}_3 = 503, \overline{\text{INTR}}_4 = 504, \overline{\text{INTR}}_5 = 505,
INTR_{6} = 506, INTR_{7} = 507,
BEQ = 40, BEQ WR = 41, BNE = 42,
BNE WR = 43, BLEZ = 45, BGTZ = 46, BLEZ_WR = 47, BGTZ_WR = 48,
JUMP = 50, JR CALC = 51, JR = 52 , JAL = 53, JC = 54,
JN = 55, JZ = 56, JV = 57,
BREAK = 510, ILLEGAL_OP = 511,
INPUT = 60, OUTPUT = 61, SETIE = 62, WB INPUT = 63, WB OUTPUT = 64,
INPUT_CALC = 65, RETI = 66, RETI_2 = 67, RETI_3 = 68, RETI_4 = 69,
RETI_5 = 70, RETI_6 = 71, RETI_7 = 72, RETI_8 = 73,
R Type = 6'h000 000,
E KEY = 6'b01_1111,
\overline{BGEZ} = 80, \overline{BLTZ} = 81, NO OP = 82, \overline{BSLR} = 85, \overline{BSRR} = 86,
BGEZ WR = 87, BLTZ WR = 88;
STATE REGISTERS
reg [8:0] state;// 512 possible states
Flag Regsiter
output reg ps_n,ps_z,ps_c,ps_v; // Present state flags
reg ns n,ns z,ns c,ns v;
                             // Next state flags
always@(posedge sys clk , posedge reset)
   begin
    if(reset)
    {ps n,ps z,ps c,ps v} <= 4'b0000;
    else
    {ps_n,ps_z,ps_c,ps_v} <= {ns_n,ns_z,ns c,ns v};
    end
// Interrupt Flag Register //
reg ps intr;
reg ns_intr;
always@(posedge sys_clk , posedge reset)
   begin
    if(reset)
   ps_intr <= 1'b0;
    else
    ps intr <= ns intr;
    end
MIPS CONTROL UNIT
//
           MOORE FINITE STATE MACHINE
```

```
always@(posedge sys clk, posedge reset)
   if(reset)
   begin
  @(negedge sys clk)
  begin
    // RTL: PC <-- 32'h0, ALU Out <-- 32'h3FC, int ack <-- 0
   {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00_0_0,; {IO_wr,IO_rd} = 2'b0_0; {im_cs, im_rd, im_wr} = 3'b0_0_0; D_In_Sel = 1'b0; {D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b0_00_0_0000; FS = 5'h1
                                                             FS = 5'h15:
    \{dm\ cs,\ dm\ rd,\ dm\ wr\} = 3'b0\ 0\ 0;
                                                           int ack = 1'b0;
   S Sel = 1'b0; D OUT Sel = 2'b00;
   \frac{1}{1} Id Flags = 1'b0;
    #1 {ns_n,ns_z,ns_c,ns_v} <= 4'b00000;
   ns intr <= 1'b0;
    state = RESET;
end
 else
 case (state)
           RESET STATE
            FETCH:
           if( int ack == 1'b0 & intr == 1'b1 & ps intr == 1'b1)
            begin // ** Interrupt Recieved; Head to ISR **
           @(negedge sys clk)
            {\color{red}\textbf{begin}}//\text{ control word for deasserting everything}
            {pc sel, pc ld, pc inc, ir ld} = 5'b00 \ 0 \ 0; {IO wr,IO rd} = 2'b0 \ 0;
            {im_cs, im_rd, im_wr} = 3'b0_0_0; D_In_Sel = 1'b0;
            {D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b0_00_0_0000;
{dm_cs, dm_rd, dm_wr} = 3'b0_0_0; in
                                                                    FS = 5'h00:
                                                                   int ack = 1'b0;
           S Sel = 1'b0; D OUT Sel = 2'b00;
           ld Flags = 1'b0;
           #1 {ns n,ns z,ns c,ns v} <= {ps n,ps z,ps c,ps v};
           ns intr <= ns intr;
           state = INTR \overline{1};
           end
            end// end if
           else
            begin
            if( (int ack == 1'b1 & intr == 1'b1) | intr == 1'b0 | ps intr == 1'b0)
            begin
            int ack = 1'b0;
            // RTL: IR<-- IM[PC]; PC+4
            @(negedge sys clk)
            begin
            {pc sel, pc ld, pc inc, ir ld} = 5'b00 \ 0 \ 1 \ 1; {IO wr,IO rd} = 2'b0 \ 0;
            {im_cs, im_rd, im_wr} = 3'b1_1_0; D_In_Sel = 1'b0;
            {D En, DA Sel, T Sel, HILO ld, Y Sel} = 8'b0 00 0 0 000;
                                                                      FS = 5'h00;
            \{dm\ cs,\ dm\ rd,\ dm\ wr\} = 3'b0\ 0\ 0;
                                                                    int ack = 1'b0;
            S Sel = 1'b0; D OUT Sel = 2'b00;
            1\overline{d} Flags = 1'b0;
            #1 {ns n,ns z,ns c,ns v} <= {ps n,ps z,ps c,ps v};
            ns intr <= ns intr;
            state = DECODE;
            end
            end//end if
            end
           RESET STATE
//
           RESET:
           // RTL: $sp <-- ALU OUT(32'h3FC)
           begin
           @(negedge sys clk)
```

```
begin
{pc sel, pc ld, pc inc, ir ld} = 5'b00 \ 0 \ 0; {IO wr,IO rd} = 2'b0 \ 0;
{im_cs, im_rd, im_wr} = 3'b0_0_0; D_In_Sel = 1'b0;
{D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b1_11_0_0_010;
                                                          FS = 5'h00:
\{dm_cs, dm_rd, dm_wr\} = 3'b0_0_0_0;
                                                        int ack = 1'b0;
S = 1'b0; D = 2'b00;
l\bar{d} Flags = 1'b0;
#1 {ns n,ns z,ns c,ns v} <= 4'b00000;
ns_intr <= 1'b0;
state = FETCH;
end
end
DECODE STATE
DECODE:
begin
@(negedge sys clk)
begin
//if(OPCODE == R-Type Instr)
if(IR[31:26] == R_Type)
begin// It is an R-Type Instruction
// RTL: RS <-- $rs , RT <-- $rt
{pc\_sel, pc\_ld, pc\_inc, ir\_ld} = 5'b00\_0\_0\_0; {IO\_wr,IO\_rd} = 2'b0\_0;
{im_cs, im_rd, im_wr} = 3'b0_0_0; D_In_Sel = 1'b0; {D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b0_00_0_0_0000; FS = 5'h00;
\{dm\ cs,\ dm\ rd,\ dm\ wr\} = 3'b0\ 0\ 0;
                                                        int ack = 1'b0;
S_Sel = 1'b0; D_OUT_Sel = 2'b00;
ld Flags = 1'b0;
#1 {ns_n,ns_z,ns_c,ns_v} <= {ps_n,ps_z,ps_c,ps_v};
ns intr <= ns intr;</pre>
case (IR[5:0])//case (funct)
6'h0D : state = BREAK;
6'h20 : state = ADD;
6'h21 : state = ADDU;
6'h22 : state = SUB;
6'h23 : state = SUBU;
6'h02 : state = SRL;
6'h03 : state = SRA;
6'h2A : state = SLT;
6'h00 : state = SLL;
6'h10 : state = MFHI;
6'h12 : state = MFLO;
6'h18 : state = MULT;
6'hla : state = DIV;
6'h25 : state = OR;
6'h24 : state = AND;
6'h26 : state = XOR;
6'h27 : state = NOR;
6'h2b : state = SLTU;
6'h08 : state = JR CALC;
6'h1F : state = SETIE;
default: state = ILLEGAL_OP;
endcase
end// end for if(OPCODE == R-Type)
else if(IR[31:26] == E KEY)
begin// its an enhanced type
{pc sel, pc ld, pc inc, ir ld} = 5'b00 \ 0 \ 0; {IO wr,IO rd} = 2'b0 \ 0;
{im_cs, im_rd, im_wr} = 3'b0_0_0; D_In_Sel = 1'b0; {D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b0_00_0_0000; FS = 5'h00;
\{dm\ cs,\ dm\ rd,\ dm\ wr\} = 3'b0\ 0\ 0;
                                                        int ack = 1'b0;
S Sel = 1'b0; D_OUT_Sel = 2'b00;
1d Flags = 1'b0;
#1 {ns n,ns z,ns c,ns v} <= {ps n,ps z,ps c,ps v};
ns intr <= ns intr;
case (IR[25:21])
5'h00: state = BLTZ; //done(?)
```

//

```
5'h01: state = BGEZ; //done(?)
5'h03: state = NO OP; //done{?}
5'h04: state = BSLR; //done barrell shft left (with rotate)
5'h06: state = BSRR; //done barrell shift right (with rotate)
5'h09: state = JC;//new
5'hOA: state = JZ;//new
5'h0B: state = JN;//new
5'h0C: state = JV;//new
endcase
end
else // Its a I\J-Type Instruction
begin
{pc sel, pc ld, pc inc, ir ld} = \frac{5'b00\ 0\ 0}{0}; {IO wr,IO rd} = \frac{2'b0\ 0}{0};
{im_cs, im_rd, im_wr} = 3'b0_0_0; D_In_Sel = 1'b0;
{D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b0_00_1_0_000; FS = 5'h00;
{dm_cs, dm_rd, dm_wr} = 3'b0_0_0; int_ack = 1'b0;
S Sel = 1'b0; D OUT Sel = 2'b00;
ld Flags = 1'b0;
#1 {ns n,ns z,ns_c,ns_v} <= {ps_n,ps_z,ps_c,ps_v};
ns_intr <= ns_intr;</pre>
case (IR[31:26])//case (funct)
6'h0D : state = ORI;
6'h0F : state = LUI;
6'h08 : state = ADDI;
6'h0A : state = SLTI;
6'h23 : state = LW CALC;
6'h2B : state = SW;
6'h02 : state = JUMP;
6'h03 : state = JAL;
6'h04 : begin state = BEQ; T Sel = 0; end
6'h05 : begin state = BNE; T Sel = 0; end
6'h06 : state = BLEZ;
6'h07 : state = BGTZ;
6'h0B : state = SLTIU;
6'h0C : state = ANDI;
6'h0E : state = XORI;
6'h1C : state = INPUT CALC;
6'h1D : state = OUTPUT;
6'h1E : state = RETI;
default: state = ILLEGAL OP;
endcase
end//end for else for I and J Type Instructions
end//end for @(negedge sys clk)
end//end for DECODE state
Jump Carry
                                                                                       //
        JC
// RTL: PC <-- {PC+4[31:28], Address, 7'b00000000}
begin
@(negedge sys clk)
if(ps_c)
begin
{pc_sel, pc_ld, pc_inc, ir_ld} = 5'b11_1_0_0; {IO_wr,IO_rd} = 2'b0_0;
{im_cs, im_rd, im_wr} = 3'b0_0_0; D_In_Sel = 1'b0; {D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b0_00_0_0000; FS = 5'h00;
                                                            int_ack = 1'b0;
\{dm\ cs,\ dm\ rd,\ dm\ wr\} = 3'b0\ 0\ 0;
S Sel = 1'b0; D OUT Sel = 2'b00;
\overline{ld} Flags = 1'b0;
#1 {ns n,ns z,ns c,ns v} <= {ps n,ps z,ps z,ps v};
ns intr <= ps intr;
state = FETCH;
end
else
begin
{pc sel, pc ld, pc inc, ir ld} = 5'b00 \ 0 \ 0; {IO wr,IO rd} = 2'b0 \ 0;
\{\text{im cs, im rd, im wr}\} = 3'b0 \ 0 \ 0; \ D \ In \ Sel = 1'b0;
{D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b0_00_0_0000; FS = 5'h00; {dm_cs, dm_rd, dm_wr} = 3'b0_0_0; int ack = 1'b0;
S Sel = 1'b0; D OUT Sel = 2'b00;
```

```
ld Flags = 1'b0;
#1 {ns n,ns z,ns c,ns v} <= {ps n,ps z,ps z,ps v};
ns intr <= ps intr;
state = FETCH;
end
end// end for JC state
Jump Zero
                                                                                11
JZ:
// RTL: PC <-- {PC+4[31:28], Address, 7'b00000000}
begin
@(negedge sys clk)
if(ps z)
begin
{pc_sel, pc_ld, pc_inc, ir_ld} = 5'b11_1_0_0; {IO_wr,IO_rd} = 2'b0_0; {im_cs, im_rd, im_wr} = 3'b0_0_0; D_In_Sel = 1'b0;
{D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b0_00_0_0_000;
                                                         FS = 5'h00;
\{dm_cs, dm_rd, dm_wr\} = 3'b0_0_0;
                                                       int ack = 1'b0;
S Sel = 1'b0; D OUT Sel = 2'b00;
l\bar{d} Flags = 1'b0;
#1 {ns n,ns z,ns c,ns_v} <= {ps_n,ps_z,ps_z,ps_v};
ns intr <= ps_intr;
state = FETCH;
end
else
begin
{pc sel, pc ld, pc inc, ir ld} = \frac{5'b00\ 0\ 0}{0}; {IO wr,IO rd} = \frac{2'b0\ 0}{0};
{im_cs, im_rd, im_wr} = 3'b0_0_0; D In_Sel = 1'b0;
{D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b0_00_0_0000; FS = 5'h00;
{dm_cs, dm_rd, dm_wr} = 3'b0_0_0; int_ack = 1'b0;
S_Sel = 1'b0; D_OUT_Sel = 2'b00;
ld Flags = 1'b0;
#1 {ns n,ns z,ns_c,ns_v} <= {ps_n,ps_z,ps_z,ps_v};
ns intr <= ps_intr;
state = FETCH;
end
end// end for JZ state
Jump Negative
// RTL: PC <-- {PC+4[31:28], Address, 7'b00000000}
begin
@(negedge sys clk)
if(ps_n)
begin
{pc\_sel, pc\_ld, pc\_inc, ir\_ld} = 5'b11\_1\_0\_0; {IO\_wr,IO\_rd} = 2'b0\_0;
{im_cs, im_rd, im_wr} = 3'b0_0_0; D_In_Sel = 1'b0;
\{D_{En}, DA_{Sel}, T_{Sel}, HILO_{ld}, Y_{Sel}\} = 8'b0 00 0 000;
                                                         FS = 5'h00;
                                                       int_ack = 1'b0;
\{dm\ cs,\ dm\ rd,\ dm\ wr\} = 3'b0\ 0\ 0;
S Sel = 1'b0; D OUT Sel = 2'b00;
\frac{1}{1} Id Flags = 1'b0;
#1 {ns n,ns z,ns c,ns v} <= {ps n,ps z,ps z,ps v};
ns intr <= ps intr;
state = FETCH;
end
else
begin
{pc_sel, pc_ld, pc_inc, ir ld} = 5'b00 0 0 0; {IO wr,IO rd} = 2'b0 0;
{im_cs, im_rd, im_wr} = 3'b0_0_0; D_In_Sel = 1'b0;
{D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b0_00_0_0000; FS = 5'h00;
{dm_cs, dm_rd, dm_wr} = 3'b0_0_0; int_ack = 1'b0;
S Sel = 1'b0; D OUT Sel = 2'b00;
1\overline{d} Flags = 1'b0;
#1 {ns n,ns z,ns c,ns v} <= {ps n,ps z,ps z,ps v};
ns intr <= ps_intr;
state = FETCH;
end
end// end for JN state
```

```
// RTL: PC <-- {PC+4[31:28], Address, 7'b00000000}
begin
@(negedge sys clk)
if(ps_v)
begin
{pc_sel, pc_ld, pc_inc, ir_ld} = 5'bl1_1_0_0; {IO_wr,IO_rd} = 2'b0_0;
{im_cs, im_rd, im_wr} = 3'b0_0_0; D_In_Sel = 1'b0;
{D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b0_00_0_0_000;
                                                         FS = 5'h00;
\{dm_cs, dm_rd, dm_wr\} = 3'b0 0 0;
                                                       int ack = 1'b0;
S Sel = 1'b0; D OUT Sel = 2'b00;
1\overline{d} Flags = 1'b0;
#1 {ns n,ns z,ns c,ns v} <= {ps n,ps z,ps z,ps v};
ns intr <= ps intr;
state = FETCH;
end
else
begin
{pc sel, pc ld, pc inc, ir ld} = 5'b00 \ 0 \ 0; {IO wr,IO rd} = 2'b0 \ 0;
{im_cs, im_rd, im_wr} = 3'b0_0_0; D In_Sel = 1'b0;
{D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b0_00_0_0000; FS = 5'h00;
{dm_cs, dm_rd, dm_wr} = 3'b0_0_0; int_ack = 1'b0;
S Sel = 1'b0; D OUT Sel = 2'b00;
l\bar{d} Flags = 1'b0;
#1 {ns n,ns z,ns c,ns v} <= {ps n,ps z,ps z,ps v};
ns intr <= ps_intr;</pre>
state = FETCH;
end
end// end for JV state
part 1/2 Branch if greater than or equal to zero
BGEZ :
// RTL: ALU OUT <-- $rt
begin
@(negedge sys clk)
begin
{pc\_sel, pc\_ld, pc\_inc, ir\_ld} = 5'b00\_0\_0\_0; {IO\_wr,IO\_rd} = 2'b0\_0;
{im_cs, im_rd, im_wr} = 3'b0_0_0; D_In_Sel = 1'b0; {D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b0_00_0_0_000; FS = 5'h01;
\{dm\ cs,\ dm\ rd,\ dm\ wr\} = 3'b0 0 0;
                                                        int ack = 1'b0;
S_Sel = 1'b0; D_OUT_Sel = 2'b00;
1d Flags = 1'b0;
#1 {ns_n,ns_z,ns_c,ns_v} <= {N,Z,C,V};// new
ns intr <= ps intr;
state = BGEZ WR;
end
end// end for BGEZ state
BGEZ
                                        part 2/2
BGEZ WR:
// RTL: if(rs \Rightarrow 0) PCP4 + Sign Extention IR[15:0] << 2
//
         else
//
                PC <- PC + 4
begin
   @(negedge sys_clk)
   begin
   if(ps n == 1'b0 | ps z == 1)
   begin
    {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00_1_0_0; {IO_wr,IO_rd} = 2'b0_0;
   {im_cs, im_rd, im_wr} = 3'b0_0_0; D_In_Sel = 1'b0;
{D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b0_00_0_0000;
{dm_cs, dm_rd, dm_wr} = 3'b0_0_0;
                                                              FS = 5'h00;
                                                           int_ack = 1'b0;
    S Sel = 1'b0; D OUT Sel = 2'b00;
    1\overline{d} Flags = 1'b0;
    \#1 {ns n,ns z,ns c,ns v} = {ps n,ps z,ps c,ps v};
    ns intr <= ns intr;
```

//

Jump Overflow

//

```
state = FETCH;
    end
    else
    begin
    {pc sel, pc ld, pc inc, ir ld} = 5'b00 \ 0 \ 0; {IO wr,IO rd} = 2'b0 \ 0;
    {im_cs, im_rd, im_wr} = 3'b0_0_0; D_In_Sel = 1'b0; {D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b0_00_0_0_000; FS = 5'h00;
    \{dm\ cs,\ dm\ rd,\ dm\ wr\} = 3'b0 0 0;
                                                              int ack = 1'b0;
    S Sel = 1'b0; D OUT Sel = 2'b00;
    ld Flags = 1'b0;
    #1 {ns n,ns z,ns_c,ns_v} = {ps_n,ps_z,ps_c,ps_v};
    ns intr <= ns intr;</pre>
    state = FETCH;
    end
    end
end// end for BGEZ WR state
part 1/2
                                             Branch if less than zero
                                                                               11
BLTZ :
// RTL: ALU OUT <-- $rt
begin
@(negedge sys_clk)
begin
{pc sel, pc ld, pc inc, ir ld} = 5'b00 \ 0 \ 0; {IO wr, IO rd} = 2'b0 \ 0;
{im_cs, im_rd, im_wr} = 3'b0_0_0; D_In_Sel = 1'b0; {D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b0_00_0_0000; FS = 5'h01; {dm_cs, dm_rd, dm_wr} = 3'b0_0_0; int_ack = 1'b0;
S = 1'b0; D = 2'b00;
1\overline{d} Flags = 1'b0;
\#1 {ns n,ns z,ns c,ns v} <= {N,Z,C,V};// new
ns intr <= ps intr;
state = BLTZ WR;
end
\mathbf{end}//\ \mathtt{end}\ \mathtt{for}\ \mathtt{BLTZ}\ \mathtt{state}
part 2/2
                                 BLTZ
BLTZ WR:
// RTL: if (rs < 0) PCP4 + Sign Extention IR[15:0] << 2
11
         else
//
                 PC <- PC + 4
begin
    @(negedge sys clk)
    begin
    if(ps n == 1'b1)
    begin
    {pc_sel, pc_ld, pc_inc, ir ld} = 5'b00 1 0 0; {IO wr,IO rd} = 2'b0 0;
    {im_cs, im_rd, im_wr} = 3'b0_0_0; D_In_Sel = 1'b0; {D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b0_00_0_0000;
                                                               FS = 5'h00;
    \{dm\ cs,\ dm\ rd,\ dm\ wr\} = 3'b0\ 0\ 0;
                                                              int ack = 1'b0;
    S Sel = 1'b0; D OUT Sel = 2'b00;
    ld Flags = 1'b0;
    #1 {ns_n,ns_z,ns_c,ns_v} = {ps_n,ps_z,ps_c,ps_v};
    ns intr <= ns intr;</pre>
    state = FETCH;
    end
    else
    begin
    {pc sel, pc ld, pc inc, ir ld} = 5'b00 \ 0 \ 0; {IO wr,IO rd} = 2'b0 \ 0;
    {im_cs, im_rd, im_wr} = 3'b0_0_0; D_In_Sel = 1'b0; {D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b0_00_0_0000; FS = 5'h00;
    \{dm\ cs,\ dm\ rd,\ dm\ wr\} = 3'b0\ 0\ 0;
                                                              int ack = 1'b0;
    S Sel = 1'b0; D OUT Sel = 2'b00;
    1d Flags = 1'b0;
    #1 {ns_n,ns_z,ns_c,ns_v} = {ps_n,ps_z,ps_c,ps_v};
    ns intr <= ns intr;
    state = FETCH;
    end
    end
```

//

```
NO OP
                                                    No Operation
                                                                                //
          NO OP :
          // Occupies 3 clock ticks
          begin
          @(negedge sys clk)
          begin
          {pc sel, pc ld, pc inc, ir ld} = 5'b00 \ 0 \ 0; {IO wr,IO rd} = 2'b0 \ 0;
          {im_cs, im_rd, im_wr} = 3'b0_0_0; D_In_Sel = 1'b0;
          {D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b0_00_0_0_000; 
{dm_cs, dm_rd, dm_wr} = 3'b0_00; 
is
                                                              FS = 5'h00;
                                                            int ack = 1'b0;
          S_Sel = 1'b0; D_OUT_Sel = 2'b00;
          \frac{1}{1} Id Flags = \frac{1}{b0};
          #1 {ns n,ns z,ns c,ns_v} <= {ps_n,ps_z,ps_c,ps_v};// new</pre>
          ns intr <= ps intr;
          state = WB alu;
          end
          end// end for BSL state
          Barrell Shift Left (w/rotate)
          BSLR :
          // RTL: ALU OUT <-- $rt<<shamt
          begin
          @(negedge sys clk)
          begin
          {pc sel, pc ld, pc inc, ir ld} = 5'b00 \ 0 \ 0; {IO wr,IO rd} = 2'b0 \ 0;
          {im_cs, im_rd, im_wr} = 3'b0_0_0; D_In_Sel = 1'b0; {D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b0_00_0_000; {dm_cs, dm_rd, dm_wr} = 3'b0_0_0; in_sel = 8'b0_00_000; in_sel = 8'b0_00_000;
                                                              FS = 5'h1A;
                                                            int ack = 1'b0;
          S Sel = 1'b0; D OUT Sel = 2'b00;
          1\overline{d} Flags = 1'b0;
          \#1 {ns n,ns z,ns c,ns v} \leftarrow {N,Z,C,V};// new
          ns intr <= ps intr;
          state = WB alu;
          end
          end// end for BSL state
          Barrell Shift Right
                                                                              //
          BSRR :
          // RTL: ALU OUT <-- $rt>>shamt
          begin
          @(negedge sys_clk)
          begin
          {pc sel, pc ld, pc inc, ir ld} = 5'b00 \ 0 \ 0; {IO wr,IO rd} = 2'b0 \ 0;
          \{im_cs, im_rd, im_wr\} = 3'b0_0_0; D_In_Sel = 1'b0;
          \{D_{En}, DA_{Sel}, T_{Sel}, HILO_{ld}, Y_{Sel}\} = 8'b0 00 0 000;
                                                             FS = 5'h1B:
                                                            int_ack = 1'b0;
          \{dm\ cs,\ dm\ rd,\ dm\ wr\} = 3'b0\ 0\ 0;
          S Sel = 1'b0; D OUT Sel = 2'b00;
          1\overline{d} Flags = 1'b0;
          #1 {ns n,ns z,ns c,ns v} \leq {N,Z,C,V};// new
          ns intr <= ps intr;
          state = WB alu;
          end
          end// end for BSL state
          ADD
//
          ADD :
          // RTL: ALU OUT <-- $rs + $rt
          begin
          @(negedge sys clk)
          begin
          {pc sel, pc ld, pc inc, ir ld} = 5'b00 \ 0 \ 0; {IO wr,IO rd} = 2'b0 \ 0;
          {im_cs, im_rd, im_wr} = 3'b0_0_0; D_In_Sel = 1'b0; {D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b0_00_0_0_000; FS = 5'h02;
          \{dm\ cs,\ dm\ rd,\ dm\ wr\} = 3'b0\ 0\ 0;
                                                            int ack = 1'b0;
```

end// end for BLTZ WR state

```
S Sel = 1'b0; D OUT Sel = 2'b00;
         \frac{1}{1} Id Flags = \frac{1}{b0};
          #1 {ns n,ns_z,ns_c,ns_v} <= {N,Z,C,V};// new
         ns intr <= ps intr;
         state = WB_alu;
         end
         end// end for ADD state
          ADDU
          ADDU:
          // RTL: ALU OUT <-- $rs + $rt
         begin
          @(negedge sys clk)
         begin
          {pc_sel, pc_ld, pc_inc, ir ld} = 5'b00 0 0 0; {IO wr,IO rd} = 2'b0 0;
          {im_cs, im_rd, im_wr} = 3'b0_0_0; D_In_Sel = 1'b0;
          {D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b0_00_0_0_0000; {dm_cs, dm_rd, dm_wr} = 3'b0_00; i
                                                          FS = 5'h03:
                                                        int ack = 1'b0;
         S Sel = 1'b0; D OUT Sel = 2'b00;
         ld Flags = 1'b0;
          #1 {ns_n,ns_z,ns_c,ns_v} <= {N,Z,C,V};// new
         ns intr <= ps intr;
         state = WB_alu;
          end
         end// end for ADDU state
          11
          SUB :
          // RTL: ALU OUT <-- $rs - $rt
         begin
         @(negedge sys clk)
          {pc\_sel, pc\_ld, pc\_inc, ir\_ld} = 5'b00\_0\_0\_0; {IO wr,IO rd} = 2'b0 0;
          \{\text{im cs, im rd, im wr}\} = 3'b0 \ 0 \ 0; \ D \ In \ Sel = 1'b0;
          {D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b0_00_0_0000; {dm_cs, dm_rd, dm_wr} = 3'b0_00; i
                                                          FS = 5'h04;
                                                        int ack = 1'b0;
         S Sel = 1'b0; D OUT Sel = 2'b00;
         ld Flags = 1'b0;
          \#1 {ns n,ns z,ns c,ns v} \leftarrow {N,Z,C,V};// new
         ns intr <= ns intr;
          state = WB alu;
         end
          end// end for SUB state
          SUBU
11
          SUBU:
          // RTL: ALU_OUT <-- $rs - $rt
         begin
         @ (negedge sys clk)
         begin
          {pc sel, pc ld, pc inc, ir ld} = 5'b00 \ 0 \ 0; {IO wr,IO rd} = 2'b0 \ 0;
         {im_cs, im_rd, im_wr} = 3'b0_0_0; D_In_Sel = 1'b0;
{D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b0_00_0_0000;
{dm_cs, dm_rd, dm_wr} = 3'b0_0_0; i
                                                          FS = 5'h05;
                                                        int ack = 1'b0;
          S Sel = 1'b0; D OUT Sel = 2'b00;
         1\overline{d} Flags = 1'b0;
          #1 {ns_n,ns_z,ns_c,ns_v} <= {N,Z,C,V};// new
         ns intr <= ns intr;
         state = WB_alu;
         end
         end// end for SUBU state
          11
```

```
SRL :
            // RTL: ALU OUT <-- $rt >> 1
           begin
           @(negedge sys clk)
           begin
            {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00_0_0_0; {IO_wr,IO_rd} = 2'b0_0;
            {im_cs, im_rd, im_wr} = 3'b0_0_0; D_In_Sel = 1'b0; {D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b0_00_0_0000;
                                                                      FS = 5'h0D;
            \{dm_cs, dm_rd, dm_wr\} = 3'b0'' 0';
                                                                    int ack = 1'b0;
            S Sel = 1'b0; D OUT Sel = 2'b00;
           1\overline{d} Flags = 1'b0;
            #1 {ns_n,ns_z,ns_c,ns_v} <= {N,Z,C,V};
           ns intr <= ns intr;
           state = WB alu;
            end
           end// end for SRL
            SRA
           SRA :
            // RTL: ALU OUT <-- $rt >> 1
           begin
            @(negedge sys clk)
           begin
            {pc\_sel, pc\_ld, pc\_inc, ir\_ld} = 5'b00\_0\_0\_0; {IO\_wr,IO\_rd} = 2'b0\_0;
            {im_cs, im_rd, im_wr} = 3'b0_0_0; D_In_Sel = 1'b0; {D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b0_00_0_0_0000; FS = 5'h0E;
            \{dm\ cs,\ dm\ rd,\ dm\ wr\} = 3'b0\ 0\ 0;
                                                                    int ack = 1'b0;
           S_Sel = 1'b0; D_OUT Sel = 2'b00;
           ld Flags = 1'b0;
            #1 {ns_n,ns_z,ns_c,ns_v} <= {N,Z,C,V};
            ns intr <= ns intr;
           state = WB alu;
           end
           end// end for SRA
            11
            STIT:
            // RTL: ALU OUT <-- $rt << 1
           begin
           @(negedge sys clk)
           begin
            {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00_0_0_0; {IO wr,IO rd} = 2'b0_0;
           {im_cs, im_rd, im_wr} = 3'b0_0_0; D_In_Sel = 1'b0;
{D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b0_00_0_0000; FS = 5'h0C;
{dm_cs, dm_rd, dm_wr} = 3'b0_0_0; int_ack = 1'b0;
            S Sel = 1'b0; D OUT Sel = 2'b00;
           1\overline{d} Flags = 1'b0;
            \#1^{-}{ns n,ns z,ns c,ns v} <= {N,Z,C,V};
           ns intr <= ns intr;
            state = WB alu;
            end
            end// end for SLL
            SLT
            SLT :
                                                    true
                                                             false
            // RTL: ALU OUT <-- ($rs<$rt)? 1
                                                    0
           begin
           @(negedge sys clk)
           begin
            {pc sel, pc ld, pc inc, ir ld} = \frac{5'b00 \ 0 \ 0}{10}; {IO wr,IO rd} = \frac{2'b0 \ 0}{10};
           {im_cs, im_rd, im_wr} = 3'b0_0_0; D In_Sel = 1'b0;
{D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b0_00_0_0000; FS = 5'h06;
{dm_cs, dm_rd, dm_wr} = 3'b0_0_0; int_ack = 1'b0;
            S Sel = 1'b0; D OUT Sel = 2'b00;
```

```
ld Flags = 1'b0;
          \#1^{-}{ns n,ns z,ns c,ns v} <= {N,Z,C,V};
          ns intr <= ns intr;
          state = WB alu;
          end
          end// end for SLT
          MULT :
          // RTL: {Y LO,Y HI} <-- $rs * $rt
          begin
          @(negedge sys_clk)
          begin
          {pc\_sel, pc\_ld, pc\_inc, ir\_ld} = 5'b00\_0 0 0; {IO wr,IO rd} = 2'b0 0;
          \{\text{im cs, im rd, im wr}\} = 3'b0 \ 0 \ 0; \ D \ In \ Sel = 1'b0;
          {D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b0_00_0_1_000;
                                                             FS = 5'h1E;
          \{dm_cs, dm_rd, dm_wr\} = 3'b0_0_0;
                                                           int ack = 1'b0;
          S Sel = 1'b0; D OUT Sel = 2'b00;
          1\overline{d} Flags = 1'b0;
          \#1 {ns n,ns z,ns c,ns v} \Leftarrow {N,Z,C,V};
          ns_intr <= ns_intr;</pre>
          state = FETCH;
          end
          end// end for MULT state
          DTV
//
          // RTL: {Y_LO,Y_HI} <-- $rs / $rt
          begin
          @(negedge sys clk)
          begin
          {pc sel, pc ld, pc inc, ir ld} = 5'b00 \ 0 \ 0; {IO wr,IO rd} = 2'b0 \ 0;
          {im_cs, im_rd, im_wr} = 3'b0_0_0; D_In_Sel = 1'b0; {D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b0_00_0_1_000; {dm_cs, dm_rd, dm_wr} = 3'b0_00; i
                                                             FS = 5'h1F;
                                                           int ack = 1'b0;
          S Sel = 1'b0; D OUT Sel = 2'b00;
          1d Flags = 1'b0;
          #1 {ns n,ns z,ns c,ns v} \leftarrow {N,Z,C,V};
          ns intr <= ns intr;
          state = FETCH;
          end
          end// end for DIV state
          OR :
          // RTL: ALU OUT <-- $rs | $rt
          begin
          @(negedge sys clk)
          begin
          {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00_0_0_0; {IO wr,IO rd} = 2'b0_0;
          {im_cs, im_rd, im_wr} = 3'b0_0_0; D_In_Sel = 1'b0; {D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b0_00_0_0_0000; {dm_cs, dm_rd, dm_wr} = 3'b0_0_0; i
                                                             FS = 5!h09.
                                                           int ack = 1'b0;
          S_Sel = 1'b0; D_OUT_Sel = 2'b00;
          \frac{1}{1} Id Flags = \frac{1}{b0};
          \#1^{-}{ns n,ns z,ns c,ns v} = {N,Z,C,V};
          ns intr = ns intr;
          state = WB alu;
          end
          end// end for OR state
          NOR:
```

```
// RTL: ALU OUT <-- ~($rs | $rt)
           begin
           @(negedge sys clk)
           begin
           {pc sel, pc ld, pc inc, ir ld} = 5'b00 \ 0 \ 0; {IO wr,IO rd} = 2'b0 \ 0;
           {im_cs, im_rd, im_wr} = 3'b0_0_0; D_In_Sel = 1'b0; {D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b0_00_0_0_000; FS = 5'h0B;
           \{dm\ cs,\ dm\ rd,\ dm\ wr\} = 3'b0 0 0;
                                                               int ack = 1'b0;
           S Sel = 1'b0; D OUT Sel = 2'b00;
           ld Flags = 1'b0;
           \#1 {ns n,ns z,ns c,ns v} = {N,Z,C,V};
           ns intr = ns intr;
           state = WB alu;
           end
           end// end for NOR state
           XOR
//
           XOR :
           // RTL: ALU OUT <-- $rs ^ $rt
           begin
           @(negedge sys clk)
           begin
           {pc sel, pc ld, pc inc, ir ld} = 5'b00 \ 0 \ 0; {IO wr, IO rd} = 2'b0 \ 0;
          {im_cs, im_rd, im_wr} = 3'b0_0_0; D_In_Sel = 1'b0; {D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b0_00_0_0000; FS = 5'h0A; {dm_cs, dm_rd, dm_wr} = 3'b0_0_0; int_ack = 1'b0;
           S Sel = 1'b0; D OUT Sel = 2'b00;
           1\overline{d} Flags = 1'b0;
           \#1 {ns n,ns z,ns c,ns v} \Leftarrow {N,Z,C,V};
           ns intr <= ns intr;
           state = WB_alu;
           end
           {\tt end}// end for XOR state
           11
           SLTU:
                                                         false
           // RTL: ALU OUT <-- ($rs<$rt)? 1
                                          : 0
           begin
           @(negedge sys clk)
           begin
           {pc sel, pc ld, pc inc, ir ld} = 5'b00 \ 0 \ 0; {IO wr,IO rd} = 2'b0 \ 0;
           {im_cs, im_rd, im_wr} = 3'b0_0_0; D_In_Sel = 1'b0;
           {D_En, DA_Sel, T_Sel, HILO_Id, Y_Sel} = 8'b0_00_0_0_0000; {dm_cs, dm_rd, dm_wr} = 3'b0_00_0;
                                                                 FS = 5!h07.
                                                               int ack = 1'b0;
           S Sel = 1'b0; D OUT Sel = 2'b00;
          ld Flags = 1'b0;
           \#1 {ns n,ns z,ns c,ns v} <= {N,Z,C,V};
           ns intr <= ns intr;
           state = WB_alu;
           end
           end// end for SLTU state
           AND :
           // RTL: ALU OUT <-- $rs & $rt
           begin
           @(negedge sys clk)
           begin
           {pc\_sel, pc\_ld, pc\_inc, ir\_ld} = 5'b00\_0\_0\_0; {IO wr,IO rd} = 2'b0 0;
           {im_cs, im_rd, im_wr} = 3'b0_0_0; D_In_Sel = 1'b0; {D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b0_00_0_0000;
                                                                 FS = 5'h08:
           \{dm\ cs,\ dm\ rd,\ dm\ wr\} = 3'b0 0 0;
                                                               int ack = 1'b0;
           S Sel = 1'b0; D OUT Sel = 2'b00;
           ld Flags = 1'b0;
           \#1 {ns n,ns z,ns c,ns v} <= {N,Z,C,V};
```

```
ns intr <= ns intr;</pre>
           state = WB alu;
           end
           end// end for AND state
           11
           ORT:
           // RTL: ALU OUT <-- $rs | $rt(se 16)
           begin
           @(negedge sys clk)
           begin
           {pc sel, pc ld, pc inc, ir ld} = \frac{5'b00\ 0\ 0}{0}; {IO wr,IO rd} = \frac{2'b0\ 0}{0};
           {im_cs, im_rd, im_wr} = 3'b0_0_0; D_In_Sel = 1'b0; {D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b0_00_0_0000; {dm_cs, dm_rd, dm_wr} = 3'b0_0_0; i
                                                                 FS = 5'h17;
                                                               int ack = 1'b0;
           S_Sel = 1'b0; D_OUT_Sel = 2'b00;
           ld Flags = 1'b0;
           \#1 {ns n,ns z,ns c,ns v} <= {N,Z,C,V};
           ns intr <= ns intr;
           state = WB imm;
           end
           end// end for ORI state
           XORI
//
           // RTL: ALU OUT <-- $rs ^ $rt(se 16)
           begin
           @(negedge sys_clk)
           begin
           {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00_0_0_0; {IO_wr,IO_rd} = 2'b0_0; {im_cs, im_rd, im_wr} = 3'b0_0_0; D_In_Sel = 1'b0; {D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b0_00_0_0_000; FS = 5'h1
                                                                 FS = 5'h18;
                                                               int_ack = 1'b0;
           \{dm\ cs,\ dm\ rd,\ dm\ wr\} = 3'b0 0 0;
           S Sel = 1'b0; D OUT Sel = 2'b00;
           1\overline{d} Flags = 1'b0;
           #1 {ns_n,ns_z,ns_c,ns_v} <= {N,Z,C,V};
           ns intr <= ns intr;
           state = WB imm;
           end
           end// end for XORI state
           ANDT
//
           ANDI:
           // RTL: ALU OUT <-- $rs ^ $rt(se 16)
           begin
           @(negedge sys clk)
           begin
           {pc sel, pc ld, pc inc, ir ld} = 5'b00 \ 0 \ 0; {IO wr,IO rd} = 2'b0 \ 0;
           {im_cs, im_rd, im_wr} = 3'b0_0_0; D_In_Sel = 1'b0; {D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b0_00_0_0_000; FS = 5'h16;
           \{dm\ cs,\ dm\ rd,\ dm\ wr\} = 3'b0\ 0\ 0;
                                                               int ack = 1'b0;
           S_Sel = 1'b0; D_OUT_Sel = 2'b00;
           ld Flags = 1'b0;
           #1 {ns_n,ns_z,ns_c,ns_v} <= {N,Z,C,V};
           ns intr <= ns intr;
           state = WB imm;
           end
           end// end for ANDI state
           SLTIU
                                                     (unsigned)
11
           SLTIU:
                                                             true
                                                                     false
           // RTL: ALU OUT <-- if ( $rs<$rt(se 16) )? 1
```

```
begin
           @(negedge sys clk)
           begin
           {pc sel, pc ld, pc inc, ir ld} = 5'b00 \ 0 \ 0; {IO wr, IO rd} = 2'b0 \ 0;
           {im_cs, im_rd, im_wr} = 3'b0_0_0; D_In_Sel = 1'b0; {im_cs, im_rd, im_wr} = 3'b0_0, D_In_Sel = 1'b0; {D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b0_00_0_0000; FS = 5'h07; {dm_cs, dm_rd, dm_wr} = 3'b0_0_0; int_ack = 1'b0;
           S Sel = 1'b0; D OUT Sel = 2'b00;
           1\overline{d} Flags = 1'b0;
           \#1 {ns n,ns z,ns c,ns v} <= {N,Z,C,V};
           ns intr <= ns intr;
           state = WB imm;
           end
           end// end for SLTIU state
           TIUT
//
           LUI :
           // RTL: ALU OUT <-- { RT [15:0] , 16'h0}
           begin
           @(negedge sys clk)
           begin
           {pc sel, pc ld, pc inc, ir ld} = 5'b00 \ 0 \ 0; {IO wr,IO rd} = 2'b0 \ 0;
           {im_cs, im_rd, im_wr} = 3'b0_0_0; D_In_Sel = 1'b0;
           {D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b0_00_0_0000; {dm_cs, dm_rd, dm_wr} = 3'b0_00; is
                                                                  FS = 5'h19;
                                                                int ack = 1'b0;
           S_Sel = 1'b0; D_OUT_Sel = 2'b00;
           ld Flags = 1'b0;
           \#1 {ns n,ns z,ns c,ns v} <= {N,Z,C,V};
           ns intr <= ns intr;
           state = WB_imm;
           end
           end// end for LUI state
           ADDI :
           // RTL: ALU OUT <-- $rs + $rt(se 16)
           begin
           @(negedge sys clk)
           begin
           {pc\_sel, pc\_ld, pc\_inc, ir\_ld} = 5'b00\_0\_0\_0; {IO\_wr,IO rd} = 2'b0 0;
           \{\text{im cs, im rd, im wr}\} = 3'b0 \ 0 \ 0; \ D \ In \ Sel = 1'b0;
           {D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b0_00_0_0000;
                                                                  FS = 5'h02;
           \{dm cs, dm rd, dm wr\} = 3'b0 0 0;
                                                                int ack = 1'b0;
           S Sel = 1'b0; D OUT Sel = 2'b00;
           \overline{ld} Flags = 1'b0;
           \#1 {ns n,ns z,ns c,ns v} <= {N,Z,C,V};
           ns intr <= ns intr;</pre>
           state = WB imm;
           end
           end// end for ADDI state
           SLTI
11
           // RTL: ALU OUT <-- $rs + $rt(se_16)
           begin
           @(negedge sys clk)
           begin
           {pc sel, pc ld, pc inc, ir ld} = 5'b00 \ 0 \ 0; {IO wr,IO rd} = 2'b0 \ 0;
           {im_cs, im_rd, im_wr} = 3'b0_0_0; D_In_Sel = 1'b0;
           {D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b0_00_0_0000; {dm_cs, dm_rd, dm_wr} = 3'b0_0_0; in
                                                                  FS = 5'h06;
                                                                int ack = 1'b0;
           S Sel = 1'b0; D OUT Sel = 2'b00;
           l\overline{d}_{Flags} = 1'b0;
           #1 {ns n,ns z,ns c,ns v} \leftarrow {N,Z,C,V};
           ns intr <= ns intr;
```

```
state = WB imm;
         end
          end// end for SLTI state
          SW
//
          // RTL: ALU OUT <-- $rs + $rt(se 16)
         begin
         @(negedge sys clk)
         begin
          {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00_0_0_0; {IO_wr,IO_rd} = 2'b0 0;
          {im_cs, im_rd, im_wr} = 3'b0_0_0; D_In_Sel = 1'b0;
         {D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b0_00_0_0000; {dm_cs, dm_rd, dm_wr} = 3'b0_00; i
                                                           FS = 5'h02;
                                                         int_ack = 1'b0;
         S Sel = 1'b0; D OUT Sel = 2'b00;
         1d Flags = 1'b0;
          \#1 {ns n,ns z,ns c,ns v} = {ps n,ps z,ps c,ps v};
         ns intr <= ns intr;
         state = WB mem;
         end
         {\tt end}// end for SW state
          OUTPUT
//
          OUTPUT :
          // RTL: ALU OUT <-- $rs + $rt(se 16)
         begin
          @(negedge sys clk)
         begin
          {pc sel, pc ld, pc inc, ir ld} = 5'b00 \ 0 \ 0; {IO wr,IO rd} = 2'b0 \ 0;
          {im_cs, im_rd, im_wr} = 3'b0_0_0; D_In_Sel = 1'b0; {D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b0_00_0_0000;
                                                          FS = 5'h02;
          \{dm\ cs,\ dm\ rd,\ dm\ wr\} = 3'b0\ 0\ 0;
                                                         int ack = 1'b0;
         S Sel = 1'b0; D OUT Sel = 2'b00;
         ld Flags = 1'b0;
         #1 {ns_n,ns_z,ns_c,ns_v} <= {ps_n,ps_n,ps_c,ps_v};
         ns intr <= ns intr;</pre>
         state = WB OUTPUT;
          end
         end// end for INPUT state
          WB OUTPUT
         WB OUTPUT :
          // RTL : I/O[ALU OUT] <-- RT(rt)
         begin
         @(negedge sys clk)
         begin
          {pc sel, pc ld, pc inc, ir ld} = 5'b00 \ 0 \ 0; {IO wr,IO rd} = 2'b1 \ 0;
          \{\text{im cs, im rd, im wr}\} = 3'b0 \ 0 \ 0; \ D \ In \ Sel = 1'b0;
          {D_En, DA_Sel, T_Sel, HILO_1d, Y_Sel} = 8'b0_00_0_0_010; {dm_cs, dm_rd, dm_wr} = 3'b0_0_0; i
                                                          FS = 5'h00;
                                                         int ack = 1'b0;
          S Sel = 1'b0; D OUT Sel = 2'b00;
         1\overline{d} Flags = 1'b0;
          #1 {ns n,ns z,ns c,ns v} <= {ps n,ps z,ps c,ps v};
         ns intr <= ns_intr;
          state = FETCH;
         end
         end// end for WB mem state
         INPUT CALC
          INPUT CALC :
          // RTL: ALU OUT <-- $rs + $rt(se 16)
         begin
         @(negedge sys_clk)
```

```
begin
{pc_sel, pc_ld, pc_inc, ir ld} = 5'b00 \ 0 \ 0; {IO wr,IO rd} = 2'b0 \ 0;
\{\text{im cs, im rd, im wr}\} = 3'b0 \ 0 \ 0; \ D \ In \ Sel = 1'b0;
{D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b0_00_0_0000;
                                                       FS = 5!h02:
\{dm_cs, dm_rd, dm_wr\} = 3'b0'0';
                                                     int ack = 1'b0;
S Sel = 1'b0; D OUT Sel = 2'b00;
l\bar{d} Flags = 1'b0;
#1 {ns n,ns z,ns c,ns_v} <= {ps_n,ps_z,ps_c,ps_v};
ns_intr <= ns_intr;</pre>
state = INPUT;
end
end// end for OUTPUT CALC state
INPUT (load word from I/O memory)
INPUT:
// RTL: D In <-- I O Mem[ALU OUT]
begin
@(negedge sys clk)
begin
{pc\_sel, pc\_ld, pc\_inc, ir\_ld} = 5'b00\_0\_0\_0; {IO\_wr,IO rd} = 2'b0 1;
{im_cs, im_rd, im_wr} = 3'b0_0_0; D In_Sel = 1'b1;
{D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b0_00_0_0010; FS = 5'h00;
{dm_cs, dm_rd, dm_wr} = 3'b0_0_0; int_ack = 1'b0;
S Sel = 1'b0; D OUT Sel = 2'b00;
l\bar{d} Flags = 1'b0;
\#1 {ns n,ns z,ns c,ns v} = {ps n,ps z,ps c,ps v};
ns intr <= ns intr;</pre>
state = WB INPUT;
end
end// end for INPUT state
WB INPUT
WB INPUT:
// RTL : R[rt] <-- D_In
begin
@(negedge sys clk)
begin
{pc\_sel, pc\_ld, pc\_inc, ir\_ld} = 5'b00\_0\_0\_0; {IO\_wr,IO rd} = 2'b0 0;
{im_cs, im_rd, im_wr} = 3'b0_0_0; D_In_Sel = 1'b0; {D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b1_01_0_0_011; FS = 5'h00;
                                                     int_ack = 1'b0;
\{dm\ cs,\ dm\ rd,\ dm\ wr\} = 3'b1 \ 0 \ 1;
S Sel = 1'b0; D OUT Sel = 2'b00;
1\overline{d} Flags = 1'b0;
#1 {ns n,ns z,ns c,ns v} <= {ps n,ps z,ps c,ps v};
ns intr <= ns intr;
state = FETCH;
end// end for WB OUTPUT state
LW CALC (Effective Address Calculation)
111111111111111111111111111111
LW CALC :
// RTL: ALU OUT <-- $rs + $rt(se 16)
begin
@(negedge sys clk)
begin
{pc_sel, pc_ld, pc_inc, ir ld} = 5'b00 0 0 0; {IO wr,IO rd} = 2'b0 0;
{im_cs, im_rd, im_wr} = 3'b0_0_0; D_In_Sel = 1'b0;
{D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b0_00_0_0000; FS = 5'h02; {dm_cs, dm_rd, dm_wr} = 3'b0_00; int_ack = 1'b0;
S Sel = 1'b0; D OUT Sel = 2'b00;
ld Flags = 1'b0;
#1 {ns_n,ns_z,ns_c,ns_v} = {ps_n,ps_z,ps_c,ps_v};
ns intr <= ns intr;
state = LW;
end
end// end for LW CALC state
```

```
11
          LW :
           // RTL: D In <-- dM[ALU OUT]</pre>
          begin
          @(negedge sys_clk)
          begin
           {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00_0_0_0; {IO_wr,IO_rd} = 2'b0_0;
           {im_cs, im_rd, im_wr} = 3'b0_0_0; D_In_Sel = 1'b0;
           {D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b0_00_0_0_010;
                                                                FS = 5'h02:
           \{dm_cs, dm_rd, dm_wr\} = 3'b1_1_0;
                                                              int ack = 1'b0;
           S Sel = 1'b0; D OUT Sel = 2'b00;
          1\overline{d} Flags = 1'b0;
           #1 {ns n,ns z,ns_c,ns_v} = {ps_n,ps_z,ps_c,ps_v};
          ns intr <= ns intr;
           state = WB LW;
          end
          end// end for LW state
           BEQ
                                               part 1/2
          BEO :
           // RTL: ALU OUT <-- $rs - $rt
          begin
          @(negedge sys_clk)
          begin
           {pc\_sel, pc\_ld, pc\_inc, ir\_ld} = 5'b00\_0\_0\_0; {IO\_wr,IO rd} = 2'b0 0;
           \{\text{im cs, im rd, im wr}\} = 3'b0 \ 0 \ 0; \ D \ In \ Sel = 1'b0;
           {D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b0_00_0_0_000;
                                                                FS = 5'h04;
           \{dm_cs, dm_rd, dm_wr\} = 3'b0_0_0;
                                                              int ack = 1'b0;
           S Sel = 1'b0; D OUT Sel = 2'b00;
          1\overline{d} Flags = 1'b0;
           \#1 {ns n,ns z,ns c,ns v} = {N,Z,C,V};
          ns intr <= ns_intr;
           state = BEQ WR;
          end
           end// end for BEQ state
           BEQ
                                               part 2/2
//
           BEQ WR:
           // \text{ RTL: if (RS == RT) PCP4 + {SE14IR[15], IR[15:0], 2'b00}}
                   else
           11
                          PC <- PC + 4
          begin
              @(negedge sys clk)
              begin
              if(ps z == 1'b1)
                 begin
              {pc sel, pc ld, pc inc, ir ld} = 5'b00 \ 1 \ 0 \ 0; {IO wr,IO rd} = 2'b0 \ 0;
              {im_cs, im_rd, im_wr} = 3'b0_0_0; D_In_Sel = 1'b0; {D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b0_00_0_0000; FS = 5'h00;
              \{dm\ cs,\ dm\ rd,\ dm\ wr\} = 3'b0\ 0\ 0;
                                                                  int ack = 1'b0;
              S_Sel = 1'b0; D_OUT Sel = 2'b00;
              1d Flags = 1'b0;
              #1 {ns_n,ns_z,ns_c,ns_v} = {ps_n,ps_z,ps_c,ps_v};
              ns intr <= ns intr;
              state = FETCH;
                  end
              else
                  begin
                  {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00_0_0_0; {IO_wr,IO_rd} = 2'b0_0;
{im_cs, im_rd, im_wr} = 3'b0_0_0; D_In_Sel = 1'b0;
                  {D En, DA Sel, T Sel, HILO ld, Y Sel} = 8'b0 00 0 0 000;
                                                                        FS = 5'h00;
                  \{dm_cs, dm_rd, dm_wr\} = 3'b0_0_0;
                                                                      int ack = 1'b0;
                  S Sel = 1'b0; D OUT Sel = 2'b00;
                  1\overline{d} Flags = 1'b0;
```

```
#1 {ns n,ns z,ns c,ns v} = {ps n,ps z,ps c,ps v};
                 ns intr <= ns intr;
                 state = FETCH;
                 end
             end
           end// end for ADD state
          BNE
                                            part 1/2
          // RTL: ALU OUT <-- $rs - $rt
          begin
          @(negedge sys_clk)
          begin
          {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00_0_0_0; {IO_wr,IO_rd} = 2'b0 0;
          \{\text{im cs, im rd, im wr}\} = 3'b0 \ 0 \ 0; \ D \ In \ Sel = 1'b0;
          {D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b0_00_0_0000;
                                                            FS = 5'h04;
          \{dm_cs, dm_rd, dm_wr\} = 3'b0_0_0;
                                                          int ack = 1'b0;
          S Sel = 1'b0; D OUT Sel = 2'b00;
          1\overline{d} Flags = 1'b0;
          \#1 {ns n,ns z,ns c,ns v} = {N,Z,C,V};
          ns intr <= ns_intr;
          state = BNE WR;
          end
          end// end for ADD state
          BNE
                                            part 2/2
//
          BNE WR:
          // \text{ RTL: if (RS == RT) PCP4 + {SE14IR[15], IR[15:0], 2'b00}}
                  else
          11
                        PC <- PC + 4
          begin
             @(negedge sys clk)
             begin
             if(ps z == 1'b0)
                begin
             {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00_1_0_0; {IO_wr,IO_rd} = 2'b0_0;
             {im_cs, im_rd, im_wr} = 3'b0_0_0; D_In_Sel = 1'b0; {D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b0_00_0_0_000; FS = 5'h00;
             \{dm\ cs,\ dm\ rd,\ dm\ wr\} = 3'b0\ 0\ 0;
                                                             int ack = 1'b0;
             S_Sel = 1'b0; D_OUT Sel = 2'b00;
             1d Flags = 1'b0;
             #1 {ns_n,ns_z,ns_c,ns_v} = {ps_n,ps_z,ps_c,ps_v};
             ns intr <= ns intr;
             state = FETCH;
                 end
             else
                begin
                 {pc sel, pc ld, pc inc, ir ld} = 5'b00 \ 0 \ 0; {IO wr,IO rd} = 2'b0 \ 0;
                 {im_cs, im_rd, im_wr} = 3'b0_0_0; D_In_Sel = 1'b0;
                 {D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b0_00_0_0_0000; {dm_cs, dm_rd, dm_wr} = 3'b0_00;
                                                                   FS = 5'h00;
                                                                 int ack = 1'b0;
                 S Sel = 1'b0; D OUT Sel = 2'b00;
                 1\overline{d} Flags = 1'b0;
                 \#1 {ns n,ns z,ns c,ns v} = {ps n,ps z,ps c,ps v};
                 ns intr <= ns intr;
                 state = FETCH;
                 end
           end// end for BEQ WR state
          BLEZ part 1/2
          BLEZ :
          // RTL: ALU OUT <-- $rs
          begin
          @(negedge sys_clk)
```

```
begin
           {pc_sel, pc_ld, pc_inc, ir ld} = 5'b00 0 0 0; {IO wr,IO rd} = 2'b0 0;
           {im_cs, im_rd, im_wr} = 3'b0_0_0; D_In_Sel = 1'b0;
           {D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b0_00_0_0_000;
                                                              int ack = 1'b0;
           \{dm_cs, dm_rd, dm_wr\} = 3'b0_0 0;
           S Sel = 1'b0; D OUT Sel = 2'b00;
           l\bar{d} Flags = 1'b0;
           \#1 {ns n,ns z,ns c,ns v} = {N,Z,C,V};
           ns intr <= ns intr;
           state = BLEZ WR;
           end
           end// end for BLEZ state
           BLEZ
                                                part 2/2
//
           BLEZ WR:
           // RTL: if(rs <= 0) PCP4 + Sign Extention IR[15:0] << 2
                   else
           11
                          PC <- PC + 4
           begin
              @(negedge sys clk)
              begin
              if (ps z == 1'b1 | ps n == 1'b1)
              begin
              {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00_1_0_0; {IO_wr,IO_rd} = 2'b0_0;
              {im_cs, im_rd, im_wr} = 3'b0_0_0; D_In_Sel = 1'b0;
{D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b0_00_0_0000; FS = 5'h00;
              \{dm\ cs,\ dm\ rd,\ dm\ wr\} = 3'b0\ 0\ 0;
                                                                  int ack = 1'b0;
              S_Sel = 1'b0; D OUT Sel = 2'b00;
              1d Flags = 1'b0;
              #1 {ns_n,ns_z,ns_c,ns_v} = {ps_n,ps_z,ps_c,ps_v};
              ns intr <= ns intr;</pre>
              state = FETCH;
              end
              else
              begin
              {pc sel, pc ld, pc inc, ir ld} = 5'b00 \ 0 \ 0; {IO wr, IO rd} = 2'b0 \ 0;
              {im_cs, im_rd, im_wr} = 3'b0_0_0; D_In_Sel = 1'b0; {D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b0_00_0_0000;
                                                                    FS = 5'h00;
              \{dm_cs, dm_rd, dm_wr\} = 3'b0'' 0'';
                                                                  int ack = 1'b0;
              S Sel = 1'b0; D OUT Sel = 2'b00;
              ld Flags = 1'b0;
              \#1 {ns n,ns z,ns c,ns v} = {ps n,ps z,ps c,ps v};
              ns intr <= ns intr;
              state = FETCH;
              end
            end// end for BLEZ WR state
           BGTZ part 1/2
           BGTZ :
           // RTL: ALU OUT <-- $rs
           begin
           @(negedge sys clk)
           begin
           {pc sel, pc ld, pc inc, ir ld} = 5'b00 \ 0 \ 0; {IO wr,IO rd} = 2'b0 \ 0;
           {im_cs, im_rd, im_wr} = 3'b0_0_0; D_In_Sel = 1'b0;
           {D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b0_00_0_0_000; {dm cs, dm rd, dm wr} = 3'b0_00;
                                                                FS = 5'h00;
                                                               int ack = 1'b0;
           S Sel = 1'b0; D OUT Sel = 2'b00;
           \frac{1}{1} Id Flags = \frac{1}{b0};
           \#1 {ns n,ns z,ns c,ns v} = {N,Z,C,V};
           ns intr <= ns intr;
           state = BGTZ WR;
           end
           {\tt end}// end for BGTZ state
```

```
11
                                              BGTZ
                                                        part 2/2
//
            // RTL: if(rs > 0) PCP4 + Sign Extention IR[15:0] << 2
                       else
            11
                              PC <- PC + 4
            begin
                @(negedge sys_clk)
                begin
                if(!(ps z == 1'b1 | ps n == 1'b1))
                begin
                 {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00_1_0_0; {IO_wr,IO_rd} = 2'b0 0;
                {im_cs, im_rd, im_wr} = 3'b0_0_0; D_In_Sel = 1'b0; {D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b0_00_0_0000; FS = 5'h00;
                                                                            int ack = 1'b0;
                 \{dm_cs, dm_rd, dm_wr\} = 3'b0_0_0;
                S Sel = 1'b0; D OUT Sel = 2'b00;
                \overline{ld} Flags = 1'b0;
                 \#1 {ns n,ns z,ns c,ns v} = {ps n,ps z,ps c,ps v};
                ns intr <= ps intr;
                state = FETCH;
                end
                else
                begin
                {pc sel, pc ld, pc inc, ir ld} = 5'b00 \ 0 \ 0;
                {im_cs, im_rd, im_wr} = 3'b0_0_0; D_In_Sel = 1'b0;
{D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b0_00_0_0000; FS = 5'h00;
{dm_cs, dm_rd, dm_wr} = 3'b0_0_0; int_ack = 1'b0;
                S Sel = 1'b0; D OUT Sel = 2'b00;
                1\overline{d} Flags = 1'b0;
                 \#1 {ns n,ns z,ns c,ns v} = {ps n,ps z,ps c,ps v};
                ns_intr <= ps_intr;
                state = FETCH;
                end
                end
             end// end for BGTZ WR state
            SETTE
11
            SETIE :
            // RTL: interrupt enable
            begin
            @(negedge sys clk)
            begin
            {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00_0_0_0; {IO wr,IO rd} = 2'b0_0;
            {im_cs, im_rd, im_wr} = 3'b0_0_0; D_In_Sel = 1'b0;
{D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b0_00_0_0000; FS = 5'h00;
{dm_cs, dm_rd, dm_wr} = 3'b0_0_0; int_ack = 1'b0;
            S Sel = 1'b0; D OUT Sel = 2'b00;
            1\overline{d} Flags = 1'b0;
            #1 {ns n,ns z,ns c,ns v} <= {ps n,ps z,ps c,ps v};
           ns intr <= 1 b1;
            state = FETCH;
            end
            end// end for SETIE state
            RETI:
            // RTL: RS <-- RF[$sp]
            begin
            @(negedge sys_clk)
            begin
            {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00_0_0_0; {IO wr,IO rd} = 2'b0 0;
            {im_cs, im_rd, im_wr} = 3'b0_0_0; D In_Sel = 1'b0;
{D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b0_00_0_0000; FS = 5'h00;
{dm_cs, dm_rd, dm_wr} = 3'b0_0_0; int_ack = 1'b0;
            S Sel = 1'b1; D OUT Sel = 2'b00;
```

```
ld Flags = 1'b0;
          #1 {ns n,ns z,ns c,ns v} \leftarrow {ps n,ps z,ps c,ps v};
         ns intr <= ps intr;
         state = RETI 2;
          end
          {\tt end}// end for RETI state
          RETI 2 :
          // RTL: ALU OUT <-- RS
          begin
          @(negedge sys clk)
          begin
          {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00_0 0 0; {IO wr,IO rd} = 2'b0 0;
          \{\text{im cs, im rd, im wr}\} = 3'b0 \ 0 \ 0; \ D \ In \ Sel = 1'b0;
          {D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b0_00_0_0000;
                                                           FS = 5'h00;
          \{dm_cs, dm_rd, dm_wr\} = 3'b0 0 0;
                                                         int ack = 1'b0;
          S Sel = 1'b0; D OUT Sel = 2'b00;
         ld Flags = 1'b0;
          #1 {ns n,ns z,ns c,ns_v} <= {ps_n,ps_z,ps_c,ps_v};
         ns_intr <= ps_intr;
          state = RETI 3;
          end
          end// end for RETI_2 state
          RETI 3
//
          RETI 3 :
          // RTL: Present State Flags <--- M{ALU OUT] , RS <-- Rf[$sp]
          begin
          @(negedge sys clk)
          begin
          {pc sel, pc ld, pc inc, ir ld} = 5'b00 \ 0 \ 0; {IO wr,IO rd} = 2'b0 \ 0;
          {im_cs, im_rd, im_wr} = 3'b0_0_0; D_In_Sel = 1'b0; {D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b0_00_0_0_010; {dm_cs, dm_rd, dm_wr} = 3'b1_1_0; if
                                                           FS = 5'h00;
                                                         int ack = 1'b0;
          S Sel = 1'b1; D OUT Sel = 2'b00;
          1\overline{d} Flags = 1'b1;
          #1 {ns n,ns z,ns c,ns v} \leftarrow {N,Z,C,V};
         ns intr <= ps intr;
          state = RETI 4;
          {\tt end}// end for RETI 3 state
          RETI 3
          RETI 4 :
          // RTL: ALU OUT <-- RS - 4
          begin
          @(negedge sys clk)
          begin
          {pc\_sel, pc\_ld, pc\_inc, ir\_ld} = 5'b00\_0\_0\_0; {IO wr,IO rd} = 2'b0 0;
          {im_cs, im_rd, im_wr} = 3'b0_0_0; D_In_Sel = 1'b0; {D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b0_00_0_0_0000; {dm_cs, dm_rd, dm_wr} = 3'b0_0_0; i
                                                           FS = 5'h12;
                                                         int ack = 1'b0;
          S_Sel = 1'b0; D_OUT_Sel = 2'b00;
          l\bar{d} Flags = 1'b0;
          #1 {ns_n,ns_z,ns_c,ns_v} <= {ps_n,ps_z,ps_c,ps_v};
         ns intr <= ps intr;
          state = RETI 5;
          end
          end// end for RETI 3 state
          RETI 4
11
```

```
RETI 5 :
           // RTL: D In <-- M[ALU OUT] , Rd[\$sp] <-- ALU OUT
           begin
           @(negedge sys_clk)
           begin
           {pc\_sel, pc\_ld, pc\_inc, ir\_ld} = 5'b00\_0\_0\_0; {IO\_wr,IO\_rd} = 2'b0\_0;
           {im_cs, im_rd, im_wr} = 3'b0_0_0; D_In_Sel = 1'b0; {D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b1_11_0_0_010;
                                                                   FS = 5'h00;
           \{dm_cs, dm_rd, dm_wr\} = 3'b1_1_0;
                                                                 int ack = 1'b0;
           S Sel = 1'b0; D OUT Sel = 2'b00;
           1\overline{d} Flags = 1'b0;
           #1 {ns_n,ns_z,ns_c,ns_v} <= {ps_n,ps_z,ps_c,ps_v};</pre>
          ns intr <= ps intr;
           state = RETI 6;
           end
           end// end for RETI_4 state
           RETI 5
           RETI 6 :
           // RTL: RS <-- RF[$sp] , PC <-- D In
           begin
           @(negedge sys clk)
           begin
           {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b10_1_0_0; {IO_wr,IO_rd} = 2'b0_0;
           {im_cs, im_rd, im_wr} = 3'b0_0_0; D_In_Sel = 1'b0; {D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b0_00_0_0_011; FS = 5'h00;
           \{dm\ cs,\ dm\ rd,\ dm\ wr\} = 3'b0\ 0\ 0;
                                                                 int ack = 1'b0;
           S_Sel = 1'b1; D_OUT_Sel = 2'b00;
           ld Flags = 1'b0;
           #1 {ns_n,ns_z,ns_c,ns_v} <= {ps_n,ps_z,ps_c,ps_v};
          ns intr <= ps intr;</pre>
           state = RETI 7;
           end
           end// end for RETI 5 state
           RETI 6
11
           RETI 7 :
           // RTL: ALU OUT <-- RS - 4
           begin
           @(negedge sys clk)
           begin
           {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00_0_0_0; {IO wr,IO rd} = 2'b0_0;
           {im_cs, im_rd, im_wr} = 3'b0_0_0; D_In_Sel = 1'b0;
{D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b0_00_0_0000; FS = 5'h12;
{dm_cs, dm_rd, dm_wr} = 3'b0_0_0; int_ack = 1'b0;
           S Sel = 1'b0; D OUT Sel = 2'b00;
           1\overline{d} Flags = 1'b0;
           #1 {ns n,ns z,ns c,ns v} <= {ps n,ps z,ps c,ps v};
          ns intr <= ps_intr;
           state = RETI 8;
           end
           end// end for RETI 6 state
           RETI 7
           RETI 8:
           // RTL: Rd[$sp] <-- ALU OUT
           begin
           @(negedge sys clk)
           begin
           {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00_0_0_0; {IO_wr,IO_rd} = 2'b0_0;
           \{\text{im cs, im rd, im wr}\} = 3'b0 \ 0 \ 0; \ D \ In \ Sel = 1'b0;
           {D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b1_11_0_0_010; FS = 5'h00;
           \{dm_cs, dm_rd, dm_wr\} = 3'b0'0';
                                                                 int ack = 1'b0;
           S_Sel = 1'b0; D_OUT_Sel = 2'b00;
           1\overline{d} Flags = 1'b0;
```

```
#1 {ns n,ns z,ns c,ns v} <= {ps n,ps z,ps c,ps v};</pre>
         ns intr <= ps intr;
          state = FETCH;
          end
          end// end for RETI 7 state
          // RTL: PC <-- {PC+4[31:28], Address, 2'b00}
          begin
          @(negedge sys_clk)
          begin
          {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b01_1_0_0; {IO_wr,IO_rd} = 2'b0_0;
{im_cs, im_rd, im_wr} = 3'b0_0_0; D_In_Sel = 1'b0;
          {D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b0_00_0_0000;
                                                              FS = 5'h00;
          \{dm_cs, dm_rd, dm_wr\} = 3'b0_0_0;
                                                            int ack = 1'b0;
          S Sel = 1'b0; D OUT Sel = 2'b00;
          1\overline{d} Flags = 1'b0;
          #1 {ns n,ns z,ns c,ns_v} <= {ps_n,ps_z,ps_z,ps_v};
          ns_intr <= ps_intr;
          state = FETCH;
          end
          end// end for JUMP state
          JR CALC
//
          JR CALC :
          // RTL: ALU OUT <-- R[rs]
          begin
          @(negedge sys clk)
          begin
          {pc sel, pc ld, pc inc, ir ld} = 5'b00 \ 0 \ 0; {IO wr,IO rd} = 2'b0 \ 0;
          {im_cs, im_rd, im_wr} = 3'b0_0_0; D_In_Sel = 1'b0; {D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b0_00_0_0000; {dm_cs, dm_rd, dm_wr} = 3'b0_00;
                                                              FS = 5'h00;
                                                            int ack = 1'b0;
          S Sel = 1'b0; D OUT Sel = 2'b00;
          1d Flags = 1'b0;
          #1 {ns n,ns z,ns c,ns v} <= {ps n,ps z,ps c,ps v};</pre>
          ns intr <= ns intr;
          state = JR;
          end
          end// end for JR CALC
          JR :
          // RTL: PC <-- ALU OUT[rs]
          begin
          @(negedge sys clk)
          begin
          {pc\_sel, pc\_ld, pc\_inc, ir\_ld} = 5'b10\_1\_0\_0; {IO wr,IO rd} = 2'b0 0;
          {im_cs, im_rd, im_wr} = 3'b0_0_0; D_In_Sel = 1'b0;
{D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b0_00_0_0_010;
{dm_cs, dm_rd, dm_wr} = 3'b0_0_0; i
                                                              FS = 5!h00.
                                                            int ack = 1'b0;
          S_Sel = 1'b0; D_OUT_Sel = 2'b00;
          \frac{1}{1} Id Flags = \frac{1}{b0};
          #1 {ns n,ns z,ns c,ns_v} <= {ps_n,ps_z,ps_c,ps_v};</pre>
          ns intr <= ns intr;</pre>
          state = FETCH;
          end
          end// end for JR
          JAL :
```

```
// RTL: PC <-- {PC+4[31:28], Address, 2'b00}
11
        R[$ra] <-- PC
begin
@(negedge sys clk)
begin
{pc_sel, pc_ld, pc_inc, ir_ld} = 5'b01_1_0_0; {IO_wr,IO_rd} = 2'b0_0;
{im_cs, im_rd, im_wr} = 3'b0_0_0; D_In_Sel = 1'b0;
{D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b1_10_0_0_100; FS = 5'h00;
\{dm_cs, dm_rd, dm_wr\} = 3'b0'' 0';
                                                   int ack = 1'b0;
S Sel = 1'b0; D OUT Sel = 2'b00;
1\overline{d} Flags = 1'b0;
#1 {ns_n,ns_z,ns_c,ns_v} <= {ps_n,ps_z,ps_c,ps_v};</pre>
ns intr <= ns intr;
state = FETCH;
end
end// end for JAL
NOT DONE
                             BREAK
BREAK :
begin
@(negedge sys_clk)
begin
$display("BREAK INSTRUCTION FETCH %t",$time);
{pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00_0_0_0; {IO_wr,IO_rd} = 2'b0_0;
{im_cs, im_rd, im_wr} = 3'b0_0_0; D_In_Sel = 1'b0; {D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b0_00_0_0_0000; FS = 5'h00;
\{dm\ cs,\ dm\ rd,\ dm\ wr\} = 3'b0\ 0\ 0;
                                                   int ack = 1'b0;
S Sel = 1'b0; D OUT Sel = 2'b00;
1\overline{d} Flags = 1'b0;
#1 {ns_n,ns_z,ns_c,ns_v} <= {ps_n,ps_z,ps_c,ps_v};
ns intr <= ns intr;
$display("REGISTER'S AFTER BREAK");
$display(" ");
Dump Registers32;
$display(" ");
Dump Memory;
Dump I O Memory;
$finish;
end
end
NOT DONE //
                      ILLEGAL OP
ILLEGAL_OP :
begin
@(negedge sys clk)
begin
$display("ILLEGAL OPCODE FETCHED %t",$time);
{pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00_0_0_0; {IO_wr,IO_rd} = 2'b0_0; {im_cs, im_rd, im_wr} = 3'b0_0_0; D_In_Sel = 1'b0;
{D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b0_00_0_0000; FS = 5'h00;
\{dm cs, dm rd, dm wr\} = 3'b0 0 0;
                                                   int ack = 1'b0;
S_Sel = 1'b0; D_OUT_Sel = 2'b00;
l\bar{d} Flags = 1'b0;
#1 {ns n,ns z,ns c,ns v} <= {ps n,ps z,ps c,ps v};
ns intr <= ns_intr;</pre>
Dump Registers32; //task to output MIPS RegFile
Dump_PC_and_IR; // task to output current values of Program Counter
                   // and Instruction Register
$finish;
end
end
INTERRUPT 1
                                                                  NOT DONE //
INTR 1 :
// PC gets address of interrupt vector; Save PC in $ra
```

146

```
begin
         @(negedge sys clk)
         begin
          {pc sel, pc ld, pc inc, ir ld} = 5'b00 \ 0 \ 0; {IO wr,IO rd} = 2'b0 \ 0;
          {im_cs, im_rd, im_wr} = 3'b0_0_0; D_In_Sel = 1'b0; {D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b1_10_0_0_100; FS = 5'h15;
                                                         int ack = 1'b0;
          \{dm\ cs,\ dm\ rd,\ dm\ wr\} = 3'b0 0 0;
          S Sel = 1'b0; D OUT Sel = 2'b00;
         ld Flags = 1'b0;
          #1 {ns n,ns z,ns c,ns v} <= {ps n,ps z,ps c,ps v};
          interrupt enable <= interrupt enable;</pre>
          state = INTR 2;
         end
          end
          INTERRUPT 2
                                                                       NOT DONE //
          INTR 2:
          // RTL : D in <-- dM[ALU OUT(0x3FC)]
         begin
          @(negedge sys clk)
         begin
          {pc sel, pc ld, pc inc, ir ld} = 5'b00 \ 0 \ 0; {IO wr,IO rd} = 2'b0 \ 0;
          {im_cs, im_rd, im_wr} = 3'b0_0_0; D_In_Sel = 1'b0;
         1\overline{d} Flags = 1'b0;
          #1 {ns_n,ns_z,ns_c,ns_v} <= {ps_n,ps_z,ps_c,ps_v};
          interrupt enable <= interrupt enable;
         state = \overline{INTR} 3;
          end
         end
          INTERRUPT 3
                                                                       NOT DONE //
          //
          INTR 3 :
          // Reload PC with address of ISR; ack the intr; goto fetch
          // control word assignments for PC <-- D in(dm[0x3FC]); int ack <-- 1
         begin
         @(negedge sys clk)
         begin
          {pc\_sel, pc\_ld, pc\_inc, ir\_ld} = 5'b10\_1\_0\_0; {IO\_wr,IO rd} = 2'b0 0;
          \{\text{im cs, im rd, im wr}\} = 3'b0 0 0; D In Sel = 1'b0;
          {D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b0_00_0_0_011;
                                                           FS = 5'h00;
          \{dm_cs, dm_rd, dm_wr\} = 3'b0_0_0;
                                                         int ack = 1'b1;
          S Sel = 1'b0; D OUT Sel = 2'b00;
         \overline{ld} Flags = 1'b0;
          #1 {ns n,ns z,ns c,ns v} <= {ps n,ps z,ps c,ps v};
          interrupt enable <= interrupt enable;
          state = \overline{FETCH};
         end
          end
11
                              INTERRUPT 1
                                                                               //
          INTR 1:
          // RTL : ALU OUT <-- 0x3FC
         begin
         @(negedge sys clk)
          {pc sel, pc ld, pc inc, ir ld} = 5'b00 0 0 0; {IO wr, IO rd} = 2'b0 0;
         {im_cs, im_rd, im_wr} = 3'b0_0_0; D_In_Sel = 1'b0; {D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b0_00_0_0010; {dm_cs, dm_rd, dm_wr} = 3'b0_0_0;
                                                           FS = 5'h15;
                                                        int ack = 1'b0;
          S Sel = 1'b0; D OUT Sel = 2'b00;
          ld Flags = 1'b0;
          #1 {ns n,ns z,ns c,ns v} <= {ps n,ps z,ps c,ps v};
         ns intr <= ns intr;</pre>
```

// RTL : R[\$ra] <-- PC , ALU OUT <-- 0x3FC

```
state = INTR 2;
end
end
INTERRUPT 2
                                                                   //
INTR 2:
// RTL: D In <--M[ALU OUT(0x3FC)], RS <-- RF[$sp]
begin
@(negedge sys clk)
begin
{pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00_0_0_0; {IO_wr,IO_rd} = 2'b0_0;
{im_cs, im_rd, im_wr} = 3'b0_0_0; D_In_Sel = 1'b0;
{D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b0_00_0 0_010; FS = 5'h00;
\{dm cs, dm rd, dm wr\} = 3'b1 1 0;
                                             int ack = 1'b0;
ld Flags = 1'b0;
#1 {ns_n,ns_z,ns_c,ns_v} <= {ps_n,ps_z,ps_c,ps_v};
ns intr <= ns intr;</pre>
state = INTR 3;
end
end
INTERRUPT 3
                                                                   //
INTR 3:
// RTL: PC<-- D In , ALU OUT <-- RS + 4
begin
@(negedge sys clk)
begin
{pc sel, pc ld, pc inc, ir ld} = 5'b10 1 0 0; {IO wr, IO rd} = 2'b0 0;
{im_cs, im_rd, im_wr} = 3'b0_0_0; D_In_Sel = 1'b0;
{D En, DA Sel, T Sel, HILO 1d, Y Sel} = 8'b0 00 0 0 011; {dm_cs, dm_rd, dm_wr} = 3'b0_0_0;
                                               FS = 5'h11:
                                             int ack = 1'b0;
S Sel = 1'b1; D OUT Sel = 2'b00;
1\overline{d} Flags = 1'b0;
\#1 {ns n,ns z,ns c,ns v} <= {ps n,ps z,ps c,ps v};
ns intr <= ns intr;
state = INTR \frac{1}{4};
end
end
INTERRUPT 4
                                                                   //
INTR 4:
// RTL: Rd[$sp] <-- ALU OUT , M[ALU OUT(0x3FC)] <-- PC
begin
@(negedge sys clk)
begin
{pc sel, pc ld, pc inc, ir ld} = 5'b00 0 0 0; {IO wr,IO rd} = 2'b0 0;
{im_cs, im_rd, im_wr} = 3'b0_0_0; D_In_Sel = 1'b0; {D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b1_11_0_0 010; FS = 5'h00; {dm_cs, dm_rd, dm_wr} = 3'b1_0_1; int ack = 1'b0;
S = 1'b0; D OUT Sel = 2'b01;
ld Flags = 1'b0;
#1 {ns n,ns z,ns c,ns v} <= {ps n,ps z,ps c,ps v};
ns intr <= ns intr;</pre>
state = INTR 5;
end
end
11
                   INTERRUPT 5
INTR 5 :
// RTL: RS <-- RF[$sp]
begin
@(negedge sys clk)
begin
{pc sel, pc ld, pc inc, ir ld} = 5'b00 0 0 0; {IO wr,IO rd} = 2'b0 0;
\{im\ cs,\ im\ rd,\ im\ wr\} = 3'b0 0 0;\ D\ In\ Sel = 1'b0;
```

```
{D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b0_00_0_0_010; FS = 5'h00;
           \{dm cs, dm rd, dm wr\} = 3'b0 0 0;
                                                              int ack = 1'b0;
           S Sel = 1'b1; D OUT Sel = 2'b00;
          1\overline{d} Flags = 1'b0\overline{;}
           #1 \{ns n, ns z, ns c, ns v\} \le \{ps n, ps z, ps c, ps v\};
          ns intr <= ns intr;
          state = INTR \overline{6};
          end
          INTERRUPT 6
                                                                                      11
           INTR 6:
           // RTL: ALU OUT <-- RS + 4
          begin
          @(negedge sys clk)
          begin
           {pc sel, pc ld, pc inc, ir ld} = 5'b00 0 0 0; {IO wr,IO rd} = 2'b0 0;
           {im_cs, im_rd, im_wr} = 3'b0_0_0; D_In_Sel = 1'b0; 
{D En, DA Sel, T Sel, HILO ld, Y Sel} = 8'b0 00 0 0 010; FS = 5'h11; 
{dm_cs, dm_rd, dm_wr} = 3'b0_0_0; int_ack = 1'b0;
           S Sel = 1'\overline{b}0; D OUT Sel = 2'\overline{b}00;
          ld Flags = 1'b0;
           #1 {ns n,ns z,ns c,ns v} <= {ps n,ps z,ps c,ps v};
          ns intr <= ns intr;
          state = INTR 7;
          end
          end
           INTERRIIPT 7
                                                                                      11
           INTR 7 :
           // RTL: M[ALU OUT] <-- {N,Z,C,V}, Rd[$sp] <-- ALU OUT
          begin
          @(negedge sys clk)
           {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00_0_0_0; {IO_wr,IO_rd} = 2'b0_0; 
{im_cs, im_rd, im_wr} = 3'b0_0_0; D_In_Sel = 1'b0;
           {D En, DA \overline{\text{Sel}}, T \overline{\text{Sel}}, HILO \overline{\text{Id}}, Y \overline{\text{Sel}} = 8'b1 11 0 0 010; FS = 5'h00;
           \{dm cs, dm rd, dm wr\} = 3'b1 0 1;
                                                              int ack = 1'b1;
          S \overline{Sel} = 1'\overline{b0}; D \overline{OUT} Sel = 2'\overline{b10};
          ld Flags = 1'b0;
           #1 {ns n,ns z,ns_c,ns_v} <= {ps_n,ps_z,ps_c,ps_v};
          ns intr <= ns intr;
           state = FETCH;
          end
           end
//
           MFHI:
           // RTL : R[rd] <-- Y HI
          begin
          @(negedge sys clk)
           {pc\_sel, pc\_ld, pc\_inc, ir\_ld} = 5'b00\_0\_0\_0; {IO\_wr,IO rd} = 2'b0 0;
           {im_cs, im_rd, im_wr} = 3'b0_0_0; D_In_Sel = 1'b0;
{D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b1_00_0_0000; FS = 5'h00;
           \{dm\ cs,\ dm\ rd,\ dm\ wr\} = 3'b0 0 0;
                                                              int ack = 1'b0;
           S Sel = 1'b0; D OUT Sel = 2'b00;
          l\bar{d} Flags = 1'b0;
           #1 {ns n,ns z,ns c,ns v} <= {ps n,ps z,ps c,ps v};
          ns intr <= ns intr;</pre>
          state = FETCH;
          end
          end// end of MFHI state
           MFTO
11
```

```
MFLO :
           // RTL : R[rd] <-- Y LO
          begin
          @(negedge sys clk)
          begin
           {pc sel, pc ld, pc inc, ir ld} = \frac{5'b00 \ 0 \ 0}{10}; {IO wr,IO rd} = \frac{2'b0 \ 0}{10};
          {im_cs, im_rd, im_wr} = 3'b0_0_0; D_In_Sel = 1'b0;
{D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b1_00_0_0001;
{dm_cs, dm_rd, dm_wr} = 3'b0_0_0; i
                                                                FS = 5'h00;
                                                              int ack = 1'b0;
          S Sel = 1'b0; D OUT Sel = 2'b00;
          ld Flags = 1'b0;
          #1 {ns n,ns z,ns c,ns v} <= {ps n,ps z,ps c,ps v};
          ns intr <= ns_intr;
          state = FETCH;
          end
          end// end of MFLO state
          WB alu
           WB alu :
          // RTL : R[rd] <-- ALU OUT
          begin
          @(negedge sys clk)
          begin
          {pc\_sel, pc\_ld, pc\_inc, ir ld} = 5'b00 0 0 0; {IO wr,IO rd} = 2'b0 0;
           {im cs, im_rd, im_wr} = 3'b0_0_0; D_In_Sel = 1'b0;
          {D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b1_00_0_0_010;
                                                                FS = 5'h00:
                                                              int_ack = 1'b0;
           \{dm\ cs,\ dm\ rd,\ dm\ wr\} = 3'b0\ 0\ 0;
          S Sel = 1'b0; D OUT Sel = 2'b00;
          1\overline{d} Flags = 1'b0;
          #1 {ns n,ns z,ns c,ns v} <= {ps n,ps z,ps c,ps v};
          ns intr <= ns intr;
          state = FETCH;
          end// end for WB_alu state
          WB imm
//
          WB imm :
          //RTL : R[rt] <-- ALU OUT
          begin
          @(negedge sys clk)
          begin
           {pc sel, pc ld, pc inc, ir ld} = 5'b00 0 0 0; {IO wr,IO rd} = 2'b0 0;
          {im_cs, im_rd, im_wr} = 3'b0_0_0; D_In_Sel = 1'b0;
{D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b1_01_0_0_010;
                                                                FS = 5'h00;
          \{dm\ cs,\ dm\ rd,\ dm\ wr\} = 3'b0\ 0\ 0;
                                                              int ack = 1'b0;
          S Sel = 1'b0; D_OUT_Sel = 2'b00;
          ld Flags = 1'b0;
          #1 {ns_n,ns_z,ns_c,ns_v} <= {ps_n,ps_z,ps_c,ps_v};
          ns intr <= ns intr;
          state = FETCH;
          end
          end// end for WB imm state
           WB mem
          WB mem :
           // RTL : M[ALU OUT(rs+se 16)] <-- RT(rt)
          begin
          @(negedge sys clk)
          begin
           {pc sel, pc ld, pc inc, ir ld} = 5'b00 \ 0 \ 0; {IO wr,IO rd} = 2'b0 \ 0;
           \{\text{im cs, im rd, im wr}\} = 3'b0 \ 0 \ 0; \ D \ In \ Sel = 1'b0;
          {D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b0_00_0_0_010; {dm_cs, dm_rd, dm_wr} = 3'b1_0_1; i
                                                                FS = 5'h00;
                                                              int ack = 1'b0;
          S Sel = 1'b0; D OUT Sel = 2'b00;
```

```
ld Flags = 1'b0;
\#1 {ns n,ns z,ns c,ns v} = {ps n,ps z,ps c,ps v};
ns intr <= ns intr;</pre>
state = FETCH;
end
end// end for WB mem state
WB LW :
// RTL : R[rt] <-- D In
begin
@(negedge sys clk)
begin
{pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00_0_0_0; {IO_wr,IO_rd} = 2'b0_0; {im_cs, im_rd, im_wr} = 3'b0_0_0; D_In_Sel = 1'b0;
{D_En, DA_Sel, T_Sel, HILO_ld, Y_Sel} = 8'b1_01_0_0_011;
                                                        FS = 5'h00;
\{dm_cs, dm_rd, dm_wr\} = 3'b0 0 0;
                                                      int ack = 1'b0;
S Sel = 1'b0; D OUT Sel = 2'b00;
l\bar{d} Flags = 1'b0;
#1 {ns n,ns z,ns c,ns_v} <= {ps_n,ps_z,ps_c,ps_v};
ns_intr <= ns_intr;</pre>
state = FETCH;
end
end// end for WB mem state
endcase
task Dump Registers16;// Display registers 0 to 15
begin
for ( i = 0 ; i < 16 ; i = i + 1)
   begin
    $display("time = %t, Register %h = %h",$time,
                i, Top_lvlTB.uut.IDP_uut.RF0.Data[i]);
    end//end for
end
endtask//end Dump Register16 task
task Dump Registers32;// Display register 0 to 31
begin
for ( i = 0 ; i < 32 ; i = i +1)
   begin
    $display("time = %t, Register %h = %h",$time,i,
               Top lvlTB.uut.IDP uut.RF0.Data[i]);
   end//end Dump Registers32 for
end
endtask//end Dump Registers32 task
task Dump PC and IR;// Display contents of PC and IR registers
begin
$display("time = %t , PC = %h, IR = %h",$time,
        Top lvlTB.uut.IU uut.PC,Top lvlTB.uut.IU uut.IR);
endtask// end Dump PCand IR task
task Dump Memory; // Display contents of Memory
begin// Displaying Memory locations M[C0] to M[FF]
for ( i = 960; i < 1012; i = i + 1)
   begin
    $display("Memory [%h] = %3'h",i,Top lvlTB.dm uut.Mem[i]);
    end//end Dump Registers32 for
endtask// end Dump Memory
task Dump I O Memory; // Display contents of I O Memory
begin// Displaying Memory locations I 0 M[C0] to I 0 M[FF]
for ( i = 192 ; i < 256 ; i = i +1)
   begin
    $display("I O Memory [%h] = %3'h",i,Top lvlTB.IOMEM.Mem[i]);
```

151

```
end//end Dump_Registers32 for
end
endtask// end Dump_Memory
```

endmodule

III.B.2 Integer Data path

```
`timescale 1ns / 1ps
* File Name: IntegerDataPath 2.v
* Project:
             Intstructon Unit
             Kassandra Flores, Adan Hernandez
 * Designer:
 * Email:
             kassandra.flores@student.csulb.edu,
                 adan.hernandez@student.csulb.edu
* Rev. No.: Version 1.0
* Rev. Date: 10/09/2016
* Purpose: To create a data path between the 32 registers inside the
* register file and the ALU. All logic and arithmetic operations can * operate on the contents of each register inside the register file aswell
 * with any 32 bit value present at the DT port. The destination
^{\star} location of any ALU operation or data present on the DY port can
 * be selected by the DA Sel port. 1 Being it is the register
 * specified by the 5 bit D Addr port or 0 being the 5 bit value specified
* by the T Addr port.
 module IntegerDataPath 2(clk,reset,D En,D Addr,T Addr,DT,T Sel,C,V,N,Z,DY,PC in,
                            Y Sel, D OUT, S Addr, FS, HILO ld, ALU OUT, DA Sel, I O input,
                            D In Sel, S Sel, D OUT Sel, Flags, shamt);
   input clk;
   input reset;
// Register File inputs & wires
input D_En;//Register File write enable
input [1:0] DA_Sel;// Destination locaton select
input [4:0] D_Addr;//Destination Address
   input [4:0] S_Addr;//Selected register Source 1
   input [4:0] T Addr;//Selected register Source 2
   input [4:0] shamt; //Shift Amount into ALU
   input [3:0] Flags; //Flag input from control unit
   wire [4:0] D Addr w;//Selected destination address
   wire [4:0] S Addr w;//Selected register source address
   wire [31:0] S;//contents of register source 1
   wire [31:0] T;//contents of register source 2
reg [31:0] RS,RT;
assign D Addr w = (DA Sel == 2'b00)? D Addr:
                      (DA Sel == 2'b01)? T Addr:
                      (DA Sel == 2'b10)? 5'b11111:// return address
                                            5'b11101;// stack pointer
// ALU input/outputs & wires
input [4:0] FS; // Function Select
   output C;//carry
   output V;//overflow
   output N;//negative
   output Z;//zero
   wire [31:0] Y LO;
wire [31:0] Y_HI;
// Inputs into T MUX
input [31:0] DT;
   input T Sel;
// Input into HI reg
```

```
// Input into Y MUX
input [31:0] DY;
  input [31:0] I O input; //new
  input [31:0] PC in;
  input [2:0] Y_Sel;// Output select
// Integer Datapath Outputs
output [31:0] ALU OUT;//ALU out
  output [31:0] D OUT;//Data out
  wire [31:0] ALU OUT W;
 assign ALU OUT W = ALU OUT;
// HI and LO regs
reg [31:0] LO;
///////
      Register File
Register File 32x32
  RF0
  (
  .clk(clk),
  .reset (reset),
  .S(S),
  .T(T),
  .D(ALU OUT W),
  .S_Addr(S_Addr_w),
.T_Addr(T_Addr),
  .D Addr (D Addr w),
  .D En (D En)
  );
wire [31:0] T_Wire;//output control
              1
                    Ω
assign T Wire = (T Sel)? DT :
S Sel (S Addr mux)
assign S_Addr_w = (S_Sel)? 5'b11101 : S_Addr;// stack pointer
D In MUX
input D In Sel;
wire [31:0] Data_in;//new
assign Data in = (D In Sel)? I O input : DY;//new
ALU 32
  _
A0
  (
  .S(RS),
  .T(RT),
  .FS(FS),
  .Y LO (Y LO),
  .Y HI (Y HI),
  .N(N),
  .Z(Z),
  .V(V),
```

```
.C(C),
  .shamt(shamt)
HILO and LO Reg
always@(posedge clk , posedge reset)
    begin
    if(reset)
       {HI,LO} <= 64'h0;
    else if(HILO_ld)
       {HI,LO} <= {Y HI,Y_LO};
    else
       {HI,LO}<={HI,LO};
    end
ALU Out ,PC In, D In, RS and RT registers
reg [31:0] ALU_OUT_reg;
reg [31:0] D In reg;
reg [31:0] PC_In_reg;
    always@(posedge clk, posedge reset)
       begin
       if(reset)
         begin
         {ALU OUT_reg,D_In_reg}<= 64'h0;
         {RS,RT}<=64'h0;
         PC_In_reg <= 32'b0;</pre>
         end
       else
         begin
         {ALU OUT reg,D In reg}<={Y LO,Data in};
         {RS,RT}<={S,T_Wire};
         PC In reg<=PC in;
         end
       end
Y MUX
assign ALU_OUT = (Y_Sel==3'b000)?
                           HI:
             (Y Sel==3'b001)?
             (Y Sel==3'b010)? ALU OUT reg:
             (Y Sel==3'b011)? D_In_reg:
             (Y Sel==3'b100)?PC_In_reg : 32'bx;
D OUT assign
.
assign D OUT = (D OUT Sel == 2'b00 )? T Wire :
            (D_OUT_Sel == 2'b01 )? PC_In_reg:
            (D OUT Sel == 2'b10 )? {28'b0,Flags}:
                              T Wire;//default
```

endmodule

III.B.3 Register File

```
`timescale 1ns / 1ps
* File Name: Register File32x32.v
* Project:
           32 32-bit Register File
           Kassandra Flores
* Designer:
 * Email:
           kassandra.flores@student.csulb.edu
* Rev. No.: Version 1.0
 * Rev. Date: 9/23/2016
 * Purpose: To create 32 32-bit registers with D being the data available
^{\star} to be written into the registers and D_Addr, being the register selected
 * to write to. Only when D En is high and D Add is not register 0, will the
 * contents at port D be written to the selected internal registers. S and
* T are outputs that are able to dsplay current values held by internal
* registers. S_Addr controls which register will appear on the S port and
 * T Addr will control which register appears on the T port.
module Register File 32x32(clk,reset,S,T,D,S Addr,T Addr,D Addr,D En);
   input clk;
   input reset;
// Data values present at input
input [31:0] D;
/// Data Enable
input D En;
// Register Selects
.
..........
   input [4:0] D Addr;
   input [4:0] S_Addr;
// Ports available to display
output [31:0] S;
   output [31:0] T;
// Internal data registers
reg [31:0] Data [31:0];
   always@(posedge clk , posedge reset)
      begin
         if(reset)
            Data[0] <= 32'h0;// Only r0 is effected by reset
         if(D En && (D Addr != 5'b000 00))
            Data[D Addr] <= D;//If ro is not selected and D En is high
                              //then Data at port D is placed into register
   assign S = Data[S Addr];// Selects which register will be displayed by S
                            // by using S Addr to specify which register
   assign T = Data[T Addr]; // Selects which register will be displayed by T
                            // by using T Addr to specify which register
```

endmodule

III.B.4 Arithmetic Log Unit

```
`timescale 1ns / 1ps
* File Name: ALU .32v
* Project:
          Integer Datapath
* Designer:
          Kassandra Flores
* Email:
          kassandra.flores@student.csulb.edu
 * Rev. No.: Version 1.0
* Rev. Date: 8/23/2016
 * Purpose: To perform arithemtic or logic operations on the inputed operands
          and set the status flags depending on the selected operation.
           ALU Operation selection is 5 bits in length and all S and T
           inputs are 32 bits wide.
 module ALU 32(S,T,FS,Y LO,Y HI,N,Z,V,C,shamt
// Paramters
parameter
   MUL OP = 5'H1E, DIV OP = 5'H1F, BSLR = 5'h1A , BSRR = 5'h1B;
// INPUTS
input [31:0] S;
   input [31:0] T;
   input [4:0] shamt;
// OUTPUTS
output wire N,Z,V,C;
  output wire [31:0] Y LO;
  output wire [31:0] Y_HI;
// WIRES
wire [31:0] MIPS Prod;
 wire [63:0] MPY Prod;
 wire [31:0] DIV Prod;
 wire [31:0] DIV Rem;
 wire [31:0] BS \overline{Y};
 wire V m;
 wire C m;
// ALU OPs ( EXLUDING DIV & MUL )
MIPS 32
 M0 (
  .S(S),
   .T(T),
   .Y (MIPS Prod),
   .FS(FS),
   .C(C m),
   .V(V m),
   .shamt(shamt)
// DTV
DIV 32
D0 (
   .S(S),
   .T(T),
   .Product (DIV Prod),
   .Remainder (DIV Rem),
```

```
.FS(FS)
  );
// MUL
MPY 32
MPY0 (
  .S(S),
  .T(T),
.Y(MPY Prod),
   .FS(FS)
  );
// Barrell Shift
Barrell Shift
  Bs0(
  .FS(FS),
   .T(T),
  .shamt (shamt),
   .Y(BS Y)
  );
// Y LO and Y HI MUX
assign Y LO = (FS == MUL OP)? MPY Prod [31:0] :
         (FS == DIV OP)? DIV Prod :
            (FS == BSLR | FS == BSRR )? BS Y:
             MIPS Prod; //default
assign Y HI = (FS == MUL OP)? MPY Prod [63:32]
                           : (FS == DIV_OP)? DIV_Rem : 16'H0000;
// Carry and Overflow flags
assign {C,V} =(FS != MUL OP || FS != DIV OP
             || FS != BSRR || FS != BSLR) ? {C m, V m} : 1'b0;
// Negative and Zero flags
assign N = (FS == MUL OP)? (Y HI[31])
                               : (Y LO[31]);
assign Z = (FS == MUL OP || FS == DIV OP)? (~|{Y HI,Y LO}) : (~|Y LO );
endmodule
III.B.5
          General ALU
`timescale 1ns / 1ps
* File Name: MIPS .32v
* Project: Integer Datapath
* Designer: Kassandra Flores
          kassandra.flores@student.csulb.edu
* Rev. No.: Version 1.0
* Rev. Date: 8/23/2016
* Purpose: ALU Operations that will perform all arithmaic and logic
          operations except Divison and Multiplication and set the
        appropriate carry and overfow.
module MIPS 32(S,T,Y,FS,C,V,shamt);
// INPUTS
input [31:0] S;
```

```
input [31:0] T;
   input [4:0] shamt;
input [4:0] FS; // Function Select
// OUTPUTS
output reg [31:0] Y;
   output reg C;
output reg V;
// ALU Operations
parameter
      PASS S = 5'H00,
                    PASS T = 5'H01, ADD
                                           = 5'H02,
            = 5'H03,
                           = 5'H04, SUBU
= 5'H07, AND
= 5'H0A, NOR
                                           = 5'H05,
      ADDU
                    SUB
            = 5'H06,
                    SLTU
                                           = 5'H08,
      SLT
            = 5'H09,
                                           = 5'HOB,
      OR
                     XOR
            = 5'HOC,
                                           = 5'HOE,
                            = 5'HOD, SRA
      SLL
                    SRL
                           = 5'H10, INC4
= 5'H13, ONES
= 5'H16, ORI
            = 5'HOF,
                                          = 5'H11,
                     DEC
      TNC
            = 5'H12,
                     ZEROS
                                          = 5'H14,
      DEC4
      SP INIT = 5'H15,
                    ANDI
                                          = 5'H17,
           = 5'H18, LUI = 5'H19,
      XORI
      UNUSED = 1'bX, SET = 1'b1, OFF = 1'b0;
// Function Select Decoder
integer int_T;
   always@(*)//Decoder of inputs
   begin
         C = 0; // carry
         V = 0; // \text{ overflow}
         Y = 32'H0; // Function Ouput
         case (FS)
         PASS_S: Y = S;
         PASS T: Y = T;
         ADDU:// Addition Unsigned
                begin
                \{C,Y\} = S + T;
                V = C;
                end
         ADD: // Addition Signed
                begin
                \{C,Y\} = S + T;
                V = (S[31] == T[31])? (T[31]!=Y[31]) : 1'b0;
                end
         SUB:// Subtraction Signed
                begin
                \{C,Y\} = S - T;
                V = (S[31] ^T[31])? (T[31] == Y[31]) : 1'b0;
                end
         SUBU:// Subtraction Unsigned
                begin
                \{C,Y\} = S - T;
                V = C;
                end
// SLT(Signed): If S is less T , Y = 1
11
         Else, Y = 0
Y = (S[31] == T[31])? (S<T) : (S[31] & ~T[31]);
         SLT:
// SLT(Unsigned): If S is less T , Y = 1
SLTU: Y = (S < T)? 1'b1: 1'b0;
```

```
// AND
AND: Y = S & T;
// OR
OR: Y = S \mid T;
// XOR
XOR: Y = S^T;
// NOR
Y = \sim (S|T);
     NOR:
// SLL : Shift Left
\{C,Y\} = T \ll shamt;
     SLL:
// SRL : Shift Right
SRL:
     begin
     C= T[0];
     Y = T \gg shamt;
     end
// SRA : Shift Right Arithmetic
     SRA:
     begin
     int T = T;
     \{C,Y\}= int T >>> shamt; // performs sign extension
     end
// INC : Increment S by 1'b1 (value one)
INC:
    begin
     \{C,Y\} = S + 1'b1;
     V = (!S[31]&Y[31]);
DEC:
        begin
        \{C,Y\} = S - 1'b1;
        V = (S[31]&!Y[31]);
        end
// INC4: Increment S by 3'b100 (value 4)
INC4:
        \{C,Y\} = S + 3'b100;
        V = (!S[31]&Y[31]);
        end
// DEC4: Decrement S by 3'b100 (value 4)
DEC4:
        begin
        \{C,Y\} = S - 3'b100;
        V = (S[31]&!Y[31]);
        end
```

```
ZEROS: Y= 32'H0000000000;
ONES: Y= 32'HFFFFFFF;
SP_INIT: Y = 32'h3FC;
ANDI: Y = S & {16'h0, T[15:0]};
ORI: Y = S | {16'h0, T[15:0]};
XORI: Y = S ^ {16'h0, T[15:0]};
LUI: Y = {T[15:0], 16'h0};
```

endcase end

endmodule

III.B.6 Divide

endmodule

```
`timescale 1ns / 1ps
                 ****** C E C S 4 4 0 **************
* File Name: DIV .32v
* Project: Integer Datapath
* Designer:
           Kassandra Flores
* Email:
           kassandra.flores@student.csulb.edu
* Rev. No.: Version 1.0
 * Rev. Date: 8/23/2016
* Purpose: To perform ALU Operation: Divison. Division of operands will be
         S divided by T. Product of division will be outputted into 32
         bit reg typ. Remainder of divison will be outputted into 32
            bit reg type.
*******************************
module DIV 32(S,T,Product,Remainder,FS
// INPUTS
input [31:0] S;
   input [31:0] T;
   input [4:0] FS; // Function Select
// OUTPUTS
output reg [31:0]Product;
   output reg [31:0] Remainder;
   integer int S, int T;
   // casted to int so verilog will know they are
   // eithor a negative or positive number.
   always@(*)
      begin
      int S = S;
      int_T = T;
      Product = int S / int T;
      Remainder = int S % int T;
```

162

III.B.7 Multiply

```
`timescale 1ns / 1ps
                   ****** C E C S 4 4 0 **************
* File Name: MPY .32v
* Project: Integer Datapath
* Designer: Kassandra Flores
 * Email:
            kassandra.flores@student.csulb.edu
 * Rev. No.: Version 1.0
 * Rev. Date: 8/23/2016
 * Purpose: To perform ALU Operation: Multiplication. Multiplication of
             operands will be S * T. Product of mulptiplication will be
             placed into a 32 bit reg type output
************************
module MPY 32(S,T,Y,FS
// INPUTS
input [31:0] S;
   input [31:0] T;
// OUTPUTS
output reg [63:0] Y;
   integer int_S, int_T;
   // casted to int so verilog will know they are
// eithor a negative or positive number.
   always@(*)
      begin
      int_S = S;
int_T = T;
      Y = int S * int T;
      end
```

endmodule

III.B.8 Barrel Shift

```
`timescale 1ns / 1ps
* File Name: BarrelShift 2.v
* Project:
              Senior Project
 * Designer:
              Kassandra Flores, Adan Hernandez
 * Email:
              kassandra.flores@student.csulb.edu,
                   adan.hernandez@student.csulb.edu
* Rev. No.: Version 1.0
* Rev. Date: 10/09/2016
              Version 1.0
 * Purpose:
              To perform 32bit barrel shift right and left. Amount of times
              data will be rotated in either direction will be dependent on
              the shift amount selected.
************************
module Barrell Shift(FS,T,shamt,Y);
    input [31:0] T;
                     //Input value
                       //Function Select
    input [4:0] FS;
   input [4:0] shamt; //shift amount
   output reg [31:0] Y; //product
  parameter BSLR = 5'h1A , BSRR = 5'h1B;
   always@(*)
       begin
       case (FS)
           BSLR:
           case (shamt)
           5'h00: Y = T;
           5'h01: Y = \{T[30:0], T[31]\};
           5'h02: Y = {T[29:0], T[31:30]};
           5'h03: Y = {T[28:0], T[31:29]};
            5'h04: Y = \{T[27:0], T[31:28]\};
           5'h05: Y = {T[26:0], T[31:27]};
            5'h06: Y = \{T[25:0], T[31:26]\};
           5'h07: Y = {T[24:0], T[31:25]};
           5'h08: Y = {T[23:0], T[31:24]};
           5'h09: Y = {T[22:0], T[31:23]};
           5'h0A: Y = {T[21:0], T[31:22]};
           5'h0B: Y = \{T[20:0], T[31:21]\};
           5'h0C: Y = {T[19:0], T[31:20]};
            5'hOD: Y = {T[18:0], T[31:19]};
           5'h0E: Y = {T[17:0], T[31:18]};
            5'h0F: Y = \{T[16:0], T[31:17]\};
           5'h10: Y = {T[15:0], T[31:16]};
           5'h11: Y = {T[14:0], T[31:15]};
            5'h12: Y = \{T[13:0], T[31:14]\};
           5'h13: Y = {T[12:0], T[31:13]};
            5'h14: Y = {T[11:0], T[31:12]};
           5'h15: Y = {T[10:0], T[31:11]};
           5'h16: Y = {T[9:0], T[31:10]};
           5'h17: Y = {T[8:0],T[31:9]};
           5'h18: Y = {T[7:0], T[31:8]};
           5'h19: Y = \{T[6:0], T[31:7]\};
           5'h1A: Y = {T[5:0], T[31:6]};
            5'h1B: Y = \{T[4:0], T[31:5]\};
           5'h1C: Y = {T[3:0], T[31:4]};
           5'h1D: Y = {T[2:0], T[31:3]};
           5'h1E: Y = {T[1:0],T[31:2]};
           5'h1F: Y = {T[0], T[31:1]};
           default: Y = T;
           endcase
           BSRR :
           case(shamt)
            5'h00 : Y = T;
           5'h01 : Y = {T[0],T[31:1]};
           5'h02 : Y = {T[1:0], T[31:2]};
           5'h03 : Y = {T[2:0], T[31:3]};
```

```
5'h04 : Y = {T[3:0], T[31:4]};
    5'h05 : Y = {T[4:0], T[31:5]};
    5'h06 : Y = {T[5:0], T[31:6]};
    5'h07 : Y = {T[6:0], T[31:7]};
    5'h08 : Y = {T[7:0],T[31:8]};
    5'h09 : Y = {T[8:0], T[31:9]};
    5'h0A : Y = \{T[9:0], T[31:10]\};
    5'hOB : Y = {T[10:0], T[31:11]};
    5'hOC : Y = \{T[11:0], T[31:12]\};
    5'h0D : Y = {T[12:0], T[31:13]};
    5'h0E : Y = {T[13:0], T[31:14]};
    5'h0F : Y = {T[14:0], T[31:15]};
    5'h10 : Y = {T[15:0], T[31:16]};
    5'h11 : Y = \{T[16:0], T[31:17]\};
    5'h12 : Y = {T[17:0], T[31:18]};
    5'h13 : Y = {T[18:0], T[31:19]};
    5'h14 : Y = {T[19:0], T[31:20]};
    5'h15 : Y = \{T[20:0], T[31:21]\};
    5'h16 : Y = {T[21:0], T[31:22]};
    5'h17 : Y = \{T[22:0], T[31:23]\};
    5'h18 : Y = \{T[23:0], T[31:24]\};
    5'h19 : Y = {T[24:0], T[31:25]};
    5'h1A : Y = \{T[25:0], T[31:26]\};
    5'h1B : Y = \{T[26:0], T[31:27]\};
    5'h1C : Y = \{T[27:0], T[31:28]\};
    5'h1D : Y = {T[28:0], T[31:29]};
    5'h1E : Y = {T[29:0], T[31:30]};
    5'h1F : Y = {T[30:0], T[31:31]};
    default : Y = T;
    endcase
    default: Y = 32'b0;
    endcase
end
```

endmodule

165

III.B.9 Instruction Unit

```
`timescale 1ns / 1ps
* File Name: Instruction Unit.v
* Project: Intstructon Unit
* Designer:
          Kassandra Flores, Adan Hernandez
 * Email:
           kassandra.flores@student.csulb.edu,
             adan.hernandez@student.csulb.edu
* Rev. No.: Version 1.0
* Rev. Date: 10/09/2016
^{\star} Purpose: To create an instruction unit in which keeps track of where in
^{\star} the program we are , fetches instructions from memory and places these
^{\star} fetched instructions in the instruction register.The current value
* of the program counter is used to select which address in instruction
^{\star} memory will be read. This read instruction is then loaded onto
* the instruction register. Only bits [11:0] of the PC (program counter)
* are used to address the instrution memory
module Instruction Unit(clk,reset,PC in,im cs,im wr,im rd,pc ld,pc inc,pc sel,
                         PC out, ir ld, IR out, SE 16);
            TNPUTS
input clk;
input reset;
input im cs,im wr,im rd; // Instruction Memory Controls
input pc_ine,
input [1:0] pc_sel;
input [31:0] PC_in;
// PC Input
// TD variation load.
                     // IR register load control
input ir_ld;
OUTPUTS
output [31:0] PC_out;  // PC output
output [31:0] IR_out;  // IR output
assign PC out w = PC out [11:0];//PC Current Value
INTERNAL REGS
reg [31:0] PC;//Program Counter
reg [31:0] IR;//Instruction Regiser
Instruction Mem
wire [31:0] D Out;
Data Memory
   Instruction Memory
   .clk(clk),
   .dm cs(im cs),
   .dm wr(im wr),
   .dm rd(im rd),
   .D Out (D Out),
   .Addr(PC_out_w),
.D_In(32'h0000_0000)
   );
Sign Extension
assign SE 16 = {{16{IR[15]}},IR[15:0]};
```

```
assign IR out = IR;//assign IR out to contents of IR
PC Input Mux
                      //
wire [31:0] PC_in_w;//Input into PC register
(pc_sel == 2'b10)?
                                         PC in:
                               {PC[31:24], IR[20:0], 2'b00};
PC Register
always@(posedge clk , posedge reset)
  begin
  if(reset)
    PC<= 32'h0000 0000;
  else if(pc_inc)
        PC \le PC + 3'b100;
  else if(pc_ld)
        PC<= PC_in_w;
        PC<= PC;
assign PC out = PC;
// IR Register
always@(posedge clk, posedge reset)
  begin
  if(reset)
    IR<=32'h0000 0000;
  else if(ir ld)
    IR<=D Out;
    IR<=IR;</pre>
  end
```

endmodule

167

III.B.10 I/O Memory

```
`timescale 1ns / 1ps
* File Name: IO MEm.v
 * Project:
             Senior Project
 * Designer:
             Kassandra Flores, Adan Hernandez
 * Email:
             kassandra.flores@student.csulb.edu,
                 adan.hernandez@student.csulb.edu
 * Rev. No.: Version 1.0  
* Rev. Date: 10/09/2016
 * Purpose:
             To create a 0 to 4095 byte addressable I/O memory locations.
             All data placed into the byte addressable memory locations
             will be in Big Endian format. Reading from memory will be
             asynchronous and writing to memory is synchronous. To perform
             A read operation, imrd must be asserted to perform a write
              Imwr must be asserted. The IO is cable of requesting a interrup
 ******************************
module I_O(sys_clk,intr , // System signals
                          // Memory Address
             Addr,
             D In,
                          // Data to be loaded into Memory
                         // Interrupt request from I/O module
             intr_req,
                          // Interrupt Acknowledge
             intr ack,
             IO wr,
                          // Write (synchronous)
                          // Read (asynchronous)
             IO rd,
            IO D Out
                          // Data out
   );
                       // System Clock
input sys clk;
input intr;
input [11:0] Addr;
                        // Interrupt Request
                        // Memory is organized as 4096x8 byte addressible
                             // memory (i.e 1024x32).Big Endian Format
                        // Data in
input [31:0] D In;
                       // Interrupt request from I/O module
// Interrupt Acknowledge
output reg intr_req;
input intr_ack;
input IO wr, IO rd;
                       // I/O read and write control signals
output [31:0] IO_D_Out; // contents of memory location specified by Addr
// Byte Addressible Memory Locations
reg [7:0] Mem [4095:0];
assign IO D Out = ({IO rd &!IO wr})?
                     \{\text{Mem}[\text{Addr}], \text{Mem}[\text{Addr} + 3'b001], \text{Mem}[\text{Addr}+3'b010], \text{Mem}[\text{Addr} + 3'b011]\}
// Writing to Memory
always@(posedge sys clk)
   begin
   if(IO wr&!IO rd)
       [Addr], Mem[Addr + 3'b001], Mem[Addr + 3'b010], Mem[Addr + 3'b011]\} <= D In;
       end
   else
       begin
       [Mem[Addr], Mem[Addr + 3'b001], Mem[Addr+3'b010], Mem[Addr + 3'b011]] <=
       {Mem[Addr],Mem[Addr + 3'b001],Mem[Addr+3'b010],Mem[Addr + 3'b011]};
       end
   end
always@(posedge sys_clk)
   if(intr ack) intr req<=0;</pre>
   else if (intr) intr_req<=1;</pre>
   else
                 intr req<=0;
endmodule
```

III.B.11 Data Memory/Instruction Memory

```
`timescale 1ns / 1ps
* File Name: Data Memory.v
* Project: Integer Datapath
* Designer:
          Kassandra Flores
* Email:
          kassandra.flores@student.csulb.edu
* Rev. No.: Version 1.0
* Rev. Date: 8/23/2016
* Purpose: To create a 0 to 4095 byte addressable memory locations. All data
^{\star} placed into the byte addressable memory locations will be in Big Endian
* format. Reading from memory is asynchronous and writing to memory is
^{\star} synchronous. To perform a read operation , dm_cs and dm_rd must be
* asserted. To perform a write, dm cs and dm wr must be asserted.
module Data Memory(clk,dm cs,dm wr,dm rd,D Out,Addr,D In);
Inputs
input clk;
input dm cs;
                       //Chip Select
input dm_wr;
                       //Write (Synchronous)
input dm rd;
                       //Read
                               (Asynchronous)
                    //Memory is organized as 4096x8 byte addressible
input [11:0] Addr;
                          //memory (i.e 1024x32).Big Endian Format
input [31:0] D In;
                    //Data in
Outputs
output [31:0] D Out;
                    //Data out
// Byte Addressible Memory Locations
reg [7:0] Mem [4095:0];
      Reading from Memory
assign D Out = ({dm rd & dm cs&!dm wr})?
            {Mem[Addr], Mem[Addr + 3'b001], Mem[Addr+3'b010], Mem[Addr + 3'b011]}
Writing to Memory
always@(posedge clk)
  begin
   if(dm cs & dm wr&!dm rd)
   [Mem[Addr], Mem[Addr + 3'b001], Mem[Addr+3'b010], Mem[Addr + 3'b011]] <= D In;
  end
  else
  begin
   [Mem[Addr], Mem[Addr + 3'b001], Mem[Addr+3'b010], Mem[Addr + 3'b011]] <=
   {Mem[Addr], Mem[Addr + 3'b001], Mem[Addr+3'b010], Mem[Addr + 3'b011]};
  end
  end
endmodule
```

III.C Memory Modules

III.C.1 Memory Module 1

<u>a 0</u> 3c 01 12 34 // main: lui \$01, 0x1234 34 21 56 78 // ori \$01, 0x5678 3c 01 12 34 // 34 21 56 78 // 3c 02 87 65 // lui \$02, 0x8765 34 42 43 21 // 00 01 18 20 // ori \$02, 0x4321 add \$03, \$00, \$01 10 22 00 01 // beq \$01, \$02, no eq 10 23 00 03 // 3c 0e ff ff // no_eq: 35 ce ff ff // beq \$01, \$03, yes_eq lui \$14, 0xffff ori \$14, 0xffff 00 00 00 0d // break 00 00 70 20 // yes eq: add \$14, \$0, \$0 bne \$01, \$03, no_ne bne \$01, \$02, yes_ne 14 23 00 01 // 14 22 00 03 // 3c Of ff ff // no_ne: lui \$15, 0xFFFF 35 ef ff ff // ori \$15, 0xFFFF 00 00 00 0d // break 00_00 78 20 // yes ne: add \$15, \$0, \$0 lui \$13, 0x1001 ori \$13, 0x00C0 3c 0d 10 01 // 35 ad 00 c0 // ad a1 00 00 // sw \$01, 0(\$13) 00 00 00 0d // break

Loading Registers with initial contents

R01 = 0x12345678

R02 = 0x87654321

R03 = R02 = 0x87654321

Checks if the "branch on equal" instruction is working.

If BEQ R01 and R02 causes a branch →

" branch on equal" instruction doesn't

work

and R14 will equal OxFFFFFFF to show that the instruction doesn't work

If BEQ R01 and R03 causes a branch → "branch on equal" instruction works

And R14 will equal 0x00000000 to show that the instruction works

<u>Loads R13 with value and stores value of register in memory location</u>

R13 = 0x100100c0

Mem[R13+0] = R01 ← Uses register R13 added with the value 0 to select which memory address to write register R01 into

<u>Checks if the "branch on not equal"</u> <u>instruction is working.</u>

If BNE R01 and RO3 causes a branch → "branch on not equal " instruction doesn't work

and R15 will equal oxFFFFFFFF to show that the instruction doesn't work

if BNE R01 and R02 causes a branch \rightarrow "branch on not equal" works

and R15 will equal 0x00000000 to show that the instruction works

III.C.2 Memory Module 2

```
3c 01 ff ff // main: lui $01, 0xFFFF
                    ori $01, 0xFFFF
addi $02, $00, 0x10
lui $15, 0x1001
34 21 ff ff //
20 02 00 10 //
3c 0f 10 01 //
35 ef 00 c0 //
                       ori $15, 0x00C0
00 01 08 42 // top: srl $01, $01, 1
ad e1 00 00 //
                       sw $01, 0($15)
21 ef 00 04 //
                       addi $15, $15, 4
                       addi $02, $02, -1
bne $02, $00, top
20 42 ff ff //
14 40 ff fb //
08 10 00 0c //
                       i
                            exit
00 00 00 0d //
                       break
3c 0e 5a 5a // exit: lui $14, 0x5A5A
35 ce 3c 3c //
                       ori $14, 0x3C3C
00 00 00 0d //
                       break
```

Loads R14 with value

R14 = 0x5A5A3C3C

Loading Registers with initial contents

 $R01 = 0 \times FFFFFFFF$

 $R02 = 0 \times 00000010$

 $R15 = 0 \times 100100 c0$

Loop that repeats till Register content equals zero

The loop performs the following:

- Shifts the contents of R01 to the right (effectively dividing the value held inside by 2)
- 2. Stores the value held in R01 into memory location specified by Register R15
- 3. Increments R15 held value by 4
- 4. Decrements R02 held value by 1
- 5. Repeats steps 1 to 4 if value in R02 doesn't equal 0.

Once R02 equals 0, the loop will break and jump to the next instruction

III.C.3 Memory Module 3

```
00
3c 01 80 00 // main: 34 21 ff ff //
                            lui $01, 0x8000
ori $01, 0xFFFF
20 02 00 10 //
                            addi $02, $00, 0x10
3c Of 10 O1 //
                            lui $15, 0x1001
ori $15, 0x00<u>C0</u>
35 ef 00 c0 //
00 01 08 43 // top:
                            sra $01, $01, 1
ad e1 00 00 //
                            sw $01, 0($15)
21 ef 00 04 //
                            addi $15, $15, 4
20 42 ff ff //
                            addi $02, $02, -1
14 40 ff fb //
                            bne $02, $00, top
08 10 00 0c //
                             i
                                  exit
00 00 00 0d //
                            break
3c 0e 5a 5a // exit:
                            lui $14, 0x5A5A
35 ce 3c 3c //
                            ori $14, 0x3C3C
00 00 00 0d //
                            break
```

Loads R14 with value

R14 = 0x5a5a3c3c

Loading Registers with initial contents

 $R01 = 0 \times 8000 \text{ FFF}$

R02 = 0x00000010

 $R15 = 0 \times 100100 c0$

Loop that repeats till Register content equals zero

The loop performs the following:

- 1. Shifts the contents R01 to the right (shifting in 0 if the most significant bit is 0 or 1 if the most significant bit is 1)
- 2. Stores the value held in R01 into memory location specified by Register R15
- 3. Increments R15 held value by 4
- 4. Decrements R02 held value by 1
- 5. Repeats steps 1 to 4 if value in R02 doesn't equal 0.

Once R02 equals 0, the loop will break and jump to the next instruction

III.C.4 Memory Module 4

```
lui $01, 0xFFFF
3c 01 ff ff // main:
34 21 ff ff //
                             ori $01, 0xFFFF
20 02 00 10 //
3c 0f 10 01 //
                             addi $02, $00, 0x10
lui $15, 0x1001
35 ef 00 c0 //
                             ori $15, 0x00C0
                             sll $01, $01, 1
00 01 08 40 // top:
ad e1 00 00 //
                                   $01, 0($15)
                             SW
21 ef 00 04 //
                             addi $15, $15, 4
                             addi $02, $02, -1
slt $03, $00, $02
20 42 ff ff //
00 02 18 2a //
14 60 ff fa //
                             bne $03, $00, top
08 10 00 0d //
                                   exit
00 00 00 0d //
                             break
                             lui $14, 0x5A5A
ori $14, 0x3C3C
3c 0e 5a 5a // exit:
35 ce 3c 3c //
00 00 00 0d //
                             break
```

Loads R14 with value

R14 = 0x5a5a3c3c

Loading Registers with initial contents

R01 = Oxfffffff

 $R02 = 0 \times 00000010$

 $R15 = 0 \times 100100 c0$

Loop that repeats till Register content equals zero

The loop performs the following:

- 1. Shifts the contents R01 to the left once (effectively doubling its value)
- 2. Stores the value held in R01 into memory location specified by Register R15
- 3. Increments R15 held value by 4
- 4. Decrements R02 held value by 1
- Checks if value held in R00 is less than R02. If R00 is less than R02, a value of 1 is placed into R03. If R00 is greater than R02, a value 0 is placed into R03
- 6. Repeats steps 1 to 5 if value in R03 doesn't equal 0.

Once R03 equals 0 , the loop will break and jump to the next instruction

III.C.5 Memory Module 5

```
3c 01 ff ff // main:
                           lui $01, 0xFFFF
34 21 ff ff //
                             ori $01, 0xFFFF
20 02 ff f0 //
                             addi $02, $00, -16
3c Of 10 O1 //
                             lui $15, 0x1001
ori $15, 0x00C0
35 ef 00 c0 //
                             sll $01, $01, 1
00 01 08 40 // top:
ad e1 00 00 //
                             SW
                                  $01, 0($15)
21 ef 00 04 //
                             addi $15, $15, 4
20 42 00 01 //
                             addi $02, $02, 1
                             slti $03, $02, 0
bne $03, $00, top
28 43 00 00 //
14 60 ff fa //
08 10 00 0d //
                             j
                                  exit
00 00 00 0d //
                             break
                            lui $14, 0x5A5A
ori $14, 0x3C3C
3c 0e 5a 5a // exit:
35 ce 3c 3c //
00 00 00 0d //
                             break
```

Loads R14 with value

R14 = 0x5a5a3c3c

Loading Registers with initial contents

R01 = 0xFFFFFFFF

R02 = 0xFFFFFFF0

 $R15 = 0 \times 100100 c0$

Loop that repeats till Register content equals zero

The loop performs the following:

- 1. Shifts the contents R01 to the left once (effectively doubling its value)
- 2. Stores the value held in R01 into memory location specified by Register R15
- 3. Increments R15 held value by 4
- 4. Decrements R02 held value by 1
- Checks if value held in RO2 is less than immediate value 0. If RO2 is less than 0, a value of 1 is placed into RO3. If RO2 is greater than 0, a value 0 is placed into RO3
- 6. Repeats steps 1 to 5 if value in R03 doesn't equal 0.

Once R03 equals 0, the loop will break and jump to the next instruction

III.C.6 Memory Module 6

```
3c Of 10 O1 // lui $15, 0x1001
35 ef 00 00 // ori
                     $15, 0x0000
3c 0e 10 01 // lui $14, 0x1001
35 ce 00 c0 // ori $14, 0x00C0
20 0d 00 10 // addi $13, $00, 16
8d e1 00 04 // lw
                     $01, 04($15)
            // lw
// lw
8d e2 00 08
                     $02, 08($15)
8d e3 00 0c
                     $03, 12($15)
8d e4 00 10
            // lw
                     $04, 16($15)
8d e5 00 14 // lw
                     $05, 20($15)
            // lw
8d e6 00 18
                     $06, 24($15)
            // lw
8d e7 00 1c
                     $07, 28($15)
8d e8 00 20
            // lw
                     $08, 32($15)
8d e9 00 24 // lw
                     $09, 36($15)
            // lw
8d ea 00 28
                     $10, 40($15)
8d eb 00 2c // lw
                     $11, 44($15)
            // lw
8d ec 00 30
                    $12, 48($15)
             // mem2mem:
8d f1 00 00 // lw
                    $17, 00($15)
ad d1 00 00 // sw
                     $17, 00($14)
21 ef 00 04 // addi $15, $15, 04
21 ce 00 04 // addi $14, $14, 04
21 ad ff ff // addi $13, $13, -1
15 a0 ff fa // bne $13, $00, mem2mem
00 00 00 0d // break
```

Loop that Loads Memory and Stores into Memory

The value held in register R15, with an added offset of 0, is used to address a memory location and load contents from memory and load it into register R17.

The value held in R14, with an added offset of 0 is used to address a memory location and store the contents of R17 in that memory location

The loop performs the following:

- Load value held at memory location specified by R15 into R17
- 2. Store value held in register 17 into memory location specified by R14
- 3. Increment value held in R15 by 4
- 4. Increment value held in R14 by 4
- 5. Decrement value held in R13 by 1
- 6. Repeats steps 1 to 5 if value in R13 doesn't equal 0.

Once **R13 equals 0**, the loop will break and the break instruction will occur.

Loading Registers with initial contents

 $R15 = 0 \times 10010000$

R14 = 0x100100c0

 $R13 = 0 \times 00000010$

Loads Memory Contents into Registers

The value held in Register R15, with an added offset, is used to address a memory location. the value at this specified memory location is then loaded into a Register.

R01 = Mem[R15+0]

R02 = Mem[R15+4]

R03 = Mem[R15+8]

R04 = Mem[R15+12]

R05 = Mem[R15+16]

R06 = Mem[R15+20]

R07 = Mem[R15+20]

R08 = Mem[R15+20]

R09 = Mem[R15+20]

R10 = Mem[R15+20]

R11 = Mem[R15+20]

R12= Mem[R15+20]

III.C.7 Memory Module 7

Jumps to instruction and

saves current pc address

location but saves(links)

the current location in

the program to register

If R15 equals 0xFFFFFFF

, then "jump and link (jal)

register (jr) " instruction

```
3c Of 10 O1 // main: lui $15, 0x1001
35 ef 00 00 // ori $15, 0x0000
3c Oe 10 O1 // lui $14, 0x1001
                          ori $14, 0x00C0
35 ce 00 c0 //
20 0d 00 10 //
                          addi $13, $00, <u>16</u>
                          lw $01, 04($15)
lw $02, 08($15)
8d e1 00 04 //
8d e2 00 08
             //
                           lw $03, 12($15)
8d e3 00 0c //
                           lw $04, 16($15)
8d e4 00 10 //
8d e5 00 14
                                 $05, 20($15)
                            lw
                           lw $06, 24($15)
8d e6 00 18 //
8d e7 00 1c //
                           lw $07, 28($15)
                                $08, 32($15)
8d e8 00 20 //
                           lw
lw
8d e9 00 24 //
                                 $09, 36($15)
8d ea 00 28 //
                           lw $10, 40($15)
8d eb 00 2c //
                           lw $11, 44($15)
8d ec 00 30 //
                            lw
                                $12, 48($15)
                          jal mem2mem
0c 10 00 15 //
3c Of ff ff //
                            lui $15, OxFFFF ori $15, OxFFFF
35 ef ff ff
00 00 00 0d
            //
                            break
8d f1 00 00 // mem2mem: lw
                                 $17, 00 ($15)
                 sw $17, 000.
addi $15, $15, 04
ad d1 00 00 //
21 ef 00 04 //
21 ce 00 04 //
                          addi $14, $14, 04
            //
21 ad ff ff
                            addi $13, $13, -1
                           bne $13, $00, mem2mem
15 a0 ff fa //
03 e0 00 08 //
                            jr $31
00 00 00 0d //
                            break
```

Loads Memory Contents into Registers

The value held in Register R15, with an added offset, is used to address a memory location. the value at this specified memory location is then loaded into selected Register.

Loading Registers with initial contents

R01 = Mem[R15+4]	R02 = Mem[R15+8]
R03 = Mem[R15+12]	R04 = Mem[R15+16]
R05 = Mem[R15+20]	R06 = Mem[R15+24]
R07 = Mem[R15+28]	R08 = Mem[R15+32]
R09 = Mem[R15+36]	R10 = Mem[R15+40]
R11 = Mem[R15+44]	R12= Mem[R15+48]

Loop that Loads Memory and Stores into Memory

The value held in register R15, with an added offset of 0, is used to address a memory location and load contents from memory and load it into register R17.

The value held in R14, with an added offset of 0 is used to address a memory location and store the contents of R17 in that memory location

The loop performs the following:

- 1. Load value held at memory location specified by R15 into R17
- 2. Store value held in register 17 into memory location specified by R14
- 3. Increment value held in R15 by 4
- 4. Increment value held in R14 by 4
- 5. Decrement value held in R13 by 1
- 6. Repeats steps 1 to 5 if value in R13 doesn't equal 0.

Once **R13 equals 0**, the loop will break and the jump register (jr) instruction will occur.

If the jump register (jr) works, we will see the pass flag:

R15 = 0xFFFFFFF

III.C.8 Memory Module 8

```
// main:
                                 lui $15, 0x1001
                    nain: lui $15, 0x1001
ori $15, 0x0<u>000</u>
lw $01, 00($15
    <u>ef 0</u>0 00 //
8d e1 00 00 //
                              lw $01, 00($15)
8d e2 00 04 //
                               lw $02, 04($15)
lw $03, 08($15)
8d e3 00 08 //
                               lw $04, 12($15)
8d e4 00 0c //
                              lw $05, 16($15)
lw $06, 20($15)
lw $07, 24($1<u>5</u>)
8d e5 00 10 //
8d e6 00 14
 <u>8d_e7_0</u>0_18 //
00 22 00 18 //
                              mult $01, $02
00 00 40 12 //
                               mflo $08
bne $05, $08, fail1
               //
14 a8 00 10
00 62 00 18 //
                               mult $03, $02
                              mflo $09
00 00 48 12 //
00 00 50 10
                                mfhi $10
                               bne $06, $09, fail2L
14 c9 00 0f //
                              bne $07, $10, fail2H
14 ea 00 11 //
                              mult $01, $04
mflo $11
00 24 00 18 //
00 00 58 12 //
00 00 60 10 //
                               mfhi $12
14 cb 00 10 //
                               bne $06, $11, fail3L
                               bne $07, $12, fail3H mult $03, $04
14 ec 00 12
00 64 00 18 //
00 00 68 12 //
                               mflo $13
    ad 00 12 //
                               bne $05, $13, <u>fail4</u>
3c 0e 00 00 // pass: lui $14, 0x0000
35 ce 00 00 // ori $14, 0x0000
               //
00 00 00 d
3c Oe ff ff // fail1: lui $14, 0xFFFF
35 ce ff ff // ori $14, 0xFFFF
                                break
00 00 00 0d // break
3c 0e ff ff // fail2L: lui $14, 0xffff
35 ce ff fe // ori $14, 0xfffe
3c Oe ff ff // fail2H: lui $14, 0xFFFF
35 ce ff fd // ori $14, 0xFFFD
00 00 00 0d // break
00 00 00 0d //
3c 0e ff ff // fail3L: lui $14, 0xFFFF
35 ce ff fc // ori $14, 0xFFFC 00 00 00 0d // break
               //
3c Oe ff ff // fail3H: lui $14, OxFFFF
35 ce ff fb //
00 00 00 0d //
3c 0e ff ff // fail4: lui $14, 0xfffr
ori $14, 0xfffA
break
```

Loads Registers with Fail Flag values or pass value

Should either move from high (mfhi), move from low (mflo) or multiplication instruction fail, the following values will be loaded onto register R14 to indicate a failure in one of the previous instructions has occurred.

If none of the above instructions failed, then the value 0x00000000 will be placed into R14 indicating all instructions succeeded

Pass Flag:

R14 = 0x000000000

Fail Flags:

R14 = 0xFFFFFFF, R14 = 0xFFFFFFE, R14 = 0xFFFFFFC

R14 = OxFFFFFFB, R14 = OxFFFFFFA

Loading Registers with initial contents

 $R15 = 0 \times 10010000$

Loads Memory Contents into Registers

The value held in Register R15, with an added offset, is used to address a memory location. the value at this specified memory location is then loaded into the selected Register.

R01 = Mem[R15+0] R02 = Mem[R15+4]

R03 = Mem[R15+8] R04 = Mem[R15+12]

R05 = Mem[R15+16] R06 = Mem[R15+20]

R07 = Mem[R15+24]

Multiplying Registers and performing " branch if not equal"

The values held in two different registers are being multiplied together and their product placed into specified register(s) (product might be placed into 2 registers if product from multiplication exceeds a 32 bit value amount)

 $R08 = R01 \times R02$

 $R09 = R03 \times R02$

 $R10 = R03 \times R02$

 $R11 = R01 \times R04$

 $R12 = R01 \times R04$

 $R13 = R03 \times R04$

If R08 does not equal R05 move from low (mlfo) or multiplication (mult) does not work , and branching to fail flag 1 will occur.

If R06 does not equal R09 move from low (mlfo) or multiplication (mult) does not work , and branching to fail flag 2! will occur.

If R07 does not equal R10 move from high (mlfh) or multiplication (mult) does not work , and branching to fail flag 2h will occur.

III.C.9 Memory Module 9

```
3c Of 10 O1 // main:
                        lui $15, 0x1001
                               $15, 0x00<u>00</u>
     00 00 //
                         ori
8d e1
     00 00 //
                          lw
                               $01, 00($15)
                               $02, 04($15)
8d e2 00 04 //
                         lw
8d e3 00 08 //
                               $03, 08($15)
8d e4 00 0c //
                         lw
lw
                               $04, 12($15)
8d e5 00 10 //
                               $05, 16($15)
8d e6 00 14 //
                         lw
                               $06, 20($15)
8d e7 00 18 //
                         lw $07, 24($15)
<u>8d e8</u> 00 1c
                               $08, 28($15)
                          lw
00 22 00 1a //
                          div $01, $02
00 00 48 12 //
                         mflo $09
00 00 50 10 //
                          mfhi $10
15 25 00 16 //
                          bne $09, $05, fail10
15 46 00 18 //
                          bne $10, $06, fail1R
00 62 00 1a //
                          div $03, $02
00 00 48 12 //
                         mflo $09
00 00 50 10 //
                          mfhi $10
15 27 00 17
                          bne $09, $07,
15 48 00 19 //
                          bne $10, $08, fail2R
00 24 00 1a //
                          div $01, $04
                         mflo $09
00 00 48 12 //
00 00 50 10 //
                          mfhi $10
15 27 00 18 //
                          bne $09, $07, fail30
15 46 00 1a //
                          bne $10, $06, fail3R
00 64 00 1a //
                         div $03, $04
00 00 48 12 //
                         mflo $09
00 00 50 10 //
                          mfhi $10
15 25 00 19 //
                          bne $09, $05, fail40
                          bne $10, $08, fail4R
15 48 00 1b //
                       lui $11, 0x0000
3c 0b 00 00 // pass:
                          ori $11, 0x0000
35 6b 00 00 //
00 0b 60 20 //
00 0b 68 20 //
                          add $12, $00, $11
                          add $13, $00, $11
00 0b 70 20 //
                          add $14, $00, $11
00 00 00 0d //
                          break
3c 0e ff ff // faillQ: lui $14, 0xFFFF
                          ori $14, 0xFFFF
35 ce ff ff //
00 00 00 0d //
                          break
3c 0e ff ff // fail1R:
                          lui $14, 0xFFFF
35 ce ff fe //
                          ori $14, 0xFFFE
00 00 00 0d //
3c 0e ff ff // fail2Q:
                          break
                         lui $14, 0xFFFF ori $14, 0xFFFD
35 ce ff fd //
00 00 00 0d //
                          break
3c Oe ff ff // fail2R: lui $14, 0xFFFF
35 ce ff fc //
                         ori $14, 0xFFFC
00 00 00 0d //
                          break
```

<u>Loading Registers with initial</u> contents

R15 = 0x10010000

Loads Memory Contents into Registers

The value held in Register R15, with an added offset, is used to address a memory location. the value at this specified memory location is then loaded into the selected Register.

R01 = Mem[R15+0] R02 = Mem[R15+4]

R03 = Mem[R15+8] R04 = Mem[R15+12]

R05 = Mem[R15+16] R06 = Mem[R15+20]

R07 = Mem[R15+24] R08 = Mem[R15+28]

<u>Dividing Registers and performing "branch if</u> not equal"

The following registers are being divided:

R01/R02 , R03/R02 , R03/R04

The Quotient of whatever division is occurring is placed into R09

The Remainder of whatever division is occurring is placed into R10

When dividing R01/R02, if R09 does not equal R05, branching to fall flag 1Q will occur

When dividing R01/R02, if R10 does not equal R06, branching to fail flag 1R will occur

When dividing R03/R02, if R09 does not equal R07, branching to fail flag 2Q will occur

When dividing R03/R02, if R10 does not equal R08, branching to fail flag 2R will occur

When dividing R01/R04, if R09 does not equal R07, branching to fail flag 30 will occur

When dividing R01/R04, if R10 does not equal R06, branching to fall flag 3R will occur

```
3c Oe ff ff // fail3Q: lui $14, OxFFFF
35 ce ff fb //
                               ori $14, 0xFFFB
00 00 00 0d //
3c 0e ff ff // fail3R:
                               break
                               lui $14, OxFFFF
ori $14, OxFFFA
35 ce ff fa //
00 00 00 0d //
3c 0e ff ff // fail4Q:
                               break
                               lui $14, OxFFFF
35 ce ff f9 //
                               ori $14, 0xFFF9
00 00 00 0d //
                               break
3c 0e ff ff // fail4R:
35 ce ff f8 //
                               lui $14, 0xFFFF ori $14, 0xFFF8
00 00 00 0d //
                               break
```

<u>Load Register with Fail Flag values or Pass Values</u>

Should all division operations succeed then the following pass flag values will be placed into R11 , R12, R13, R14

Should any of the division operations fail, then the appropriate fail flag will be placed into register R14

Pass Flags:

```
R11 = 0x00000000 , R12 = 0x00000000
R13 = 0x00000000, R14 = 0x00000000
```

Fail Flags:

```
R14 = Oxffffffff, R14 = Oxffffffff
```

III.C.10 Memory Module 10

```
@0

      3c Of 10 O1 // main:
      lui $15, 0x1001

      35 ef 00 c0 // ori $15, 0x00c0

      20 O1 ff 8a // addi $01, $00, -118

      20 02 00 8a // addi $02 $00, 138

Oc 10 00 22 //
                                           jal slt tests
   3c 0d 77 88 //
35 ad 77 88 //
3c 0c 88 77 //
35 8c 88 77 //
    3c 0d 77 88 //
                                        lui $13, 0x7788
                                        ori $13, 0x7788
lui $12, 0x8877
ori $12, 0x8877
   3c 0b ff ff //
                                          lui $11, 0xFFFF
ori $11, 0xFFFF
    35 6b ff ff //
                                   xor $10, $13, $12
beq $10, $11, xor_pass
   01 ac 50 26 //
   11 4b 00 02 //
   20 0e ff fb //
                                          addi $14, $00, -5
   00 00 00 0d //
                                           break
   01 ac 48 24 // xor_pass: and $09, $13, $12
   11 20 00 02 // beq $09, $00, and pass 20 0e ff fa // addi $14, $00, -6
   20 0e ff fa //
   00 00 00 0d //
                                          break
   01 e2 48 25 // and pass: or $09, $15, $02
   3c 08 10 01 // lui $08, 0x1001
35 08 00 ca // ori $08, 0x00CA
11 09 00 02 // beq $08, $09, or_pass
   11 09 00 02 //
20 0e ff f9 //
                                          addi $14, $00, -7
   00 00 00 0d //
                                           break
```

Check if the OR instruction is working

The following registers are being OR'ed and having the or'ed value placed into a selected register

R09 = R15 AND R02

R08 is being placed with the following value: 0x100100CA

If R09 equals R08 then the OR instruction works

If the two registers do not equal ,OR instruction failed. Failure flag value 0xFFFFFFF9 will be loaded into R14

<u>Jump to Instruction and save current</u> program counter address

Jumps from the current location in the program to another specified location but saves(links) the current location in the program to register R31.

Loading Registers with initial contents

```
R13 = 0x77887788 R01 = 0x8877FFFF
R12 = 0xFFFFFFFF
```

Check if the XOR instruction is working

The following registers are being XOR'ed and having the xor'ed value placed into a selected register

R10 = R13 XOR R12

If R10 equals R11 then the xor instruction works

If the two registers do not equal ,xor instruction failed. Failure flag value 0xFFFFFFA will be loaded into R14

Check if the AND instruction is working

The following registers are being AND'ed and having the and'ed value placed into a selected register

R09 = R12 AND R13

If R09 equals R00 then the AND instruction works

If the two registers do not equal ,AND instruction failed. Failure flag value 0xFFFFFFF9 will be loaded into R14

```
01 e2 48 27 // or pass: nor $09, $15, $03c 08 ef fe // lui $08, 0xEFFE 35 08 ff 35 // ori $08, 0xFF35
                                                     $09, $15, $02
11 09 00 02 //
20 0e ff f8 //
                                         beq $08, $09, nor_pass addi $14, $00, -8
00 00 00 0d //
                                           break
```

ad e8 00 10 // nor pass: sw \$08, 0x10(\$15)

add \$14, \$00, \$00

break

00 00 70 20 //

```
00 00 00 0d //
00 22 18 2a // slt_tests: slt $03, $01, $02
14 60 00 02 // bne $03, $00, slt1 20 0e ff ff // addi $14, $00, -1
                           break
00 00 00 0d //
20 04 00 c0 // slt1: addi $04, $00, 0xC0
ad e4 00 00 //
                            sw $04, 0x00($15)
00 41 18 2b //
                           sltu $03, $02, $01
14 60 00 02 //
                          bne $03, $00, slt2
20 0e ff fe //
                            addi $14, $00, -2
                          break
00 00 00 0d //
20 05 00 c4 // slt2: addi $05, $00, 0xC4
ad e5 00 04 //
                            sw $05, 0x04($15)
00 41 18 2a //
                           slt $03, $02, $01
                          beq $03, $00, slt3
addi $14, $00, -3
10 60 00 02 //
20 0e ff fd //
                           break
00 00 00 0d //
20 06 00 c8 // slt3: addi $06, $00, 0xC8
ad e6 00 08 //
                            sw $06, 0x08($15)
00 22 18 2b //
                           sltu $03, $01, $02
                         beq $03, $00, slt4
addi $14, $00, -4
break
10 60 00 02 //
20 0e ff fc //
00 00 00 0d //
00 00 00 0d //
20 07 00 cc // slt4: addi $07, $00, 0xCC
ad e7 00 0c //
03 e0 00 08 // jr $31
```

Check if the NOR instruction is working

The following registers are being NOR'ed and having the nor'ed value placed into a selected register

R09 = R15 AND R02

R08 = 0xFFFEFF35

If RO9 equals RO8 then the NOR instruction works

If the two registers do not equal ,NOR instruction failed. Failure flag value 0xFFFFFF8 will be loaded into R14

Loading Memory with register contents and Pass Flags

Check if the SLT and SLTU instruction is working

The following registers are being compared and the result of their comparison is being stored into a selected register

Unisgned values

R03 = if (R02< R01) R03 gets 1, else R10 gets 0

R03 = if (R01< R02) R03 gets 1, else R10 gets 0

Signed Values

R03 = if (R02< R01) R03 gets 1, else R10 gets 0

R03 = if (R01< R02) R03 gets 1, else R10 gets 0

-----Example of SLT test on registers RO2 and RO1-----

R03 = if (R02< R01) R10 gets 1, else R10 gets 0

If RO3 is equal to RO0, slt instruction failed, load fail flag 0xFFFFFFFF into R14

If RO3 is not equal to RO0, slt instruction worked, load pass flag 0x000000C0 into Memory location Mem[R14]

III.C.11 Memory Module 11

```
// main:
                         lui $15, 0x1001
35 ef 00 c0 //
                          ori $15, 0x00C0
addi $01, $00, -118
20 01 ff 8a //
      00 8a //
                          addi $02 $0<u>0. 138</u>
0c 10 00 08 //
ad el 00 18 //
                          jal blt_tests
sw $01, 0x18($15)
ad e2 00 1c //
                          sw $02, 0x1C($15)
   00 0d
                           break
18 20 00 02 // blt_tests: blez $01, blez_p1
20 0e ff ff //
                           addi $14, $00, -1
            //
00 00 00 d
                           break
20 03 00 c0 // blez_p1: addi $03, $00, 0xC0
ad e3 00 00 //
                          sw $03, 0x00($15)
18 40 00 03 //
                         blez $02, blez_f2
20 04 00 c4 //
                           addi $04, $00, 0xC4
ad e4 00 04 //
                          sw $04, 0x04($15)
08 10 00 13 //
                          j
                                blez p2
20 0e ff fe // blez f2: addi $14, $00, -2
00 00 00 0d //
                           break
18 00 00 02 // blez p2: blez $0, blez p3
20 0e ff fd //
                          addi $14, $00, -3
                           break
20 05 00 c8 // blez_p3: addi $05, $00, 0xC8
ad e5 00 08 //
                          sw $05, 0x08($15)
1c 40 00 02 //
                          bgtz $02, bgtz p1
20 0e ff fc //
                           addi $14, $00, -4
00 00 00 0d //
                          break
20 06 00 cc // bgtz_p1: addi $06, $00, 0xCC ad e6 00 0c // sw $06, 0x0C($15)
ad e6 00 0c //
1c 20 00 03 //
                         bgtz $01, bgtz_f2
20 07 00 d0 //
                          addi $07, $00, 0xD0
sw $07, 0x10($15)
ad e7 00 10 //
08 10 00 23
                          j
                                bgtz p2
20 0e ff fb // bgtz_f2: addi $14, $00, -5
                           break
            // bgtz_p2: bgtz $01, bgtz_f3
20 08 00 d4 //
                           addi $08, $00, 0xD4
            //
ad e8 00 14
                                $08, 0x14($15)
                           SW
08 10 00 29
                           j
                                bgtz p3
20 0e ff fa
            // bgtz f3: addi $14, $00, -6
                           break
       00 04
            // bgtz p3:
                           addi $14, $0<u>0, 0</u>
03 = 0
                                $31
                           ir
```

Check if the "Branch if greater than Zero (BGTZ) " instruction is working

Registers being evaluated are:

R01 R02

-----Example of BGTZ test on register R01-----

If RO2 is not greater than to zero

BGTZ instruction failed. Fail flag value 0xFFFFFFC will be loaded into R14

If RO2 is greater than zero

BGTZ instruction worked. Pass flag value held in R06 will be stored into Mem[R15+12]

Loading Registers with initial contents

 $R15 = 0 \times 100100 CO R01 = 0 \times FFFFFF8A$ $R02 = 0 \times 00000008A$

<u>Jump to Instruction and save current program</u> counter address

Jumps from the current location in the program to another specified location but saves(links) the current location in the program to register R31.

<u>Loading Memory with Pass Flags</u> The value held in register R15, with an added offset is used to address a memory location and stores contents from a register into the selected memory location.

If all instructions worked, pass values:

R01 will be stored into memory location M[R15+24]

R02 will be stored into memory location M[R15+28]

<u>Check if the "Branch if less than or equal Zero</u> (BLTZ) " instruction is working

Registers being evaluated are:

R01 R02 R00

-----Example of BLTZ test on register R01-----

If R01 is not less than or equal to zero

BLTZ instruction failed. Fail flag value 0xFFFFFFFF will be loaded into R14

If R01 is less than or equal to zero

BLTZ instruction worked. Pass flag value held in 3 will be stored into Mem[R15]

Jump to location value held in Register

Jumps from the current location in the program to a specified location value held inside of a register

Jumping to location specified in R31

III.C.12 Memory Module 12

```
3c Of 10 O1 // main: lui $15, 0x1001
35 ef 00 c0 // ori $15, 0x00C0
20 O1 ff 8a // addi $01, $00, -118
20 02 00 8a // addi $02 $00, 138
<u>0c 10 00</u> 1a //
                                jal sltiu tests
3c 0d ff ff // lui $13, 0xFFFF
35 ad 55 55 // ori $13, 0x5555
3c 0c ff ff // lui $12, 0xFFFF
35 8c fa f5 // ori $12, 0xFAF5
3c 0b ff ff // lui $11, 0xFFFF
                                 ori $11, 0xFFFF
lui $10, 0x0000
ori $10, 0xF0F0
35 6b ff ff //
3c 0a 00 00 //
35 4a f0 f0 //
                               xori $09, $13, 0xAAAA
 39 a9 aa aa //
01 2b 40 22 //
                                 sub $08, $09, $11
                                 beq $08, $00, xor_p1 addi $14, $00, -7
11 00 00 02 //
20 0e ff f9 //
00 00 00 0d //
                                  break
 31 87 f5 fa // xor_p1: andi $07, $12, 0xF5FA
00 ea 40 22 //
                                   sub $08, $07, $10
11 00 00 02 //
20 0e ff f8 //
                                 beq $08, $00, xor_p2
                                 addi $14, $00, -8
00 00 00 0d //
                                   break
ad e1 00 18 // xor_p2: sw $01, 0x18($15)
00 00 00 0d //
00 00 00 0d //
                                 break
                                   break
                 // sltiu_tests:
2c 23 ff 8b // sltiu $03, $01, -117
14 60 00 02 // bne $03, $00, slt1_p1
20 0e ff ff // addi
00 00 00 0d // break
                                           $14, $00, -1
20 04 00 c0 // slt1 p1: addi $04, $00, 0xC0
ad e4 00 00 //
                                SW
                                             $04, 0x00($15)
```

```
Loading Registers with initial contents
```

 $R15 = 0 \times 100100 CO R01 = 0 \times FFFFFF8A$ $R02 = 0 \times 00000008A$

<u>Jump to Instruction and save current program</u> counter address

Jumps from the current location in the program to another specified location but saves(links) the current location in the program to register R31.

Loading Registers with initial contents

```
R13 = 0xfffff5555 R12 = 0xfffffAf5
R11 = 0xffffffff R10 = 0x0000f0f0
```

<u>Loading Registers with values produced from arithmetic operations</u>

R09 = R13 XORI 0xAAAA , R08 = R09 SUB R11

Check if the XORI instruction is working

Register being evaluated are: R08

If R08 is not equal to zero

XORI instruction failed. Fail flag value will be loaded into R14

<u>Loadng Registers with value produced</u> from ANDI operations

R07 = R12 ANDI 0xF5FA

Check if the ANDI instruction is working

Register being evaluated are: R08

If R08 is not equal to zero

XORI instruction failed. Fail flag value will be loaded into R14

<u>Loading Memory with Pass Flags</u> The value held in register R15, with an added offset is used to address a memory location and stores contents from a register into the selected memory location.

If all instructions worked, pass values:

R01 will be stored into memory location M[R15+24]

```
23 ff 89
                                 $03, $01, -119
                          sltiu
10 60 00 02
                                 $03, $00, slt p2
                          beq
20 0e ff fe //
                                 $14, $00, -2
                          addi
00 00 00 0d //
                          break
20 05 00 c4 // slt_p2:
                          addi
                                 $05, $00, 0xC4
           //
ad e5 00 04
                                 $05, 0x04($15)
                          SW
2c 23 ff 8a //
                                 $03, $01, -118
                          sltiu
10 60 00 02 //
                         beq
                                 $03, $00, slt_p3
20 0e ff fd //
                          addi
                                 $14, $00, -3
00 00 00 0d //
                          break
20 06 00 c8 // slt_p3:
                                 $06, $00, 0xC8
                         addi
ad e6 00 08 //
                          SW
                                 $06, 0x08($15)
2c 43 00 8b //
                                 $03, $02, 0x008B
                          sltiu
14 60 00 02 //
                         bne
                                 $03, $00, slt1 p4
20 0e ff fc //
                          addi
                                 $14, $00, -4
           //
                          break
20 07 00 cc // slt1 p4: addi
                                 $07, $00, 0xCC
ad e7 00 0c //
                                 $07, 0x0C($15)
                          SW
2c 43 00 89 //
                                 $03, $02, 0x0089
                         sltiu
10 60 00 02 //
                                 $03, $00, slt_p5
                        beq
20 Oe ff fb //
                                 $14, $00, -5
                          addi
            //
                          break
20 08 00 d0 // slt_p5:
                                 $08, $00, 0xD0
                         addi
ad e8 00 10 //
                                 $08 0x10($15)
                          SW
2c 43 00 8a //
                                 $03, $02, 0x008A
                         sltiu
                        beq
10 60 00 02 //
                                 $03, $00, slt p6
20 0e ff fa //
                         addi
                                 $14, $00, -6
                          break
                                 $06, $00, 0xD4
20 06 00 d4 // slt p6: addi
ad e6 <mark>00 14 //</mark>
                                 $06, 0x14($15)
                         SW
     00 00 //
03 e0 00 08 //
                         addi
                                 $14, $00, 0
                              jr $31
```

Jump to location value held in Register

Jumps from the current location in the program to a specified location value held inside of a register

Jumping to location specified in R31

Check if the SLTI instruction is working

A register and a value are being compared and the result of their comparison is being stored into a selected register

R03 = if (R01< -119) R03 gets 1, else R10 gets 0

R03 = if (R01< -118) R03 gets 1, else R10 gets 0

R03 = if (R02< 0xFFFFFF8B) R03 gets 1, else R10 gets 0

R03 = if (R02 < 0xFFFFFF89) R03 gets 1, else R10 gets 0


R03 = if (R02 < 0xFFFFFF8A) R03 gets 1, else R10 gets 0

-----Example of SLTI test on registers RO2 and RO1-----

R03 = if (R01< -119) R03 gets 1, else R10 gets 0

If RO3 is not equal to RO0, slti instruction failed, load fail flag 0xFFFFFFFF into R14

If R03 is equal to R00, slti instruction worked, load pass flag 0x000000C04 into Memory location Mem[R15+4]



The value held in register R16, with an added offset of 0, is used to address I/O memory location and output contents of R17 into the specified I/O memory location

The loop performs the following:

- Output value held at R17 into I/O location specified by R16
- 2. Shift right arithmetic R17 once
- 3. Increment value held in R16 by 4
- 4. Decrement value held in R18 by 1
- 5. Repeats steps 1 to 5 if value in R18 doesn't equal 0.

Once R18 equals 0, the loop will break

```
3c 10 10 01 //
36 10 00 c0 //
                                             $16, 0x1001
$16, 0x00C0
                                     lui
       10 00 c0 //
                                     ori
                                     input $19, 0($16)
    72 14 00 04
                                     input
                                             $20,
                                                    4 ($16)
                   //
    72 15 00 08
                                     input
                                             $21,
                                                    8 ($16)
                                     input
    72 16 00 0c
                   //
                                             $22, 12($16)
                                             $23, 16($16)
$24, 20($16)
    72 17 00 10
                   //
                                     input
72 18 00 14
03 e0 00 08
                                     input
                   //
                                             $31
                                     jr
```

Jump to location value held in Register

Jumps from the current location in the program to a specified location value held inside of a register

Jumping to location specified in R31

Loading Registers with initial contents

R16 = 0x100100C0

Inputs from the I/O Memory to a Register

The value held in register R16, with an added offset, is used to address I/O memory location and inputs at the specified I/O memory location into a register.

 $R19 = I_0 Mem[R16]$

 $R20 = I_0_Mem[R16+4]$

 $R21 = I_0_Mem[R16+8]$

 $R22 = I_0_Mem[R16+12]$

 $R23 = I_0_Mem[R16+16]$

 $R24 = I_0_Mem[R16+20]$

Memory Module 14 Loading Registers with initial contents 00 00 1f // main: setie 34 // lui \$01, 0x1234 ori \$01, 0x5678 34 21 56 78 // lui \$02, 0x8765 ori \$02, 0x4321 lui \$03, 0xABCD 3c 02 87 65 // 34 42 43 21 // 3c 03 ab cd // ori \$03, 0xEF01 34 63 ef 01 // lui \$04, 0x01FE ori \$04, 0xDCBA lui \$05, 0x5A5A 3c 04 01 fe // 34 84 dc ba // 3c 05 5a 5a // 34 a5 5a 5a // ori \$05, 0x5A5A 3c 06 ff ff // 34 c6 ff ff // lui \$06, 0xFFFF ori \$06, 0xFFFF Loading Registers with values produced 3c 07 ff ff // lui \$07, 0xFFFF from arithmetic operations e7 ff 00 // ori \$07, 0xFF00 R09 = R06 + R08R08 = R06 + R0700 c7 40 20 // add \$08, \$06, \$07 add \$09, \$06, \$08 00 c8 48 20 // add \$10, \$06, \$09 add \$11, \$06, \$10 add \$12, \$06, \$11 00 c9 50 20 // R10 = R06 + R09R11 = R06 + R1000 ca 58 20 // 00 cb 60 20 // add \$13, \$06, \$12 R12 = R06 + R11R13 = R06 + R1200 cc 68 20 // add \$14, \$06, \$13 00 cd 70 20 // 00 ce 78 20 // add \$15, \$06, \$14 R14 = R06 + R13R15 = R06 + R143c 07 10 01 // lui \$07, 0x1001 ori \$07, 0<u>x03F0</u> 34 e7 03 f0 // ac ef 00 00 // Loading Register with initial contents sw \$15, 0(\$07) 00 00 00 0d // break $R13 = 0 \times 100103 F0$ @200 Beginning Store value held in R15 into memory location specified by R07 Mem[R07] = R153c 10 10 01 // isr: lui \$16, 0x1001 ori \$16, 0x00C0 lui \$17, 0x8000 36 10 00 c0 // 3c 11 80 00 // 36 31 ff ff // ori \$17, 0xFFFF Loading Registers with initial contents 20 12 00 10 // addi \$18, \$0, 0x10 R16 = 0x100100C0R17 = 0x00C08000R18 = 0x0000001076 11 00 00 // out IO: output \$17, 0(\$16) 00 11 88 43 // sra \$17, \$17, 1 00 11 88 43 // 22 10 00 04 // addi \$16, \$16, 4 addi \$18, \$18, -1 bne \$18, \$00, out IO 22 52 ff ff // Loop that outputs into the I/O Memory bne 40 ff fb //

The value held in register R16, with an added offset of 0, is used to address I/O memory location and output contents of R17 into the specified I/O memory location

The loop performs the following:

- 6. Output value held at R17 into I/O location specified by R16
- 7. Shift right arithmetic R17 once
- 8. Increment value held in R16 by 4
- 9. Decrement value held in R18 by 1
- 10. Repeats steps 1 to 5 if value in R18 doesn't equal 0.

Once R18 equals 0, the loop will break

3c 10 10 01 \$16, 0x1001 lui 00 c0 // ori \$16, 0x00C0 \$19, 0 (\$16) // input input 72 14 00 04 \$20, 4 (\$16) 72 15 00 08 // \$21, 8(\$16) input 72 16 00 0c input \$22, 12(\$16) input \$23, 16(\$16) input \$24, 20(\$16) 72 17 00 10 // 7B AO 00 00 reti

Loading Registers with initial contents

R16 = 0x100100C0

Inputs from the I/O Memory to a Register

The value held in register R16, with an added offset, is used to address I/O memory location and inputs at the specified I/O memory location into a register.

 $R19 = I_0 Mem[R16]$

 $R20 = I \ 0 \ Mem[R16+4]$

 $R21 = I_0_Mem[R16+8]$

 $R22 = I_0_Mem[R16+12]$

 $R23 = I_0_Mem[R16+16]$

 $R24 = I_0_Mem[R16+20]$

Return from Interrupt

Jumps from the current location in the program to the previous location in the program before the interrupt occured

Jumping to location specified in stack pointer return address

III.C.15 Enhanced Module

```
00 00 00 1f // main:
3c 01 12 34 //
                                  lui $01, 0x1234
                             ori $01, 0x5678
lui $02, 0x8765
ori $02, 0x4321
lui $03, 0xABCD
34 21 56 78 //
3c 02 87 65 //
34 42 43 21 //
3c 03 ab cd //
                                 ori $03, 0xEF01
lui $04, 0x01FE
ori $04, 0xDCBA
lui $05, 0x5A5
34 63 ef 01 //
3c 04 01 fe //
34 84 dc ba //
3c 05 5a 5a //
34 a5 5a 5a //
                                  ori $05, 0x5A5A
3c 06 ff ff //
34 c6 ff ff //
                                  lui $06, 0xFFFF ori $06, 0xFFFF
                                  lui $07, 0xFFFF
3c 07 ff ff //
34 e7 ff 00 //
                                   ori $07, 0xFF00
```

```
7c c3 50 c0 // BSRR $10,#07,#3
7c 8A 58 c0 // BSLR $11,#10,#3
7c 27 00 16 // BGEZ $07, fail BGEZ
7c 20 00 01 // BGEZ $00, pass BGEZ
00 00 00 0d // break
```

00 c7 48 22 // pass BLTZ: sub \$09,\$06,\$07

```
7c 60 00 00 // no op
7c 60 00 00 // no op
7c 60 00 00 // no op
```

```
      3c 0e
      ff ff
      // fail BGEZ: lui $14, 0xFFFF

      35 ce
      ff ff
      // ori $14, 0xFFFF

      00 00 00 0d
      // break

      3c 0e
      ff ff
      // fail_BLTZ
      lui $14, 0xFFFF

      35 ce
      ff fe
      // ori $14, 0xFFFE

      00 00 00 0d
      // break

      3c 0e
      ff ff
      // fail_JC: lui $14, 0xFFFF
```

Enable Interrupts

Loading Registers with initial contents

```
R01 = 0x12345678 R02 = 0x87654321
R03 = 0xABCDEF01 R04 = 0x01FEDCBA
R05 = 0x5A5A5A5A R06 = 0xFFFFFFFF
R07 = 0xFFFFFF00
```

Shifting left and right with rotate

```
R10 \leftarrow R07 >> rot 3 R11 \leftarrow R07 << rot 3
```

Testing Branch If Greater Than or Equal to Zero

R07 < 0 so should not branch

R00 => 0, so it should branch

Testing Branch If Greater Than Zero

Success flag for all enhanced branches

R01 > 0 , so should not branch

R07 < 0, so should branch

No operations to b performed

<u>Testing the jump if status flags and their respective success</u> <u>flags:</u>

Since the most recent operation or R09 \leftarrow R06 – R07 did not produce a carry, negative number, zero or overflow, all the following success flags should be loaded to the corresponding jump if flag type.

JC Success flag R15 ← 0xF0F0F0F0

JV Success Flag R16 ← 0x70A0&0A0

JN Success Flag R17 ← 0xB0B0B0B0

JZ Success Flag R18 ← 0xC0C0C0C0

```
35 ce ff fc // ori $14, 0xFFFC
00 00 00 0d // break
3c 0e ff ff // fail_JV: lui $14, 0xFFFF

35 ce ff fb // ori $14, 0xFFFB
00 00 00 0d // break
3c 0e ff ff // fail_JN: lui $14, 0xFFFF
00 00 00 0d // break
3c 0e ff ff // fail_JZ: lui $14, 0xFFFF
35 ce ff fa // ori $14, 0xFFFF
00 00 00 0d // break
3c 0e ff ff // fail_JZ: lui $14, 0xFFFF
35 ce ff fa // ori $14, 0xFFFB
00 00 00 0d // break
```

Fail flags both enhanced jumps and branches

JC fail flag : R15 ← 0xFFFFFFFC

\$r14 <-- 0xFFFFFFFC (Fail flag 3 JC) BC

JV fail flag : R16 ← 0xFFFFFFB

JN fail flag : R17← OxFFFFFFA

JZ fail flag: R18 ← 0xFFFFFF9


BGEZ fail flag : R14 ← 0xFFFFFFF

BLTZ fail flag : R14 ← 0xFFFFFFE


III.D Annotated Verilog Log Files

The following are the verification log files of Memory Module 1 to 14.

III.D.1 Log File 1



III.D.2 Log File 2



III.D.3 Log File 3

```
Register[ 0]= 00000000
Register[ 1]= ffff8000
                                     right logical 16 times
Register[ 2] = 00000000
Register[ 3] = xxxxxxxx
                                         Final value after decrementing 16 times
Register[ 4] = xxxxxxxx
                                         through loop.
Register[ 5] = xxxxxxxx
Register[ 6] = xxxxxxxx
Register[ 7] = xxxxxxxx
                                   Contents loaded using lui, ori after jump
Register[ 8] = xxxxxxxx
                                   to exit label.
Register[ 9] = xxxxxxxx
Register[ 10] = xxxxxxxx
Register[ 11] = xxxxxxxx
                                               Final Contents of R15 after 16 loops in top label.
Register[ 12] = xxxxxxxx
Register[ 13] = xxxxxxxx
                                               Break after loading contents in R14 with lui, ori
Register[ 14] = 5a5a3c3c
Register[ 15] = 10010100
```


Store data starting at @c0, big Endian.
Increment 4 bytes after storing word.

```
Memory [0c0] = c0
                                             Memory [0f8] = ff
                       Memory [0dc] = ff
Memory [0c1] = 00
                        Memory [0dd] = 80
                                             Memory [0f9] = ff
Memory [0c2] = 7f
Memory [0c3] = ff
                       Memory [0de] = 00
                                             Memory [0fa] = 00
                       Memory [0df] = ff
                                             Memory [0fb] = 01
                       Memory [0e0] = ff
                                             Memory [0fc] = ff
Memory [0c4] = e0
Memory [0c5] = 00
                        Memory [0e1] = c0
                                             Memory [0fd] = ff
                                             Memory [0fe] = 80
Memory [0c6] = 3f
                       Memory [0e2] = 00
                                             Memory [0ff] = 00
Memory [0c7] = ff
                       Memory [0e3] = 7f
Memory [0c8] = f0
                       Memory [0e4] = ff
Memory [0c9] = 00
                       Memory [0e5] = e0
Memory [0ca] = 1f
                       Memory [0e6] = 00
Memory [0cb] = ff
                       Memory [0e7] = 3f
Memory [0cc] = f8
                        Memory [0e8] = ff
Memory [0cd] = 00
                       Memory [0e9] = f0
Memory [0ce] = 0f
                       Memory [0ea] = 00
Memory [0cf] = ff
                       Memory [0eb] = 1f
Memory [0d0] = fc
                       Memory [0ec] = ff
                       Memory [0ed] = f8
Memory [0d1] = 00
Memory [0d2] = 07
                        Memory [0ee] = 00
Memory [0d3] = ff
                       Memory [0ef] = 0f
Memory [0d4] = fe
                       Memory [0f0] = ff
Memory [0d5] = 00
                       Memory [0f1] = fc
Memory [0d6] = 03
                       Memory [0f2] = 00
                       Memory [0f3] = 07
Memory [0d7] = ff
Memory [0d8] = ff
                       Memory [0f4] = ff
Memory [0d9] = 00
                       Memory [0f5] = fe
                       Memory [0f6] = 00
Memory [0da] = 01
Memory [0db] = ff
                       Memory [0f7] = 03
```

Continue storing data @ every 4 bytes per address until bne is false. Data is shifted logical left once per loop(16 times total). Final Contents stored Big Endian.

III.D.4 Log File 4

```
-----Register Dump-----
            Register[ 0]= 00000000
            Register[ 1]= ffff0000
                                                value of OxFFFF FFFF, after logical shifting left
                                                1 bit 16 times through the loop.
            Register[ 2]= 00000000
                                                   Value starts off as 0x10h, after decrementing by -1
                                                  through the loop 16 times, bne instruction becomes
            Register[ 3]= 00000000
                                                  false, fall through to jump instruction.
            Register[ 4] = xxxxxxxx
            Register[ 5] = xxxxxxxx
            Register[ 6] = xxxxxxxx
            Register[ 7] = xxxxxxxx
            Register[ 8] = xxxxxxxx
           Register[ 9] = xxxxxxxx
Register[ 10] = xxxxxxxx
            Register[ 11] = xxxxxxxx
            Register[ 12] = xxxxxxxx
            Register[ 13] = xxxxxxxx
                                                            Final contents of R15 after looping 16 times.
            Register[ 14]= 5a5a3c3c
            Register[ 15] = 10010100
            Memory [0c0] = ff
                                               Memory [0dc] = ff
                                                                     Memory [0f8] = ff
                       Memory [0c1] = ff
                                               Memory [0dd] = ff
                                                                     Memory [0f9] = ff
                       Memory [0c2] = ff
                                               Memory [0de] = ff
                                                                     Memory [0fa] = 80
Store data starting at
                                                                     Memory [0fb] = 00
                                               Memory [0df] = 00
                       Memory [0c3] = fe
@c0, big Endian.
                                                                                                       Continue storing data @
Increment 4 bytes
                       Memory [0c4] = ff
                                               Memory [0e0] = ff
                                                                     Memory [0fc] = ff
                                                                                                       every 4 bytes per
after storing word.
                       Memory [0c5] = ff
                                               Memory [0e1] = ff
                                                                     Memory [0fd] = ff
                                                                                                       address until bne is false.
                       Memory [0c6] = ff
                                               Memory [0e2] = fe
                                                                     Memory [0fe] = 00
                                                                                                       Data is shifted logical left
                       Memory [0c7] = fc
                                               Memory [0e3] = 00
                                                                     Memory [0ff] = 00
                                                                                                       once per loop(16 times
                       Memory [0c8] = ff
                                               Memory [0e4] = ff
                       Memory [0c9] = ff
                                               Memory [0e5] = ff
                                                                                                       stored Big Endian.
                       Memory [0ca] = ff
                                               Memory [0e6] = fc
                       Memory [0cb] = f8
                                               Memory [0e7] = 00
                       Memory [0cc] = ff
                                               Memory [0e8] = ff
                       Memory [0cd] = ff
                                               Memory [0e9] = ff
                       Memory [0ce] = ff
                                               Memory [0ea] = f8
                       Memory [0cf] = f0
                                               Memory [0eb] = 00
                       Memory [0d0] = ff
                                               Memory [0ec] = ff
                       Memory [0d1] = ff
                                               Memory [0ed] = ff
                       Memory [0d2] = ff
                                               Memory [0ee] = f0
                       Memory [0d3] = e0
                                               Memory [0ef] = 00
                       Memory [0d4] = ff
                                               Memory [0f0] = ff
                       Memory [0d5] = ff
                                               Memory [0f1] = ff
                       Memory [0d6] = ff
                                               Memory [0f2] = e0
                                               Memory [0f3] = 00
                       Memory [0d7] = c0
                       Memory [0d8] = ff
                                               Memory [0f4] = ff
                       Memory [0d9] = ff
                                               Memory [0f5] = ff
                       Memory [Oda] = ff
                                               Memory [0f6] = c0
                       Memory [0db] = 80
                                               Memory [0f7] = 00
```



III.D.6 Log File 6

```
Register[ 0]= 00000000
Register[ 1] = 12345678
Register[ 2]= 89abcdef
Register[ 3] = a5a5a5a5
Register[ 4]= 5a5a5a5a
Register[ 5]= 2468ace0
Register[ 6]= 13579bdf
Register[ 7]= 0f0f0f0f
Register[ 8] = f0f0f0f0
Register[ 9]= 00000009
Register[ 10]= 0000000a
Register[ 11] = 0000000b
Register[ 12]= 0000000c
Register[ 13] = 00000000
Register[ 14] = 10010100
Register[ 15] = 10010040
Memory [0c0] = c3
                                 Memory [0dc] = 0f
                                                      Memory [0f8] = ff
           Memory [0c1] = c3
                                 Memory [0dd] = 0f
                                                      Memory [0f9] = ff
           Memory [0c2] = c3
                                 Memory [0de] = 0f
                                                      Memory [0fa] = ff
           Memory [0c3] = c3
                                 Memory [0df] = 0f
                                                      Memory [0fb] = f8
           Memory [0c4] = 12
                                 Memory [0e0] = f0
                                                      Memory [0fc] = 00
                                 Memory [0e1] = f0
                                                      Memory [0fd] = 00
           Memory [0c5] = 34
           Memory [0c6] = 56
                                 Memory [0e2] = f0
                                                      Memory [0fe] = 75
           Memory [0c7] = 78
                                 Memory [0e3] = f0
                                                      Memory [0ff] = cc
           Memory [0c8] = 89
                                 Memory [0e4] = 00
           Memory [0c9] = ab
                                 Memory [0e5] = 00
           Memory [0ca] = cd
                                 Memory [0e6] = 00
                                 Memory [0e7] = 09
           Memory [0cb] = ef
           Memory [0cc] = a5
                                 Memory [0e8] = 00
```

Store data starting a @c0, big Endian.
Increment 4 bytes after storing word.

Memory [0cd] = a5Memory [0e9] = 00Memory [0ce] = a5Memory [0ea] = 00Memory [0eb] = 0aMemory [0cf] = a5Memory [0d0] = 5aMemory [0ec] = 00Memory [0d1] = 5aMemory [0ed] = 00Memory [0d2] = 5aMemory [0ee] = 00Memory [0d3] = 5aMemory [0ef] = 0bMemory [0d4] = 24Memory [0f0] = 00Memory [0d5] = 68Memory [0f1] = 00Memory [0f2] = 00Memory [0d6] = acMemory [0d7] = e0Memory [0f3] = 0cMemory [0d8] = 13Memory [0f4] = 00Memory [0f5] = 00Memory [0d9] = 57Memory [0da] = 9bMemory [0f6] = 00Memory [0db] = dfMemory [0f7] = 0d

III.D.7 Log File 7

-----Register Dump-----Register[0]= 00000000 Register[1] = 12345678 Register[2]= 89abcdef Register[3] = a5a5a5a5 Register[4]= 5a5a5a5aRegister[5] = 2468ace0 Register[6]= 13579bdfRegister[7]= 0f0f0f0f Register[8] = f0f0f0f0 Value initiates as 16, after decrementing 16 Register[9]= 00000009Register[10] = 0000000a Register[11] = 0000000b Register[12] = 0000000c Register[13] = 00000000 Register[14] = 10010100 Register[15] = ffffffff Memory [0f8] = ffMemory [0c0] = c3Memory [0dc] = 0fMemory [0c1] = c3Memory [0dd] = 0fMemory [0f9] = ffMemory [0de] = 0fMemory [0fa] = ffMemory [0c2] = c3Memory [0c3] = c3Memory [0df] = 0fMemory [0fb] = f8Memory [0c4] = 12Memory [0e0] = f0Memory [0fc] = 00Memory [0c5] = 34Memory [0e1] = f0Memory [0fd] = 00Memory [0e2] = f0Memory [0fe] = 75Memory [0c6] = 56Memory [0c7] = 78Memory [0e3] = f0Memory [0ff] = ccMemory [0c8] = 89Memory [0e4] = 00Memory [0c9] = abMemory [0e5] = 00Memory [0ca] = cdMemory [0e6] = 00Memory [0cb] = efMemory [0e7] = 09Memory [0cc] = a5Memory [0e8] = 00Memory [0cd] = a5Memory [0e9] = 00Memory [0ea] = 00Memory [0ce] = a5Memory [0cf] = a5Memory [0eb] = 0aMemory [0d0] = 5aMemory [0ec] = 00Memory [0d1] = 5aMemory [0ed] = 00Memory [0d2] = 5aMemorv [0ee] = 00Store data starting at Memory [0d3] = 5aMemory [0ef] = 0b@c0, big Endian. Memory [0d4] = 24Memory [0f0] = 00Increment 4 bytes Memory [0d5] = 68Memory [0f1] = 00after storing word. Memory [0d6] = acMemory [0f2] = 00Memory [0d7] = e0Memory [0f3] = 0cMemory [0d8] = 13Memory [0f4] = 00Memory [0d9] = 57Memory [0f5] = 00Memory [Oda] = 9b Memory [0f6] = 00Memory [0db] = dfMemory [0f7] = 0d

III.D.8 Log File 8


```
-----Register Dump-----
 Register [ 0] = 00000000
 Register [ 1] = 00000019
                                                  Loaded with values from Memory
 Register [2] = 000003e8
 Register [ 3] = ffffffe7
                                                  R01 = Mem[R15+0]
 Register [4] = fffffc18
                                                                       R02 = Mem[R15+4]
 Register [5] = 000061a8
 Register [
            6] = ffff9e58
                                                  R03 = Mem[R15+8]
                                                                       R04 = Mem\{R15+12\}
 Register [ 7] = ffffffff
 Register [ 8] = 000061a8
                                                  R05 = Mem[R15+16]
                                                                       R06 = Mem[R15 + 20]
                              R08 = R01*R02
                                                  RO7 - Mom[R15+2/1]
 Register [9] = ffff9e58
                                            R09 = R03 *R02 Least significant 32 bits only
 Register [ 10] = ffffffff
                                            R10 = R03 *R02 Most significant 32 bits only
 Register [ 11] = ffff9e58
Register [ 12] = ffffffff
                                                   R11 = R01 *R04 Least significant 32 bits only
Register [ 13] = 000061a8
                                R08 = R03*R04
                                                   R12 = R01 *R04 Most significant 32 bits only
Register [ 14] = 00000000
Register [ 15] = 10010000
                                                        Success Flag that all operations
                                                       worked
   Base register used to address
   Memory:
   Mem[R15+offset]
                              ------Memory Dump------
                                Memory [0c0] = xx
                                                      Memory [0dd] = xx Memory [0fa] = xx
                                Memory [0c1] = xx
                                                      Memory [0de] = xx
                                                                         Memory [0fb] = xx
                                                      Memory [Odf] = xx
                                Memory [0c2] = xx
                                                                         Memory [0fc] = xx
    Nothing was stored
                                Memory [0c3] = xx
                                                      Memory [0e0] = xx
                                                                         Memory [0fd] = xx
                                Memory [0c4] = xx
                                                      Memory [0e1] = xx
                                                                         Memory [0fe] = xx
    into memory
                                Memory [0c5] = xx
                                                      Memory [0e2] = xx Memory [0ff] = xx
                                Memory [0c6] = xx
                                                      Memory [0e3] = xx
                                Memory [0c7] = xx
                                                      Memory [0e4] = xx
                                Memory [0c8] = xx
                                                      Memory [0e5] = xx
                                Memory [0c9] = xx
                                                      Memory [0e6] = xx
                                Memory [0ca] = xx
                                                      Memory [0e7] = xx
                                Memory [0cb] = xx
                                                      Memory [0e8] = xx
                                Memory [0cc] = xx
                                                      Memory [0e9] = xx
                                Memory [0cd] = xx
                                                      Memory [0ea] = xx
                                Memory [Oce] = xx
                                                      Memory [0eb] = xx
                                Memory [0cf] = xx
                                                      Memory [0ec] = xx
                                Memory [0d0] = xx
                                                      Memory [0ed] = xx
                                Memory [0d1] = xx
                                                      Memory [0ee] = xx
                                Memory [0d2] = xx
                                                      Memory [0ef] = xx
                                Memory [0d3] = xx
                                                      Memory [0f0] = xx
                                Memory [0d4] = xx
                                                      Memory [0f1] = xx
                                                      Memory [0f2] = xx
                                Memory [0d5] = xx
                                Memory [0d6] = xx
                                                      Memory [0f3] = xx
                                Memory [0d7] = xx
                                                      Memory [0f4] = xx
                                Memory [0d8] = xx
                                                      Memory [0f5] = xx
                                Memory [0d9] = xx
                                                      Memory [0f6] = xx
                                                      Memory [0f7] = xx
                                Memory [0da] = xx
                                Memory [0db] = xx
                                                      Memory [0f8] = xx
                                Memory [0dc] = xx
                                                      Memory [0f9] = xx
```

```
III.D.9
                Log File 9
                              ------Register Dump------
 Register [ 0] = 00000000
                                                  Loaded with values from Memory
             11 = 00040911
 Register [
             2] = 000003e8
 Register [
                                                  R01 = Mem[R15+0]
                                                                        R02 = Mem[R15+4]
 Register [
             3] = fffbf6ef
             4] = fffffc18
 Register [
                                                  R03 = Mem[R15+8]
                                                                        R04 = Mem\{R15+12\}
            5] = 00000108
 Register [
 Register [
             6] = 000001d1
 Register [
             7] = fffffef8
                                                  R05 = Mem[R15+16]
                                                                        R06 = Mem[R15 + 20]
 Register [ 8] = fffffe2f
                                                                        R08 = Mem[R15+28]
                                                  R07 = Mem[R15+24]
 Register [ 9] = 00000108
 Register [ 10] = fffffe2f
                                              R09 ← Holds Quotient of division operations
                                              R10 ← Holds Remainder of division operations
 Register [ 11] = 00000000
Register [ 12] = 00000000
                                                   Success Flags for the follow divisions:
 Register [ 13] = 00000000
 Register [ 14] = 00000000
                                                   R01/R02
                                                                 R03/R02
                                                                                R01/R04
                                                                                              R03/R04
Register [ 15] = 10010000
                                     Base register used to address Memory:
                                     Mem[R15+offset]
                                   ====Memory Dump===============
                                                       Memory [0dd] = xx
                                Memory [0c0] = xx
                                                                           Memory [0fa] = xx
                                Memory [0c1] = xx
                                                       Memory [0de] = xx
                                                                           Memory [0fb] = xx
                                Memory [0c2] = xx
                                                       Memory [0df] = xx
                                                                           Memory [0fc] = xx
     Nothing was stored
                                Memory [0c3] = xx
                                                       Memory [0e0] = xx
                                                                           Memory [0fd] = xx
                                Memory [0c4] = xx
                                                       Memory [0e1] = xx
                                                                           Memory [0fe] = xx
    into memory
                                Memory [0c5] = xx
                                                       Memory [0e2] = xx
                                                                           Memory [Off] = xx
                                                       Memory [0e3] = xx
                                Memory [0c6] = xx
                                Memory [0c7] = xx
                                                       Memory [0e4] = xx
                                Memory [0c8] = xx
                                                       Memory [0e5] = xx
                                Memory [0c9] = xx
                                                       Memory [0e6] = xx
                                Memory [0ca] = xx
                                                       Memory [0e7]
                                Memory [0cb] = xx
                                                       Memory [0e8] = xx
                                Memory [0cc] = xx
                                                       Memory [0e9] = xx
                                Memory [0cd] = xx
                                                       Memory [0ea] = xx
                                Memory [0ce] = xx
                                                       Memory
                                                              [0eb] = xx
                                Memory [0cf] = xx
                                                       Memory [0ec] = xx
                                Memory [0d0] = xx
                                                       Memory [0ed] = xx
                                Memory [0d1] = xx
                                                       Memory [0ee] = xx
                                Memory [0d2] = xx
                                                       Memory [0ef] = xx
                                                       Memory [0f0] = xx
                                Memory [0d3] = xx
                                                       Memory [0f1] = xx
                                Memory [0d4] = xx
                                Memory [0d5] = xx
                                                       Memory [0f2] = xx
                                Memory [0d6] = xx
                                                       Memory [0f3] = xx
                                Memory [0d7] = xx
                                                       Memory [0f4] = xx
                                Memory [0d8] = xx
                                                       Memory [0f5] = xx
                                Memory [0d9] = xx
                                                       Memory [0f6] = xx
                                Memory [0da] = xx
                                                       Memory [0f7] = xx
                                Memory [0db] = xx
                                                       Memory [0f8] = xx
                                Memory [0dc] = xx
                                                       Memory [0f9] = xx
```

Log File 10 III.D.10

```
Register [ 0] = 00000000
                                                             Loaded contents into registers using ADDI
Register [ 1] = ffffff8a
                                                             R01 = 0 -118 , R02 = 0 +138
Register [2] = 0000008a
                                                          R3 ← Used to Test SLT and SLTU on the
Register [ 3] = 00000000
                                                          following pairs of registers:
Register [
           4] = 000000000
                               uccess Flag values to
                                                          R01 < R02.
                                                                        R02 < R01
           5] = 000000c4
Register [
Register [
           6] = 000000c8
                              be stored into memory
                                                            R9 ← Used to Test AND,OR and NOR of the following
           7] = 000000cc
Register [
Register [ 8] = effeff35
                                                            registers:
Register [9] = effeff35
                                                            R13 AND R12. R15 OR R02
                                                                                         R15 NOR R03
Register [ 10] = ffffffff
                                                                              ss Flags of a working jump
Register [ 11] = ffffffff
Register [12] = 88778877
                                                                        and link instruction
Register [ 13] = 77887788
                                       Success Flag of entire memory
                                       module
Register [14] = 00000000
Register [ 15] = 100100c0
                                   Base register used to address Memory:
                                   Mem[R15+offset]
                                   ===Memory Dump=
  Success value for SLT
                                 Memory [0c0] = 00
                                                      Memory [Odd] = xx
                                                                         Memory [0fa] = xx
                                                      Memory [0de] = xx
                                 Memory [0c1] = 00
                                                                         Memory [0fb] = xx
 Instruction.
                                 Memory [0c2] = 00
                                                      Memory [0df] = xx
                                                                         Memory [0fc] = xx
                                 \underline{Memory} [0c3] = c0
                                                      Memory [0e0] = xx
                                                                         Memory [0fd] = xx
  Mem[R15] = R04
                                 Memory [0c4] = 00
                                                      Memory [0e1] = xx
                                                                         Memory [0fe] = xx
                                 Memory [0c5] = 00
                                                      Memory [0e2] = xx
                                                                         Memory [0ff] = xx
                                 Memory [0c6] = 00
                                                      Memory [0e3] = xx
Success value for
                                 Memory [0c7] = c4
                                                      Memory [0e4] = xx
                                 Memory [0c8] = 00
                                                      Memory [0e5] = xx
                                 Memory [0c9] = 00
                                                      Memory [0e6] = xx
SLTU Instruction
                                 Memory [0ca] = 00
                                                      Memory [0e7] = xx
                                 \underline{Memory} [0cb] = c8
                                                      Memory [0e8] = xx
Mem[R15 + 4] = R05
                                 Memory [0cc] = 00
                                                      Memory [0e9] = xx
                                 Memory [0cd] = 00
                                                      Memory [0ea] = xx
                                 Memory [Oce] = 00
                                                      Memory [0eb] = xx
Success value
                for
                                 Memory [0cf] = cc.
                                                      Memory [0ec] = xx
                                 Memory [0d0] = ef
                                                      Memory [0ed] = xx
SLT Instruction.
                                 Memory [0d1] = fe
                                                      Memory [0ee] = xx
                                 Memory [0d2] = ff
                                                      Memory [0ef] = xx
Mem[R15+8] = R06
                                 Memory [0d3] = 35
                                                      Memory [0f0] = xx
                                 Memory [0d4] = xx
                                                      Memory [0f1] = xx
                                 Memory [0d5] = xx
                                                      Memory [0f2] = xx
                                 Memory [0d6] = xx
                                                      Memory [0f3] = xx
Success value for
                                 Memory [0d7] = xx
                                                      Memory [0f4] = xx
                                 Memory [0d8] = xx
                                                      Memory [0f5] = xx
                                 Memory [0d9] = xx
                                                      Memory [0f6] = xx
SLTU Instruction
                                 Memory [0da] = xx
                                                      Memory [0f7] = xx
                                 Memory [0db] = xx
                                                      Memory [0f8] = xx
Mem[R15 + 12] = R07
                                 Memory [0dc] = xx
                                                      Memory [0f9] = xx
        Success value for NOR
        Instruction.
        Mem[R15+16] = R08
```

III.D.11 Log File 11




Mem[R15+20] = R08

```
Log File 12
III.D.12
                           -----Register Dump-----
Register [ 0] = 00000000
                                                      Loaded contents into registers using ADDI
Register [ 1] = ffffff8a
Register [ 2] = 0000008a
                                                      R01 = 0 -118 , R02 = 0 +138
Register [ 3] = 00000000
                                     R3 ← results of SLTIU testing
                                                     Success Flag values to be stored into memory .
Register [
            4] = 000000c0
            5] = 000000c4
Register [
                                                     Register R06 was stored into memory when it
Register [6] = 000000d4
                                                     held a previous value of: 0x000000C8
Register [7] = 0000f0f0
Register [
            8] = 00000000
                                                                   R07 ← R12 ANDI 0xF5FA
Register [ 9] = ffffffff
                                  R09 ← R13 XORI 0xAAAA
                                                                   R08 ← R07 - R10
Register [10] = 0000f0f0
Register [ 11] = ffffffff
Register [ 12] = fffffaf5
Register [13] = ffff5555
                                                                                of a working
                                 Success Flag of
                                                                  jump and link instruction
                                completed
Register [14] = 00000000
                                subroutine
                                                     Base register used to address Memory:
Register [ 15] = 100100c0
                                                    Mem[R15+offset]
 Memory [0c0] = 00
                                                        Memory [0dc] = xx
                                                                              Memory [0f0] = xx
 Success value for SLTIU
                                                        Memory [Odd] = xx
Memory [Ode] = xx
Memory [Odf] = xx
                                  Memory [0c1] = 00
                                                                              Memory [0f1] = xx
                                  Memory [0c2] = 00
                                                                              Memory [0f2] = xx
 instruction
                                  Memory [0c3] = c0
                                                                              Memory [0f3] = xx
                                  Memory [0c4] = 00
                                                        Memory [0dd] = xx Memory [0f4] = xx
 Mem[R15] = R04
                                                        Memory [0de] = xx

Memory [0df] = xx

Memory [0e0] = xx
                                  Memory [0c5] = 00
                                                                              Memory [0f5] = xx
                                  Memory [0c6] = 00
                                                                              Memory [0f6] = xx
                                  Memory [0c7] = c4
                                                                              Memory [0f7] = xx
 Success value for
                                  Memory [0c8] = 00
                                                        Memory [0e1] = xx
                                                                              Memory [0fa] = xx
                                                        Memory [0e2] = xx
Memory [0e3] = xx
                                   #emory [0c9] = 00
                                                                              Memory [0fb] = xx
                                  Memory [Oca] = 00
                                                                              Memory [0fc] = xx
  SLTIU instruction
                                  Memory [Ocb] = c
                                                        Memory [0e4] = xx
                                                                            Memory [0fd] = xx
                                  Memory [0cc] = 00
                                                        Memory [0e5] = xx
                                                                              Memory [0fe] = xx
  Mem[R15 + 4] = R05
                                  Memory [0cd] = 00
                                                        Memory [0e6] = xx
                                                                              Memory [Off] = xx
                                  Memory [Oce] = 00
                                                        Memory [0e7] = xx
                                  Memory [0cf] = cc
Memory [0d0] = 00
                                                        Memory [0e8] = xx
                                                        Memory [0e9] = xx
 Success value for SLTIU
                                  Memory [0d1] = 00
                                                        Memory [0ea] = xx
 Instruction.
                                  Memory [0d2] = 00
                                                        Memory [0eb] = xx
                                  \underline{Memory} [0d3] = d\underline{A}
                                                        Memory [0ec] = xx
                                  Memory [0d4] = 00
                                                        Memory [0ed] = xx
 Mem[R15+8] = R06
                                  Memory [0d5] = 00
                                                        Memory [0ee] = xx
                                  Memory [0d6] = 00
                                                        Memory [0ef] = xx
                                  \underline{Memory} [0d7] = \underline{d4}
                                                        Memory [0f8] = xx
                                  Memory [0d8] = ff
                                                        Memory [0f9] = xx
  Success value for SLTIU
                                  Memory [0d9] = ff
  Instruction
                                  Memory [0da] = ff
                                  Memory [0db] = 8a
  Mem[R15 + 12] = R07
                                                              Success value for SLTIU
                                                              Instruction.
                                                     of a
        Success value for SLTIU
                                                              Mem[R15+20] = R06
                                     completely working
        Instruction.
                                     Memory module
        Mem[R15+16] = R08
                                                                                              202
```

III.D.13 Log File 13



Input
values I/O
memory
every 4
bytes. Shift
right
arithmetic
16 times.
Start
@ddress
0xC0h.

```
=======I/O Mem Dump 13==================
I \cap Memory [0c0] = 80
                                                                     I O Memory [0d8] = fe
                                                                                                                                            I \cap Memory [0f0] = ff
I \cap Memory [0c1] = 00
                                                                      I O Memory [0d9] = 00
                                                                                                                                            I \cap Memory [0f1] = f8
I \cap Memory [0c2] = ff
                                                                      I O Memory [0da] = 03
                                                                                                                                            I \circ Memory [0f2] = 00
I_O_Memory [0c3] = ff
                                                                      I \cap Memory [0db] = ff
                                                                                                                                             I \cap Memory [0f3] = 0f
I_0_{mory} = 0.01
                                                                      I_0_{mory} [0dc] = ff
                                                                                                                                             I_0_{mory} = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 = 0.011 =
IOMemory [0c5] = 00
                                                                      I \cap Memory [0dd] = 00
                                                                                                                                             I \cap Memory [0f5] = fc
I O Memory [0c6] = 7f
                                                                      I O Memory [0de] = 01
                                                                                                                                             I \cap Memory [0f6] = 00
I O Memory [0c7] = ff
                                                                      I \cap Memory [Odf] = ff
                                                                                                                                             I O Memory [0f7] = 07
I O Memory [0c8] = e0
                                                                      I O Memory [0e0] = ff
                                                                                                                                             I \cap Memory [0f8] = ff
                                                                                                                                             I \cap Memory [0f9] = fe
I O Memory [0c9] = 00
                                                                      I O Memory [0e1] = 80
I \cap Memory [0ca] = 3f
                                                                      IOMemory [0e2] = 00
                                                                                                                                             IOMemory [0fa] = 00
I O Memory [Ocb] = ff
                                                                      IOMemory [0e3] = ff
                                                                                                                                             IOMemory [0fb] = 03
I O Memory [0cc] = f0
                                                                      I \cap Memory [0e4] = ff
                                                                                                                                             I \cap Memory [0fc] = ff
I \cap Memory [0cd] = 00
                                                                      I O Memory [0e5] = c0
                                                                                                                                             I \cap Memory [0fd] = ff
                                                                                                                                             I_O_Memory [0fe] = 00
I_O_Memory [0ce] = 1f
                                                                      I_0_Memory [0e6] = 00
I \circ Memory [0cf] = ff
                                                                      I O Memory [0e7] = 7f
                                                                                                                                             I \cap Memory [0ff] = 01
I O Memory [0d0] = f8
                                                                      I O Memory [0e8] = ff
I O Memory [0d1] = 00
                                                                      I O Memory [0e9] = e0
I O Memory [0d2] = 0f
                                                                      I O Memory [0ea] = 00
I \cap Memory [0d3] = ff
                                                                      I \cap Memory [0eb] = 3f
I O Memory [0d4] = fc
                                                                      I \cap Memory [0ec] = ff
IOMemory [0d5] = 00
                                                                      I O Memory [0ed] = f0
                                                                      I O Memory [0ee] = 00
I O Memory [0d6] = 07
```

I O Memory [Oef] = 1f

Input I/O memory dump is Big Endian style. Finish @ddress 0xFCh.

```
----Mem Dump 13-----
```


```
Memory [000003c0] = xx
                                     Memory [000003d8] = xx
Memory [000003c1] = xx
                                     Memory [000003d9] = xx
Memory [000003c2] = xx
                                     Memory [000003da] = xx
Memory [000003c3] = xx
                                     Memory [000003db] = xx
Memory [000003c4] = xx
                                     Memory [000003dc] = xx
Memory [000003c5] = xx
                                     Memory [000003dd] = xx
Memory [000003c6] = xx
                                     Memory [000003de] = xx
Memory [000003c7] = xx
                                     Memory [000003df] = xx
Memory [000003c8] = xx
                                     Memory [000003e0] = xx
Memory [000003c9] = xx
                                     Memory [000003e1] = xx
Memory [000003ca] = xx
                                     Memory [000003e2] = xx
                                     Memory [000003e3] = xx
Memory [000003cb] = xx
Memory [000003cc] = xx
                                     Memory [000003e4] = xx
Memory [000003cd] = xx
                                     Memory [000003e5] = xx
Memory [000003ce] = xx
                                     Memory [000003e6] = xx
Memory [000003cf] = xx
                                     Memory [000003e7] = xx
Memory [000003d0] = xx
                                     Memory [000003e8] = xx
Memory [000003d1] = xx
                                     Memory [000003e9] = xx
Memory [000003d2] = xx
                                     Memory [000003ea] = xx
Memory [000003d3] = xx
                                     Memory [000003eb] = xx
Memory [000003d4] = xx
                                     Memory [000003ec] = xx
Memory [000003d5] = xx
                                     Memory [000003ed] = xx
Memory [000003d6] = xx
                                     Memory [000003ee] = xx
Memory [000003d7] = xx
                                     Memory [000003ef] = xx
```

 $I_0_{mory} = ff$

```
Memory [000003f0] = ff
Memory [000003f1] = ff
Memory [000003f2] = fe
Memory [000003f3] = f8
```

After returning from Rra address, input R15 value into 0(R7).

III.D.14 Log File 14



```
Memory [000003d4] = xx
                                                                 Memory [000003e8] = xx
Memory [000003c0] = xx
Memory [000003c1] = xx
                                Memory [000003d5] = xx
                                                                 Memory [000003e9] = xx
                                                                Memory [000003ea] = xx
Memory [000003eb] = xx
Memory [000003c2] = xx
                                Memory [000003d6] = xx
Memory [000003c3] = xx
                                Memory [000003d7] = xx
Memory [000003c4] = xx
                                Memory [000003d8] = xx
                                                                Memory [000003ec] = xx
Memory [000003c5] = xx
                                Memory [000003d9] = xx
                                                                 Memory [000003ed] = xx
Memory [000003c6] = xx
                                Memory [000003da] = xx
                                                                 Memory [000003ee] = xx
Memory [000003c7] = xx
                                                                 Memory [000003ef] = xx
                                Memory [000003db] = xx
                                                                 Memory [000003f0] = ff
Memory [000003c8] = xx
                                Memory [000003dc] = xx
Memory [000003c9] = xx
                                Memory [000003dd] = xx
                                                                 Memory [000003f1] = ff
                                                                 Memory [000003f2] = fe
Memory [000003ca] = xx
                                Memory [000003de] = xx
Memory [000003cb] = xx
                                Memory [000003df] = xx
                                                                 Memory [000003f3] = f8
                                Memory [000003e0] = xx
Memory [000003cc] = xx
Memory [000003cd] = xx
                                Memory [000003e1] = xx
Memory [000003ce] = xx
                                Memory [000003e2] = xx
Memory [000003cf] = xx
                                Memory [000003e3] = xx
                                                                                             After returning
                                                                                             from Rra address,
Memory [000003d0] = xx
                                Memory [000003e4] = xx
                                                                                             input R15 value
                                Memory [000003e5] = xx
Memory [000003d1] = xx
Memory [000003d2] = xx
                                Memory [000003e6] = xx
                                                                                             into 0(R7).
Memory [000003d3] = xx
                                Memory [000003e7] = xx
I O Memory [000000f0] = ff
I O Memory [000000c0] = 80
                                I O Memory [000000d8] = fe
I O Memory [000000c1] = 00
                                I \cap Memory [000000d9] = 00
                                                                 I \cap Memory [000000f1] = f8
I O Memory [000000c2] = ff
                                I \cap Memory [000000da] = 03
                                                                 I \cap Memory [000000f2] = 00
I_O_Memory [000000c3] = ff
                                I_O_Memory [000000db] = ff
                                                                 I_0_{mory} = 00000013 = 0f
                                I_O_Memory [000000dc] = ff
                                                                 I_O_Memory [000000f4] = ff
I \cap Memory [000000c4] = c0
 I O Memory [000000c5] = 00
                                I O Memory [000000dd] = 00
                                                                 I \cap Memory [000000f5] = fc
                                I O Memory [000000de] = 01
I \cap Memory [000000c6] = 7f
                                                                 I \cap Memory [000000f6] = 00
I O Memory [000000c7] = ff
                                I \cap Memory [000000df] = ff
                                                                 I O Memory [000000f7] = 07
 I O Memory [0000000c8] = e0
                                I \cap Memory [000000e0] = ff
                                                                 I \cap Memory [000000f8] = ff
I O Memory [000000c9] = 00
                                I \cap Memory [000000e1] = 80
                                                                 I \cap Memory [000000f9] = fe
I_O_Memory [000000ca] = 3f
                                 I_O_Memory [000000e2] = 00
                                                                 I_O_Memory [000000fa] = 00
I \cap Memory [000000cb] = ff
                                 I \cap Memory [000000e3] = ff
                                                                 I \cap Memory [000000fb] = 03
I O Memory [000000cc] = f0
                                I \cap Memory [000000e4] = ff
                                                                 I \cap Memory [000000fc] = ff
I_O_Memory [000000cd] = 00
                                I_O_Memory [000000e5] = c0
                                                                 I_O_Memory [000000fd] = ff
I O Memory [000000ce] = 1f
                                 I_O_Memory [000000e6] = 00
                                                                 I_O_Memory [000000fe] = 00
I O Memory [000000cf] = ff
                                I \cap Memory [000000e7] = 7f
                                                                 I O Memory [000000ff] = 01
I \cap Memory [000000d0] = f8
                                I \cap Memory [000000e8] = ff
I_O_Memory [000000d1] = 00
                                I_O_Memory [000000e9] = e0
                                                                                         Input I/O memory
I O Memory [000000d2] = 0f
                                 I O Memory [000000ea] = 00
                                                                                         dump is Big Endian
I_O_Memory [000000d3] = ff
                                I_O_Memory [000000eb] = 3f
                                                                                         style. Finish @ddress
I O Memory [000000d4] = fc
                                I \cap Memory [000000ec] = ff
                                                                                         0xFCh.
I_O_Memory [000000d5] = 00
                            I_O_{memory} [000000ed] = f0
                                I O Memory [000000ee] = 00
 I \cap Memory [000000d6] = 07
```

I_O_Memory [000000ef] = 1f

Input values I/O memory every 4 bytes. Shift right arithmetic 16 times. Start @ddress 0xC0h.

I O Memory [000000d7] = ff

III.D.15 Enhanced Module

```
------
Register [ 0] = 00000000
Register [ 1] = 12345678
                                         Loaded contents into
Register [ 2] = 87654321
                                         registers using LUI, ORI
Register [ 3] = abcdef01
Register [4] = 01fedcba
Register [ 5] = 5a5a5a5a
                                   Success flag for
                                   all enhanced
Register [ 6] = ffffffff
                                   branches
Register [7] = ffffff00
Register [ 8] = xxxxxxx
                                            Barrel Shift with rotate on R07, with shift
Register [ 9] = 000000ff_
                                            amount 3
Register [10] = 3579bde0
                                            R10 ← R03 >> rot 3
Register [ 11] = abcdef01
Register [ 12] = xxxxxxxx
                                            Barrel Shift with rotate on R10, with shift
                                            amount 3
Register [ 13] = xxxxxxxx
Register [ 14] = xxxxxxxx
                                            R11 ← R10 << rot 3
Register [15] = f0f0f0f0
Register [ 16] = 70a070a0
                                    Success flags for jumps if status flags:
Register [ 17] = b0b0b0b0
                                    JC Success flag : R15 ← 0xF0F0F0F0
Register [ 18] = xxxxxxxx
Register [ 19] = xxxxxxxx
                                    JV Success Flag: R16 ← 0x70A0&0A0
Register [ 20] = xxxxxxxx
                                    JN Success Flag: R17← 0xB0B0B0B0
Register [ 21] = xxxxxxxx
                                    JZ Success Flag: R18 ← 0xC0C0C0C0
Register [ 22] = xxxxxxxx
Register [ 23] = xxxxxxx
Register [ 24] = c0c0c0c0
                                    Success Flag for jump if zero:
                                    JZ Success Flag R18 ← 0xC0C0C0C0
```

Nothing was stored into memory

```
Memory [0c0] = xx
                               Memory [Odd] = xx Memory [Ofa] = xx
Memory [0c1] = xx
                                Memory [0de] = xx
                                                             Memory [0fb] = xx
                              Memory [0df] = xx
                                                             Memory [0fc] = xx
Memory [0c2] = xx

        Memory [0c2] = xx
        Memory [0c1] - xx

        Memory [0c3] = xx
        Memory [0c0] = xx

        Memory [0c4] = xx
        Memory [0c1] = xx

        Memory [0c5] = xx
        Memory [0c2] = xx

        Memory [0c6] = xx
        Memory [0c3] = xx

        Memory [0c7] = xx
        Memory [0c4] = xx

        Memory [0c6] = xx
        Memory [0c6] = xx


                                                             Memory [0fd] = xx
                                                             Memory [Ofe] = xx
                                                             Memory [Off] = xx
Memory [0c8] = xx
                                Memory [0e5] = xx
Memory [0c9] = xx
                              Memory [0e6] = xx
                              Memory [0e7] = xx
Memory [Oca] = xx
Memory [Ocb] = xx
                                Memory [0e8] = xx
Memory [0cc] = xx
                                Memory [0e9] = xx
Memory [0cd] = xx
                              Memory [0ea] = xx
                              Memory [0eb] = xx
Memory [0ce] = xx
Memory [Ocf] = xx
                                Memory [0ec] = xx
                              Memory [0ed] = xx
Memory [0d0] = xx
Memory [0d1] = xx
                             Memory [0ee] = xx
Memory [0d2] = xx
                                Memory [0ef] = xx
                          Memory [0f0] = xx
Memory [0d3] = xx
Memory [0d4] = xx
                             Memory [0f1] = xx
Memory [0d5] = xx
                               Memory [0f2] = xx
Memory [0d6] = xx
                                Memory [0f3] = xx
                               Memory [0f4] = xx
Memory [0d7] = xx
Memory [0d8] = xx
                              Memory [0f5] = xx
Memory [0d9] = xx
                                Memory [0f6] = xx
Memory [Odc] = xx


Memory [Odc] = xx

Memory [Off] = xx

Memory [Of8] = xx

Memory [Of91 -
```





IV.C Instruction Unit

