NC State University

Department of Electrical and Computer Engineering

ECE 463/563 (Prof. Rotenberg)

Project #1: Cache Design, Memory Hierarchy Design

REPORT TEMPLATE (Version 1.0)

by

Tzu-Ching Yeh

NCSU Honor Pledge: "I have neither given nor received unauthorized aid on this project."			
Student's electronic signature: Tzu-Ching Yeh (sign by typing your name)			
Course number: <u>563</u> (463 or 563 ?)			

1. L1 cache exploration: SIZE and ASSOC

GRAPH #1 (total number of simulations: 55)

For this experiment:

- Benchmark trace: gcc_trace.txt
- L1 cache: SIZE is varied, ASSOC is varied, BLOCKSIZE = 32.
- L2 cache: None.Prefetching: None.

Plot L1 miss rate on the y-axis versus $log_2(SIZE)$ on the x-axis, for eleven different cache sizes: SIZE = 1KB, 2KB, ..., 1MB, in powers-of-two. (That is, $log_2(SIZE) = 10$, 11, ..., 20.) The graph should contain five separate curves (*i.e.*, lines connecting points), one for each of the following associativities: direct-mapped, 2-way set-associative, 4-way set-associative, 8-way set-associative, and fully-associative. All points for direct-mapped caches should be connected with a line, all points for 2-way set-associative caches should be connected with a line, *etc*.



Answer the following questions:

1. For a given associativity, how does increasing cache size affect miss rate?

The increasing cache size will decrease the capacity and conflict misses, and at some point, cache size becomes large enough to eliminate capacity and conflict misses.

2. For a given cache size, how does increasing associativity affect miss rate?

It tends to decrease the conflict miss, since capacity miss is related to the cache size. Hence, if the cache size is not varied, and continuing increase the associativity, there will be no conflict miss, and only have compulsory, and capacity miss rate


3. Estimate the *compulsory miss rate* from the graph and briefly explain how you arrived at this estimate.

compulsory miss rate = 0.0258

How I arrived at this estimate: The data displays that the experiment of fully associative after log2(L1 Size) increase to 16, the miss rate remains 0.0258. Moreover, after log2(L1 Size) increase to 18, all the miss rate from the experiments remains 0.0258. As a result, we can estimate that the compulsory miss rate = 0.0258, via analyzing the data.

GRAPH #2 (no additional simulations with respect to GRAPH #1)

Same as GRAPH #1, but the y-axis should be AAT instead of L1 miss rate.



Answer the following question:

1. For a memory hierarchy with only an L1 cache and BLOCKSIZE = 32, which configuration yields the best (*i.e.*, lowest) AAT and what is that AAT?

Configuration that yields the lowest AAT:


When L1 cache size = 16 KB, ASSOC is <u>fully associative</u>, it will yields the lowest AAT

Lowest AAT: <u>0.7342</u>

GRAPH #3 (total number of simulations: 20)

Same as GRAPH #2, except make the following changes:

- Add the following L2 cache to the memory hierarchy: 16KB, 8-way set-associative, same block size as L1 cache.
- Vary the L1 cache size only between 1KB and 8KB (since L2 cache is 16KB).



Answer the following questions:

1. With the L2 cache added to the system, which L1 cache configuration yields the best (*i.e.*, lowest) AAT and what is that AAT?

L1 configuration that yields the lowest AAT with 16KB 8-way L2 added: When L1 cache size = 8 KB, ASSOC is <u>direct-mapped</u>, it will yields the lowest AAT

Lowest AAT: <u>0.7151</u>

2. How does the lowest AAT with L2 cache (GRAPH #3) compare with the lowest AAT without L2 cache (GRAPH #2)?

The lowest AAT with L2 cache is 0.0191 ns less than the lowest AAT without L2 cache.

3. Compare the *total area* required for the lowest-AAT configurations with L2 cache (GRAPH #3) versus without L2 cache (GRAPH #2).

```
Total area for lowest-AAT configuration with L2 cache = 0.05329 mm<sup>2</sup> (L1 area) + 0.13044 mm<sup>2</sup> (L2 area) = 0.18373 mm<sup>2</sup> (total area)
```

Total area for lowest-AAT configuration without L2 cache = 0.06345 mm^2 (L1 area)

The total area of the lowest-AAT configuration with L2 cache is <u>189.57</u> % <u>more than</u> the total area of the lowest-AAT configuration without L2 cache.

FYI: How to calculate % difference of x with respect to y:

If x > y: x is ((x-y)/y * 100%) more than y.

If x < y: x is ((y-x)/y * 100%) less than y.


2. L1 cache exploration: SIZE and BLOCKSIZE

GRAPH #4 (total number of simulations: 24)

For this experiment:

- Benchmark trace: gcc_trace.txt
- L1 cache: SIZE is varied, BLOCKSIZE is varied, ASSOC = 4.
- L2 cache: None.Prefetching: None

Plot L1 miss rate on the y-axis versus $log_2(BLOCKSIZE)$ on the x-axis, for four different block sizes: BLOCKSIZE = 16, 32, 64, and 128. (That is, $log_2(BLOCKSIZE) = 4, 5, 6$, and 7.) The graph should contain six separate curves (*i.e.*, lines connecting points), one for each of the following L1 cache sizes: SIZE = 1KB, 2KB, ..., 32KB, in powers-of-two. All points for SIZE = 1KB should be connected with a line, all points for SIZE = 2KB should be connected with a line, *etc*.



Answer the following questions:

1. Do smaller caches prefer smaller or larger block sizes?

Smaller caches prefer <u>smaller</u> block sizes. For example, the smallest cache considered in Graph #4 (1KB) achieves its lowest miss rate with a block size of <u>32</u> B.

2. Do larger caches prefer smaller or larger block sizes?

Larger caches prefer <u>larger</u> block sizes. For example, the largest cache considered in Graph #4 (32KB) achieves its lowest miss rate with a block size of 128 B.

3. As block size is increased from 16 to 128, is the tension between *exploiting more spatial locality* and *cache pollution* evident in the graph? Explain.

Yes, the tension between *exploiting more spatial locality* and *cache pollution* is evident in the graph.

For example, consider the smallest (1KB) cache in Graph #4. Increasing block size from 16 B to 32 B is helpful (reduces miss rate) due to exploiting more spatial locality. But then increasing block size further, from 32 B to 128 B, is not helpful (increases miss rate) due to cache pollution having greater effect.


3. L1 + L2 co-exploration

GRAPH #5 (total number of simulations: 12)

For this experiment:

- Benchmark trace: gcc_trace.txt
- L1 cache: SIZE is varied, BLOCKSIZE = 32, ASSOC = 4.
- L2 cache: SIZE is varied, BLOCKSIZE = 32, ASSOC = 8.
- Prefetching: None.

Plot AAT on the y-axis versus $log_2(L1 SIZE)$ on the x-axis, for four different L1 cache sizes: L1 SIZE = 1KB, 2KB, 4KB, 8KB. (That is, $log_2(L1 SIZE) = 10$, 11, 12, 13.) The graph should contain three separate curves (*i.e.*, lines connecting points), one for each of the following L2 cache sizes: 16KB, 32KB, 64KB. All points for the 16KB L2 cache should be connected with a line, all points for the 32KB L2 cache should be connected with a line, *etc*.



Answer the following question:

1. Which memory hierarchy configuration in Graph #5 yields the best (*i.e.*, lowest) AAT and what is that AAT?

Configuration that yields the lowest AAT:

When L1 cache size = 2 KB, L2 cache size = 64 KB, it will yields the lowest AAT

Lowest AAT: 0.7077

4. Stream buffers study (ECE 563 students only)

TABLE #1 (total number of simulations: 5)

For this experiment:

- Microbenchmark: stream_trace.txt
- L1 cache: SIZE = 1KB, ASSOC = 1, BLOCKSIZE = 16.
- L2 cache: None.
- PREF_N (number of stream buffers): 0 (pref. disabled), 1, 2, 3, 4
- PREF_M (number of blocks in each stream buffer): 4

The trace "stream_trace.txt" was generated from the loads and stores in the loop of interest of the following microbenchmark:

Fill in the following table and answer the following questions:

PREF_N, PREF_M	L1 miss rate
0,0 (pref. disabled)	0.25
1,4	0.25
2,4	0.25
3,4	0.001
4,4	0.001

1. For this streaming microbenchmark, with prefetching disabled, do L1 cache size and/or associativity affect the L1 miss rate (feel free to simulate L1 configurations besides the one used for the table)? Why or why not?

With prefetching disabled, L1 cache size and/or associativity do not affect L1 miss rate (for this streaming microbenchmark).

The reason: due to the loop of interest, the misses are compulsory misses, so by changing the cache size and/or associativity, the L1 miss rate will not be affected.

2. For this streaming microbenchmark, what is the L1 miss rate with prefetching disabled? Why is it that value, *i.e.*, what is causing it to be that value? Hint: each element of arrays a, b, and c, is 4 bytes (uint32_t).

The L1 miss rate with prefetching disabled is 0.25, because each element of arrays a, b, and c, is 4 bytes; therefore, if L1 demand miss, and allocate a block containing 4

elements of the array, so the next three demand will hit. As a result, there will be (3/4) 0.75% hit rate, and (1/4) 0.25 % miss rate.

3. For this streaming microbenchmark, with prefetching disabled, what would the L1 miss rate be if you doubled the block size from 16B to 32B? (hypothesize what it will be and then check your hypothesis with a simulation)

The L1 miss rate with prefetching disabled and a block size of 32B is 0.126, because each element of arrays a, b, and c, is 4 bytes; therefore, if L1 demand miss, and allocate a block containing 8 elements of the array, so the next seven demand will hit. As a result, there will be (7/8) 0.875% hit rate, and (1/8) 0.125% miss rate..

4. With prefetching enabled, what is the minimum number of stream buffers required to have any effect on L1 miss rate? What is the effect on L1 miss rate when this many stream buffers are used: specifically, is it a modest effect or huge effect? Why are this many stream buffers required? Why is using fewer stream buffers futile? Why is using more stream buffers wasteful?

Minimum number of stream buffers needed to have any effect on L1 miss rate: 3

With this many stream buffers, the effect on L1 miss rate is <u>huge</u>. Specifically, the L1 miss rate is nearly <u>0.001</u>. We only miss on the <u>first elements of arrays</u> a, b, and c. (hence a total of 3 misses).

This many stream buffers are required because there are 2 different loads and 1 store in per iteration.

Using fewer stream buffers is futile because if the stream buffers are not enough, the situation of demand miss, and prefetch miss will still happened which means the third prefetch miss will make the first stream buffer be replaced.

Using more stream buffers is wasteful because after 3 demand miss, L1 request will not miss. So if there are more stream buffer, only 3 stream buffers are used, and others will be empty.