### Final Project Report First Page. Must match this format (Title)

Name: Tzu-Ching Yeh Unity\_id: tyeh6 Student ID: 200542364 1/(delay.area) (ns<sup>-1</sup>.um<sup>-2</sup>): Logic Area: Delay (ns to run provided provided 3.38150357e-10  $(um^2)$ example). Clock period: 20 ns 94420.9567 # cycles: 1566 Memory: N/A 1/(delay.area) (TA) Delay (TA provided example. TA to complete)

#### **Abstract**

Quantum computing is a type of computing that uses qubits, which can represent multiple states at once due to superposition. This allows quantum computers to perform certain calculations faster than classical computers. Qubits can also be entangled, meaning their states are instantaneously connected, enabling complex interactions. Quantum computers excel at specific problems like factorization, simulation of quantum systems, and optimization. This project aims to design a nearly fully functional Quantum Emulator with complex values.

## **Project title: Quantum Computing Emulator**

Student name: Tzu-Ching Yeh

#### Abstract

Quantum computing is a type of computing that uses qubits, which can represent multiple states at once due to superposition. This allows quantum computers to perform certain calculations faster than classical computers. Qubits can also be entangled, meaning their states are instantaneously connected, enabling complex interactions. Quantum computers excel at specific problems like factorization, simulation of quantum systems, and optimization. This project aims to design a nearly fully functional Quantum Emulator with complex values

#### 1. Introduction

This Quantum Emulator module contains initial state vector, and operator matrices. The majority of cases the initial state of the state vector would be that all qubits are initialized to zero giving us this matrix on the left which corresponds to, this just means that when the quantum circuit is measured, it will give us a result of "00" 100% of the time. If there is n qubits in this system, then the initial state vector of it will be 2<sup>n</sup> rows, and the qubit operator will be 2<sup>n</sup> x 2<sup>n</sup> matrix. Hence, once the multiplication of the first operator matrix and initial state vector is finished, we will get a 2<sup>n</sup> x 1 matrix which will be used to multiplied with the following operator. After finishing all multiplication, we will get the result. To accelerate the calculation, I implemented and designed a pipelined structure allowing the ASIC to process more data than traditional method.

The following three sections illustrate the details of this design. Section 2 showing the micro-architecture, Section 3 focusing on the specification of the interface, and Section 4 illustrating the technical implementation of this project. Moreover, Section 5 and Section 6 explaining the verification method and achieved results. Finally, Section 7 summarizing the key results of this project.

#### 2. Micro-Architecture

# Top level design – Block diagram




Figure 1. High level architecture block diagram.

#### Data flow:

- A. The input address generator creates a specific sequence of addresses to let the multiplication module read the element in the initial state vector.
- B. Similarly, the operator generator generates a sequential address and lets the multiplication module read the element in a 2<sup>n</sup> x 2<sup>n</sup> matrix.
- C. The multiplication module performs pipelined, it will continuing generating the result, once the first result is generated.
- D. Temp sram stores the elements of the 2<sup>n</sup> x 1 matrix generated by the multiplication module. Therefore, it need temp input address generator, and temp output address generator tp create specific sequence of addresses to let the multiplication module read the element in the 2<sup>n</sup> x 1 matrix, and send out the computation results.
- E. The output address generator generates the corresponding address to send out the computation results multiplication module.

#### 3. Interface Specification


Figure 2 below shows the interface between peripheral devices (i.e., SRAMs and control unit) and the Quantum Emulator hardware module.

Top level design

#### r\_addr [31:0] w\_addr [31:0] r\_dat\_out [127:0] w addr [31:0] w dat in [127:0] w dat in [127:0] write\_er write\_en Input **SRAM SRAM Quantum Emulator** r\_addr [31:0] w\_addr [31:0] r addr [31:0] w\_addr [31:0] r\_dat\_out [127:0] r dat out [127:0] Temp | write\_en Operator SRAM I **SRAM** Reset\_b DUT\_run clock DUT\_busy

Figure 2. Top level design hardware interface.

The peripheral device contains a input SRAM storing the initial state vector, a operator SRAM for storing the operator matrix, a output SRAM saving the computation results from Quantum Emulator, and a temp SRAM saving the computation results from Quantum Emulator which will be used as a new input to multiply with operator.






Figure 3. SRAM interface timing diagram.

Table 1. Global signals

Name	Source	Width	Description	
clock	Clock source	1	Global clock signal	
reset_b	Reset source	1	Global reset signal, active LOW.	
DUT_valid	Control source	1	Signal for Ready to run, active HIGH	
DUT_ready	Quantum Emulator	1	Ready for a new run to start, active LOW.	

**Table 2. Input SRAM channel signals** 

			0
Name	Source	Width Description	
input_sram_read_address	Quantum	32	Address of read matrix
	Emulator source		
input_sram_read_data	Input SRAM	128	Read data from Input SRAM.

**Table 3. Operator SRAM channel signals** 

Name	Source	Width	Description
operator_sram_read_addr	Quantum	32	Address of weights matrix
ess	Emulator source		
operator_sram_read_data	Weights SRAM	128	Read data from Operator
_	_		SRAM.

**Table 4. Output SRAM channel signals** 

Name	Source	Width	Description
output_sram_write_enabl	Quantum	1	Enable the write function.
e	Emulator source		
output_sram_write_addre   Quantum		32	Address of output matrix
ss	Emulator source		
output_sram_write_data Quantum		128	Write data to Output SRAM.
	Emulator source		

**Table 5. Temp SRAM channel signals** 

Name	Source	Width	Description
temp_sram_write_enable	Quantum	1	Enable the write function.
	Emulator source		
temp_sram_write_addres	Quantum	32	Address of output matrix
S	Emulator source		
temp _sram_write_data		128	Write data to Temp SRAM
	Emulator source		
temp_sram_read_address	Quantum	32	Address of read matrix
	Emulator source		
temp _sram_read_data	temp SRAM	128	Read data from Temp
			SRAM.

### 4. Technical Implementation




Figure 4. State machine diagram.

Figures 4 demonstrate the implementation structure and state machine diagram. The hardware will continuing read the data from input SRAM, and operator SRAM, the elements obtained from these two SRAM will be calculating in next cycle, in the next cycle the following elements will be obtained. Therefore, we can start process the calculation earlier, even though the former calculation is processing. After finishing the calculation of all the elements in the first row of the operator matrix, we add up these results, and will obtain the first element of the  $2^n \times 1$  matrix which will be saved in temp SRAM. If all the elements in the operator matrix are multiplied, we will get a new  $2^n \times 1$  matrix saved in temp SRAM, Hence, the temp SRAM will replace input SRAM and will be new input multiplying with the following operator matrix. In the end, when we are multiplying the final matrix, the result will be sent out to the output SRAM.

#### 5. Verification

After multiplying all of the operator matrices with the 2<sup>n</sup> x 1 input matrix, the test bench will compare the final result storing in the Output SRAM, and indicate whether it is match to the golden output. The test result from the testbench can been seen in the ModelSim terminal or in the result log file.

```
VSIM 7> run

# INFO: number of testcases: 4

# +CLASS+464

# INFO: DONE WITH RESETING DUT

# INFO: ####### Running Test: 1 #######

# INFO: Reading memory file: ../inputs/input1/test1 B.dat

# INFO: Reading memory file: ../inputs/input1/test1 A.dat

# INFO: reading ../inputs/output1/test1 C.dat

# INFO: Number of cases : 2

# INFO: Number of passed cases : 2

# INFO: presentage passed : 100.00

# INFO: Test: 1, Result: 100.00
```

Figure 5. The test results from testbench output in ModelSim terminal.

```
RESULTS.log
1 # INFO: Test: 1, Result:
                            100.00
2 # INFO: Test: 2, Result:
                             100.00
3 # INFO: Test: 3, Result:
                             100.00
4 # INFO: Test: 4, Result:
                             100.00
5 # INFO: Test: 5, Result:
                             100.00
6 # INFO: Test: 6, Result:
                             100.00
7 # INFO: Test: 7, Result: 100.00
8 # INFO: Finial Results
                             : 100.00
9 # INFO: Finial Time Result
                                  : 28860 ns
10 # INFO: Finial Cycle Result
                                 : 2886 cycles
11
```

Figure 6 The test4 results from testbench output in result log file.

#### 6. Results Achieved

Table 6 below lists the cell area, throughput, and performance index. As you can see, when the clock period sets 20 ns, the total delay is 31320 ns. Furthermore, the total cell area of this design setting is 94420.9567 um², and the performance index is 3.38150357e-10

Tah	6	Final	resul	te
1 411	IC U.	T'IIIAI	1 65111	1.5

	_ 0.0 00.0
Item	Test6
Clock period (ns)	20
Latency (cycles)	1566
Delay (ns)	31320
Cell area (um²)	94420.9567
Delay * Cell area	2957264363.844
Performance = 1 / (Delay	3.38150357e-10
* Cell area)	

Figure 7, 8, and 9 show the synthesize final report with best performance in cell area, timing\_max\_slow, and timing\_min\_fast.

	DLH_X1	NangateOpenCellLi	brary_PDKvl_ 2.9260 n	2_ <b>v</b> 2008_10	D_slow_nldm
Total 61680 cells 1		9	4420.9567		
Figure 7.  U71014/ZN (OAI22_X1)  U71015/ZN (NAND2_X1)  U71016/ZN (NOR2_X1)  U71017/ZN (NAND2_X1)  U71032/ZN (NOR2_X1)  U18002/ZN (NAND2_X1)  U71108/ZN (NOR2_X1)  U71109/ZN (XNOR2_X1)  U71110/ZN (AOI22_X1)  U71681/ZN (NOR2_X1)  q_state_input_sram_w  data arrival time		esult from cell_report eg[111]/D (DFF_X2)	0.2522 0.2650 0.1169 0.1527 0.0674 0.5100	17.2977 17.5627 17.6796 17.8323 17.8997 18.4097 18.6023 18.8849 19.4621 19.5906 19.5906	r f r f r f f f
clock clk (rise edge clock network delay clock uncertainty q_state_input_sram_w library setup time data required time	(ideal)	eg[111]/CK (DFF_X2)	20.0000 0.0000 -0.0500 0.0000 -0.3576	20.0000 20.0000 19.9500 19.9500 19.5924 19.5924	r
data required time data arrival time				19.5924 -19.5906	
slack (MET)				0.0018	

Figure 8. The slack result from timing\_max\_slow\_holdfixed report.

Point	Incr	Path
clock clk (rise edge) clock network delay (ideal) counter_2_reg[0]/CK (DFF_X1) counter_2_reg[0]/Q (DFF_X1) U46988/ZN (NOR2_X1) counter_2_reg[0]/D (DFF_X1) data arrival time	0.0000 0.0000 0.0000 # 0.0632 0.0205 0.0000	0.0000 0.0000 0.0000 r 0.0632 r 0.0837 f 0.0837 f 0.0837
clock clk (rise edge) clock network delay (ideal) clock uncertainty counter_2_reg[0]/CK (DFF_X1) library hold time data required time	0.0000 0.0000 0.0500 0.0000 0.0007	0.0000 0.0000 0.0500 0.0500 r 0.0507 0.0507
data required time data arrival time		0.0507 -0.0837
slack (MET)		0.0330

Figure 9. The slack result from timing\_min\_fast\_holdcheck report.

### 7. Conclusions

The result shows this design is a nearly fully functional Quantum Emulator with complex values. if it contains n qubits, it can represent 2\*\*n states. Therefore, the design process the test6 in 1566 cycle with 20 ns clock cycle, and the cell area of this design is 94420.9567 um<sup>2</sup>.

1