

Electrical specification and QC procedures for ITkPixV1.1 modules

Project Document No.: Institute Document No.: Created:24th March 2022 | Page: I of 41

AT2-IP-QA-0025 | Modified: 3rd April 2025 | Rev. No.: 358552bd

Electrical specification and QC procedures for ITkPixV1.1 modules

rev.

https://gitlab.cern.ch/atlas-itk/pixel/module/itkpix-electrical-qc

Abstract

This document describes the electrical specifications for fully assembled pre-production (ITkPixV1.1) modules, and the quality control (QC) testing procedures to be used to verify that the modules meet the electrical specifications. The electrical specifications for the pre-production and production modules are identical, except for the numerical values of the requirements, that will be updated for production based on the experience acquired during pre-production.

Prepared by	Checked by	Approved by
Marija Marjanović Lingxin Meng Timon Heim Elisabetta Pianori		

 $Distribution\ List$

 ATLAS Project Document No.:
 Page II of 41

 AT2-IP-QA-0025
 Rev. No.: 358552bd

History of Changes

Rev. No.	Date	Sections	Description of changes
Draft	01 Apr 2022	All	Git repo
	06 Apr 2022	All	Injection capacitance
1.0	26 Jan 2023	All	Finalise specs and proced-
			ures for release 1
2.0	10 May 2023	All	
2.1	24 Oct 2023	All	
2.2	21 Feb 2024	Powering, Testing Flow	Add sensor operational
			voltages for sensor types
2.2	02 Mar 2024	Appendix	Add PSU specifications from
			RD53A document
2.2	xx Jul 2024	Powering, Testing Flow, cri-	L1 cuts, remove ROSC and
		teria	current cuts post PRR
2.2	26 Aug 2024	All	Clean up code and make
			more readable
2.2	29 Oct 2024	Testing Flow	Remove OVP and USP from
			testing flow
2.2	04 Nov 2024	Appendix	Update multimeter voltage
			precision for currents
2.2.1	12 Dec 2024	Powering, Testing Flow	Add back depletion voltage
			based operational voltage for
			planar sensors as discussed
			with Koji and Richard
2.2.2	11 Mar 2025	Testing Flow	Add core column scan to
			testing flow

ATLAS Project Document No.:	Page III of 41
AT2-IP- QA -0025	Rev. No.: 358552bd

Contents

1	Intr	oduction 1
2	Spe	cifications 1
	2.1	Powering
	2.2	First Power-up
	2.3	Sensor IV
	2.4	Shunt Low Drop Out regulator (SLDO) Qualification
	2.5	Low power (LP) Mode
	2.6	Over-voltage protection (OVP)
	2.7	Under-shunt protection (USP)
	2.8	E-fuses
	2.9	Data Transmission
		2.9.1 Eye diagram
		2.9.2 Link sharing
	2.10	ADC Calibration
	2.11	Vcal Calibration
	2.12	Injection Capacitance
		Analog Readback
		2.13.1 Temperature sensors
		2.13.2 Miscellaneous
	2.14	Pixel Performance
		2.14.1 Minimum Health Test
		2.14.2 Tuning performance
		2.14.3 Pixel Failure Test
		2.14.3.1 Electrical Pixel Failure Test
		2.14.3.2 Full Pixel Failure Test
3	Test	ting Flow 11
Αı	nnen	dix A General Information 13
	-	Visual Inspection of Iref Trim
		Experimental Setup
		A.2.1 Equipment for electrical test
		A.2.2 Readout System
	A.3	Electrical Test
	11.0	A.3.1 Configurations
		A.3.2 Reading VMUX
		A.3.2.1 Example VMUX measurement and analysis
		A.3.2.2 Example IMUX measurement and analysis
		71.5.2.2 Example INFOX ineasurement and analysis 10
$\mathbf{A}_{]}$		dix B Testing Procedure 19
	B.1	First Power-up
	B.2	Sensor IV
		B.2.1 Modules with 3D Sensors
		B.2.2 Modules with Planar Sensors

	ATLAS Project Document No.:	Page IV of 41
	AT2-IP-QA-0025	Rev. No.: 358552bd
Do ADG G III		20
B.3 ADC Calibration		
B.4 Analog Readback		
B.4.1 Voltage Measurements		
B.4.2 Temperature Measurements .		
B.4.3 VDDA/D vs Trim		22
B.4.4 Ring Oscillators		22
B.5 SLDO Qualification		22
B.6 Vcal Calibration		23
B.7 Injection Capacitance		24
B.8 Low power (LP) Mode		24
B.9 Over-voltage protection (OVP) (Remov	ved from testing procedure)	25
B.10 Undershunt Protection (Removed from	testing procedure)	25
B.11 Pixel Performance		26
B.11.1 Minimum Health Test		26
B.11.2 Tuning performance		26
B.11.3 Pixel Failure Test		27
B.11.3.1 Electrical Pixel Failure	e Test	27
B.11.3.2 Full Pixel Failure Test		27
B.12 VMUX complete table		27
Appendix C Device Specifications		29
C.1 PSU		29
List of Acronyms		i
Bibliography		iii

ATLAS Project Document No.:	Page 1 of 41
AT2-IP-QA-0025	Rev. No.: 358552bd

1 Introduction

This document describes the electrical specifications for fully assembled pre-production (ITkPixV1.1) modules, and the quality control (QC) testing procedures to be used to verify that the modules meet the electrical specifications.

The electrical specifications for the pre-production and production modules are identical, except for the numerical values of the requirements, that will be updated for production based on the experience acquired during pre-production.

Pre-production and production modules use different version of the ASIC: version ITkPixV1.1 for pre-production and version ITkPixV2 for production.

ITkPixV1.1 implements a fix for a bug in the time-over-threshold (ToT) memory discovered when the first ITkPixV1.0 chips were tested. This fix reduces the ToT to a binary output, hence limiting the ability to test some of the properties of this part of the chip. The test that will be needed for ITkPixV2 ToT circuit that can't be performed with ITkPixV1.1 are listed in this document.

The powering behaviour of the triplet/quad modules are driven by the components placed on the hybrid. These components control the share of current between the analog and the digital domain in each chip (and hence the effective resistance of the chips) and the offset voltage of the V-I curve for normal and low-power mode. The values of these components are extracted from on complex simulations that rely on the chip current consumption in operation and chip-to-chip variations to maximize module yield while minimizing the power dissipated by the modules. Hence, the large statistics of pre-production modules will provide useful information on some of the assumptions of the simulation, and will inform the final values of these components for production. The pre-production modules will also provide a better understanding of the noise and defects of the modules, and will be used to update the criteria used in wafer-probing to grade chips as green in time for production.

In the main part of this document the technical specifications are given and in the appendices are procedures for testing and technical details for developers.

⁹ 2 Specifications

2.1 Powering

- This section provides the list of tests and the criteria to be used to select good modules.
- The details about the procedures on how to perform the measurement are detailed in Appendix B.
- For each chip, 3 different configuration files are needed:
 - warm temperature: based on values from waferprobing, specific to the type of module
 - cold temperature: based on values from waferprobing, specific to the type of module. Needs different analog-to-digital converter (ADC) calibration from the warm temperature config. After tuning, it will be different wrt to warm temperature config.

44

45

46

47

48

49

50

51

52

53

54

56

57

58

61

62

63

64

65

66




Figure 1: Probe Vin on the power adapter card.

• low power (LP) configuration

Section A.3.1 list the parameters in the config files that are changed for the different configurations. Make sure to use the correct config file for the type of module under test (L0/triplet, L1 or L2-L4).

The sensor tile has to be reverse biased at the operational voltage to ensure over-depletion for all electrical tests (except for the first power-up which is meant to be a quick check). The jumper GND-HV_RET on the power adapter board, shown in Fig. 1, should be closed. These values below are the operational voltages for the corresponding sensor types [1] to be used throughout electrical testing. Between the voltage based on the full depletion voltage V_{fd} and the fixed value, the more convenient one can be used.

• 3D sensor: 10 V• $100 \,\mu\text{m}$ planar sensor: $V_{fd} + 50 \,\text{V}$ or $80 \,\text{V}$ • $150 \,\mu\text{m}$ planar sensor: $V_{fd} + 50 \,\text{V}$ or $120 \,\text{V}$

2.2 First Power-up

- Goal: check minimal functionality of the module
- Pass criteria: Vin is within expected range (see Table 1)

Power up the module with the nominal input current and measure Vin using a multimeter. The nominal current to be used depends on the type of module being powered. See Table 1 for the value of nominal current for different types of modules. To measure Vin, probe with a multimeter as described in Fig. 1. Use a separate multimeter and do not connect any sense line to the power supply. The measured value of Vin needs to satisfy the requirement in Table 1 to pass this test. The expected value of Vin measured on the adapter card needs to take into account the roundtrip voltage drop from the adapter card to the module and back. This was measured to be $0.045\,\Omega$ for quads using the 15 cm long power pigtail [?] and 0.040 for triplets using the 15 cm power pigtail [2].

2.3 Sensor IV

• Goal: ensure that the sensor leakage current as a function of the bias voltage (IV) is within specs defined in the module specs [3]

ATLAS Project Document No.:	Page 3 of 41
AT2-IP-QA-0025	Rev. No.: 358552bd

type of module	RextA $[\Omega]$	RextD $[\Omega]$	I _{in} /FE chip [A]	nominal Vin [V]
L0/triplets	511	407	1.85	$(1.498 \mathrm{V} + 1.85 \mathrm{A} * 3 * 0.040 \Omega) \pm 0.038 \mathrm{V}$
L1	732	549	1.65	$(1.488 \mathrm{V} + 1.65 \mathrm{A} * 4 * 0.045 \Omega) \pm 0.038 \mathrm{V}$
L2-L4	866	590	1.47	$(1.493 \mathrm{V} + 1.47 \mathrm{A} * 4 * 0.045 \Omega) \pm 0.038 \mathrm{V}$

Table 1: Nominal input current and voltage values for different types of modules in more details.

Pass criteria [3]:

69

70

71

72

73

75

76

77

78

79

80

81

82

83

84

85

87

89

90

91

97

98

99

100

- Maximum sensor leakage current increase compared to that measured on the bare module at bare module reception: factor of 2 for both 3D and planar.
- The absolute sensor leakage current for
 - 3D at $V_{depl}+20 V$: less than $5.0 \,\mu A/cm2$
 - planar at V_{depl} +50 V: less than 1.5 μ A/cm2
- Maximum reduction in the breakdown voltage compared to that measured at sensor reception
 - 3D: 10 V
 - planar: If the breakdown voltage measured at sensor reception is $>200\,\mathrm{V}$ then the final module breakdown voltage must be $>200\,\mathrm{V}$, otherwise the change of the breakdown voltage compared to the bare module sensor acceptance test: $<10\,\mathrm{V}$
- The absolute breakdown voltage
 - $-3D: V_{\rm depl} + 20 V$
 - planar: $> V_{depl} + 70 V$

Sensor IV has to be measured both warm and cold in a **dark** environment with RH<50%. Specifications for sensor characteristics are only defined for warm temperature (20°C). Both warm and cold measurements will be analysed against the specifications at 20°C, where the warm IV will be normalised to 20°C while the cold will not. We do not expect any failure mode that does not occur at high temperatures but only occurs at low temperatures. Under normal circumstances, only the warm IV will be considered for the overall module grading, while the pass/fail of the cold IV will not contribute. This is because at low temperatures, the leakage current of the sensor might be below the sensitivity of the measuring instrument. Despite this possibility, IV should still be measured at low temperatures. If breakdown is observed during a cold IV, the increased sensor leakage current will become detectable to the measuring instrument.

2.4 Shunt Low Drop Out regulator (SLDO) Qualification

• Goal: check that after configuration all the front-end (FE) chip internal values are within normal operational range; verify the performance of the SLDO

Pass criteria:

• All internal voltages at the nominal current are within expected range (see Table 2)

104

105

106

107

108

109

110

114

115

116

117

- All internal currents at the nominal current are within expected range (see Table 3)
- VinA and VinD agree within 0.05 V
- The Analog and digital shunt currents are higher than a minimal value (see Table 4)
- The input voltage Vin as a function of the input current Iin for SLDO (VI) curve is linear, and follows the prediction (see Table 5) ¿¿¿¿¿¿; master

This test should be performed at both warm and cold temperatures. Power on the module at nominal current, configure each chip with the warm configuration file associated with module type, and measure all internal currents/voltages using VMux (see Appendix B.5 for detailed explanations). Repeat at low temperature. Since the analog and digital parts are powered in parallel, VinA and VinD should be identical. If they do not agree within 0.01V, the chip fails this test. If the values of the internal current/voltages of all FE chips do not fall in the expected range, the module failed this test. To guarantee that enough analog and digital current overhead is available during operation, the analog and digital shunt currents during testing have to be higher than the values given in Table 4. The overhead is defined as $I_{in}A - I_{in}A - I_{in}A$ for analog and $I_{in}D - I_{in}D - I_{in}D$ for digital.

type of module	RextA $[\Omega]$	RextD $[\Omega]$	I _{in} /FE [A]	VDDA/D [V]	VinA/D [V]	Voffs [V]
L0/triplets	511	407	1.85	1.2 ± 0.01	$1.498^{+0.038}_{-0.035}$	1.1 ± 0.011
L1	732	549	1.65	1.2 ± 0.01	$1.488^{+0.038}_{-0.035}$	0.990 ± 0.011
L2-L4	866	590	1.47	1.2 ± 0.01	$1.493^{+0.038}_{-0.035}$	0.990 ± 0.011

Table 2: Nominal values for internal voltages

type of module	RextA $[\Omega]$	RextD $[\Omega]$	I _{in} /FE chip [A]	$I_{in}A$ [A]	$I_{in}D$ [A]	IRef $[\mu A]$
L0/triplets	511	407	1.85	0.81905 ± 0.0313	1.02835 ± 0.0537	4 ± 0.3
L1	732	549	1.65	0.70766 ± 0.0270	0.94354 ± 0.0489	4 ± 0.3
L2-L4	866	590	1.47	0.59665 ± 0.0294	0.87575 ± 0.0383	4 ± 0.3

Table 3: Nominal values for internal currents, with target/minimal overhead during operation of 10%/1% for analog and 20%/10% for digital.

type of module	RextA $[\Omega]$	RextD $[\Omega]$	I _{in} /FE chip [A]	IshuntA [A]	Overhead(A)	IshuntD [A]	Overhead(D)
L0/triplets	511	407	1.85	0.0691 - 0.0613	1%	0.3463 - 0.0809	10%
L1	732	549	1.65	0.0597 - 0.0529	1%	0.2615 - 0.0762	10%
L2-L4	866	590	1.47	0.0566 - 0.0510	1%	0.1938 - 0.0656	10%

Table 4: Chip shunt current and overhead while testing, with target/minimal overhead during operation of 10%/1% for analog and 20%/10% for digital, assuming input current and Rext as in Table 2.

Perform a VI scan of the module following the procedure in Appendix B.5. Perform the VI scan using the config corresponding to module type. Perform it both warm and cold. To determine if the VI curve is linear, compare the value of Vin measured via VMUX with the expected value V_{theory} . Vin in this case is defined as the average value of VMUX with the expected value V_{theory} .

VinA and VinD for a given I_{in} . The expected value V_{theory} is calculated with the following formula, as a function of I_{in} :

$$V_{theory}(I_{in}) = R_{eff} \cdot I_{in} + Vofs,$$

where

$$R_{eff} = \frac{1}{\frac{kA}{RextA} + \frac{kD}{RextD}},$$

where kA and kD are taken from waferprobing, RextA and RextD are the SLDO resistor loaded on the flex, and Vofs is taken from Table 2. The VinA and VinD measured via VMux needs to satisfy

$$||V(I_{\rm in}) - V_{\rm theory}(I_{\rm in})||_2 = \sqrt{\frac{1}{N} \sum_{i=1}^{N} (V(I_{\rm in}{}^i) - V_{\rm theory}(I_{\rm in}{}^i))^2} < 0.035V$$

25 for each value of the input current, for each chip for the module to pass this test.

type of module	RextA $[\Omega]$	RextD $[\Omega]$	Threshold
L0/triplets	511	407	$ V(I_{\rm in}) - V_{\rm theory}(I_{\rm in}) < 0.035V$
L1	732	549	$ V(I_{\rm in}) - V_{\rm theory}(I_{\rm in}) < 0.035 V$
L2-L4	866	590	$ V(I_{\rm in}) - V_{\rm theory}(I_{\rm in}) < 0.035V$

Table 5: Requirements for SLDO

2.5 Low power (LP) Mode

• Goal: verify functionality of the LP mode for the nominal LP current

Pass criteria:

128

130

131

132

134

135

136

- Vin and Voffs within specification
- Digital current within specification
- The analog and digital shunt currents (IshuntA/IshuntD) are non-zero
- The LP digital scan when run has to return a histogram to check if there is connectivity.

type of module	$RIoff_{LP} [\Omega]$	RextA $[\Omega]$	RextD $[\Omega]$	I _{in} ^{LP} /FE chip [A]	VinA ^{LP} / VinD ^{LP} [V]	$V_{\text{offs}}^{\text{LP}} [V]$
L0/triplets	7060	511	407	0.542	$1.493 \pm TBD$	$1.383 \pm TBD$
L1	8450	732	549	0.528	$1.493 \pm TBD$	$1.340~\pm TBD$
L2-L4	8200	866	590	0.503	$1.494 \pm TBD$	$1.329 \pm TBD$

Table 6: Nominal values for internal voltages and currents for the LP mode. Tolerances to be updated.

When the module is powered with LP nominal current given in Table 6 (depending on the layer), the values of VinA, VinD and Voffs in the LP mode should be in the ranges given in Table 6, while the ranges of accepted internal currents are given in Table 7. See Appendix B.8 for detailed measurement explanations.

ATLAS Project Document	No.: Page 6 of 41
AT2-IP-QA-0025	Rev. No.: 358552bd

140

141

142

148

149

150

151

154

type of module	RextA $[\Omega]$	RextD $[\Omega]$	IinA ^{LP} /FE chip [A]	IinD ^{LP} /FE chip [A]	IshuntA ^{LP} /FE chip [A]	IshuntD ^{LP} /FE chip [A]
L0/triplets	511	407	$0.242 \pm TBD$	0.30 ± 0.02	0.092	0.050
L1	732	549	$0.228 \pm TBD$	0.30 ± 0.02	0.078	0.050
L2-L4	866	590	$0.203 \pm TBD$	0.30 ± 0.02	0.053	0.050

Table 7: Nominal values for internal currents per FE chip in the LP mode. Tolerances to be updated.

2.6 Over-voltage protection (OVP)

• Goal: verify functionality of the OVP mechanism

Pass criteria:

- for a given current |Vin(theory) Vin(measured)| > 0.040 V
- total current is less than what is being put in by the power supply (PS): IinA+IinD < IinPS

When powered in LP mode using the currents given in Table 8 the measured voltages should be in the ranges given in Table 8. See Appendix B.9 for detailed measurement explanations.

type of module	Iin ^{PS} /FE chip [A]	Vin (theory) [V]	VrefOVP [V]	Vin (measured) [V]
L0/triplets	TBD	2.1	< 2.05	VrefOVP
L1	TBD	2.1	< 2.05	VrefOVP
L2-L4	1.75	2.1	< 2.05	VrefOVP

Table 8: Input current and input voltage, and expected values of VrefOVP.

type of module	Iin/FE chip [A]	IinA [A]	IinD [A]
L0/triplets	TBD	TBD	TBD
L1	TBD	TBD	TBD
L2-L4	1.75	0.71	0.95

Table 9: Input current and expected values of internal currents.

2.7 Under-shunt protection (USP)

• Goal: verify functionality of the USP mechanism (we can only test steady state)

Pass criteria:

- Vin is unchanged when the under-shunt protection mechanism is triggered
- VrefD/A, VDDD/VDDA and IshuntD/A values change when the under-shunt protection mechanism is triggered in the digital/analog domain

 152

The expected change in internal voltages (currents) when USP is triggered according to the procedure described in Appendix B.10 is shown in Table 10 (11).

ATLAS Project Document No.:	Page 7 of 41
AT2-IP-QA-0025	Rev. No.: 358552bd

type of module	RextA $[\Omega]$	RextD $[\Omega]$	I _{in} /FE chip [A]	$\Delta VDDA [V]$	$\Delta VDDD[V]$	$\Delta VinA[V]$	$\Delta VinD [V]$	$\Delta VrefA [V]$	$\Delta VrefD[V]$
L0/triplets	511	407	TBD	$TBD \pm TBD$	$TBD \pm TBD$	$TBD \pm TBD$	$TBD \pm TBD$	$TBD \pm TBD$	$TBD \pm TBD$
L1	732	549	0.528	0.125 ± 0.075	0.125 ± 0.075	0.0 ± 0.005	0.0 ± 0.005	0.09 ± 0.06	0.09 ± 0.06
L2-L4	866	590	0.503	0.125 ± 0.075	0.125 ± 0.075	0.0 ± 0.005	0.0 ± 0.005	0.09 ± 0.06	0.09 ± 0.06

Table 10: Expected decrease in internal voltages when USP is triggered.

type of module	RextA $[\Omega]$	RextD $[\Omega]$	I _{in} FE chip [A]	$\Delta { m IinA[A]}$	$\Delta \text{IinD [A]}$	ΔIshuntA [A]	Δ IshuntD[A]
L0/triplets	511	407	TBD	$TBD \pm TBD$	$TBD \pm TBD$	$TBD \pm TBD$	$TBD \pm TBD$
L1	732	549	0.528	0.0 ± 0.005	0.0 ± 0.005	0.075 ± 0.025	0.075 ± 0.025
L2-L4	866	590	0.503	0.0 ± 0.005	0.0 ± 0.005	0.075 ± 0.025	0.075 ± 0.025

Table 11: Expected decrease in internal currents when USP is triggered.

2.8 E-fuses

• Goal: E-fuse is written correctly and readable

158 Pass criteria:

157

159

160

161

163

164

165

166

168

169

170

171

172

173

• Read e-fuse register and compare to correct value.

While it does not impact operation if the e-fuse is not correctly written or readable and e-fuses are not radiation tolerant, during the production and early commissioning phase e-fuses are a vital tool to map out which front-end chips are connected where.

2.9 Data Transmission

2.9.1 Eye diagram

• Goal: Data-link quality is sufficient for operation in the detector system with full services and connected to Low Power GigaBit Transceiver (lpGBT)

167 Pass criteria:

- In the eye diagram measured with all data links from a module, the eye width and eye height have to satisfy the criteria of Table 12.
- The eye diagram height shall be measured with two different CmlTapBias0 1 settings to observe the correct function of the CML current setting.

parameter	min. value	comment
eye width [ns]	0.7	90% open
eye height [mV]	500	

Table 12: Requirements for Eye diagram under nominal settings

As eye diagram measurements on the module level will be performed with temporary services, the pass criteria for the eye are a proxy for what is expected if a module which passes these criteria will correctly work within the detector system with full services and connected to an lpGBT.

	ATLAS Project Document No.: AT2-IP-QA-0025	Page 8 of 41 Rev. No.: 358552b	\overline{d}
2.9.2 Link sharing			176
• Goal: Ensure that chip to chip communic with margin	eation within a module is	, , ,	177 178
Pass criteria:			179
• In a specialized test which occupies the data shall be lost	ata links to 100% with da		180 181
• Test all possible chip to chip data transmiss ting on two lanes to 2 primary chips and 3 s to 1 primary chip)	,	ng on one lane	182 183 184
• Test potential failure modes (chip defect of loosing one lane)	or wirebond defect which		185 186
Many other chip parameters have been measured Ideally, these values can be used directly on the month on a module agree well with the wafer probing data	nodule, if the same parame	ters measured	187 188 189
• Goal: During pre-production we want to cromeasurements done at wafer probing with order to determine which measurements can	measurements taken on the	he module, in	190 191 192
2.10 ADC Calibration			193
• Goal: Cross-check and update the ADC call help of an external multimeter. The calibra all internal voltages and currents without the	ated ADC then can be use	ed to measure	194 195 196
Pass Criteria			197
 Calibration Slope = (0.187 ± 0.037) mV/lea Calibration Offset = (11 ± 20) mV Calibration Linearity = (0 ± 4) mV 	ast significant bit (LSB)		198 199 200
See Appendix B.3 for detailed calibration explana	ations.		201
2.11 Vcal Calibration			202
• Goal: Cross-check and update the Vcal cali Vcal is the internal calibration voltage used		- 0	203 204
Pass Criteria			205
 Calibration Slope (large range) = (0.2 ± 0.0 Calibration Offset (large range) = (-3 ± 20 	,		206 207

See Appendix B.6 for detailed calibration explanations.

• Calibration Linearity = $(0 \pm 4) \,\text{mV}$

• Small Range Slope/Large Range Slope = (50 ± 1) %

210

ATLAS Project Document No.:	Page 9 of 41
AT2-IP-QA-0025	Rev. No.: 358552bd

Injection Capacitance 2.12

• Goal: Cross-check and update the injection capacitance measured at wafer probing. 212 This capacitance is used to calculate the injected charge used for chip tuning.

Pass Criteria

213

214

215

218

226

231

232

233

234

- Injection capacitance = (7.87 ± 1.13) fF
- See Appendix B.7 for detailed calibration explanations.

2.13Analog Readback 217

- Goal: Read back and verify all chip internal voltages and currents.
- See Appendix B.4 for detailed explanations.

2.13.1Temperature sensors 220

Pass Criteria 221

- Chip negative temperature coefficient (NTC) (T_{ChipNTC}) and External NTC should 222 match with ± 2 °C 223
 - Temperature of the metal-oxide-semiconductor (MOS) sensors = $(T_{ChipNTC} + 3 \pm$ 5) °C
 - Temperature of the Poly sensors = $(T_{ChipNTC} + 3 \pm 8)$ °C
- See Appendix B.4.2 for detailed explanations.

2.13.2Miscellaneous

Pass Criteria

- GADC : (0.824 ± 0.082) V 230
 - VcalDac : (0.828 \pm 0.083) V
 - AnaGND30 : (0.023 ± 0.002) V
 - VrefCore : (0.464 ± 0.046) V
 - VrefOVP : (1.965 ± 0.196) V
- VrefA : (0.573 ± 0.057) V 235
- VrefD : (0.568 ± 0.057) V 236

Pixel Performance 2.14237

The number of pixels is 153600 (384 rows \times 400 columns) in one chip (614400 in a 238 quad). A full tuning procedure should be performed at both warm and cold temperatures 239 (using different configuration files). Bad pixel classification is performed using the cold 240 temperature configuration. 241

Total percentage of failed pixels is 1%, and this is after all detector construction steps (including loading). See Appendix B.11 for detailed explanations.

ATLAS Project Document No.:	Page 10 of 41
AT2-IP-QA-0025	Rev. No.: 358552bd

245

247

248

249

250

251

252

253

256

257

260

261

262

263

264

265

266

267

268

269

271

272

274

275

277

278

2.14.1 Minimum Health Test

• Goal: Minimal set of scans to check functionality of chip in between stages.

• Pass criteria:

- Total number of failing pixels in digital and analog scan is less than 0.1%, where a failure is defined as the number of hits in a pixel being \pm 2 of the number of injections.
- The number of failing s-curve fits in a threshold scan (threshold = 0) is less than 1%.
- The number of pixels with excessive noise (mean noise from threshold scan < 200e (L0) or < 300e (L1/L2)) is less than 1%.

This test serves as a very fast crosscheck of the functionality of a chip. It will not be possible to determine any pixel specific count from this test, but it will identify gross defects.

2.14.2 Tuning performance

- Goal: Check that a tuning was overall successful and the chip behaves as expected.
- Pass criteria:
 - Untuned mean threshold is 2000e \pm 500e.
 - Untuned number of pixels failing a s-curve fit (threshold = 0) is less than 1%.
 - Untuned (all TDACs = 0) threshold dispersion (RMS) is less than 400e.
 - Tuned mean threshold is $1000e \pm 100e$
 - Tuned threshold dispersion (RMS) is less than 50e.
 - Tuned mean ToT response is 7 ± 1 bc for L0 or 7 ± 1 bc for a test charge of 6000e.
 - Tuned ToT dispersion is less than 1 bc for a test charge of 6000e.
 - Tuned mean TDAC is 0 ± 1 .
 - Tuned TDAC dispersion (RMS) is 10.5 ± 2 .

This test serves to determine if the overall "tune-ability" of the chip is consistent with expectations. Outliers could indicate that the specific chip has less dynamic tuning range or can't be tuned as well as other chips in the detector.

This test also serves as a container to store the chip configurations post tuning for future use.

2.14.3 Pixel Failure Test

To accurately account for the bad pixels, the results of the digital and analog scan are taken after full tuning of the module as it is possible that the analog scan reports some pixels as bad which might come from them just being far from ideal tuning.

ATLAS Project Document No.:	Page 11 of 41
AT2-IP-QA-0025	Rev. No.: 358552bd

2.14.3.1 Electrical Pixel Failure Test Bad pixels include digital dead, digital bad, analog dead, analog bad, and noisy pixels. Criteria for pixels to fall in each of these categories are given in Table 13. The categories are mutually exclusive and each bad pixel can only fall into one of the categories. The order of the categories is such that the highest level pixel functionality is tested and categorised first. E.g. if the digital part of a pixel fails, there is no way to make any statement about the analog behaviour, thus the pixel counts as digitally dead/bad and is excluded from any further categorisation. The percentage of bad pixels is required to be less that 0.1% after module assembly.

Failure	Scan type	Criteria
Digital Dead	Digital Scan	Occupancy<1% of injections
Digital Bad	Digital Scan	Occupancy<98% or>102% of injections
Analog Dead	Analog Scan	Occupancy<1% of injections
Analog Bad	Analog Scan	Occupancy<98% or>102% of injections
Tuning Bad	Threshold Scan	Pixel threshold - Mean threshold distribution $> 5 \times 40e^*$ [4]
High ENC	Threshold Scan	Mean pixel noise $> 200e$ (L0) or $> 300e$ (L1/L2)
Noisy	Noise Scan	Occupancy> 10^{-6} hits per BC
ToT Memory Failure	ToT Memory test	Occupancy <100% of injections

Table 13: Electrical pixel failure categories

2.14.3.2 Full Pixel Failure Test The full pixel failure test will aim to measure in addition to the electrical failure modes described above if a pixel is connected to the sensor element. The various methods and criteria for identify disconnected and merged bumps are listed in Table 14.

Scan type	Criteria
Disconnected bump Scan	Occupancy<50% of injections
Source scan (self-trigger)	Occupancy<10 hits
Zero-bias scan	-
Margad hump gaan	Occupancy>50% of injections
Merged bump scan	and neighboring another failing pixel

Table 14: Disconnected bump failure categories

If source scan data is present, pixels failing either the disconnected bump scan or the source scan are considered disconnected. If source scan data is not present, pixels failing the disconnected bump scan are considered disconnected. The zero-bias scan data is currently not used to determine if a bump is disconnected.

According to Ref. [3] the number of disconnected / merged bumps allowed is 600 (0.39%) per chip after thermal cycling.

3 Testing Flow

Prepare the experimental setup! See Section A.2.

 ATLAS Project Document No.:
 Page 12 of 41

 AT2-IP-QA-0025
 Rev. No.: 358552bd

Non-electrical test: Visual Inspection	299
Electrical test	300
- First power-up (without data acquisition (DAQ) to check power consumption)	301
- Module sensor leakage current as a function of the bias voltage (IV) without LV	302 303
- (Apply operational voltage to the sensor for all following tests)	304
* 3D sensor: 10 V * $100 \mu\text{m}$ planar sensor: $V_{fd} + 50 \text{V}$ or 80V * $150 \mu\text{m}$ planar sensor: $V_{fd} + 50 \text{V}$ or 120V	305 306 307
– Eye Diagram	308
- Core column scan	309
- ADC Calibration and update chip configurations	310
- Analog Readback and update chip configurations	311
- SLDO Qualification	312
 Vcal Calibration and update chip configurations 	313
 Injection Capacitance and update chip configurations 	314
- Low Power Mode	315
- Data Transmission incl. data merging (link sharing)	316
- Minimum Health Test	317
- Tuning	318
- Pixel Failure Analysis	319

The recommended tools to be used for module QC can be found in Inner Tracker (ITk) Pixel Module git repository [5]. The module connectivity and chip configuration files are generated with the database tools [6] using the data from the production database. It is recommended to use the measurement tools [7] to perform QC measurements. Appendix B provides some details on how to take the measurements. To guarantee that the module grading is done uniformly at all sites, common analysis tools were developed. They can be found in Module QC Analysis Tools [8]. After each calibration measurement (ADC Calibration, Analog Readback, Vcal calibration and injection capacitance), the result of the analysis should be used to update the chip config. To do this, tools are provided in the Module QC Analysis Tools.




Figure 2: Iref Trim

A General Information

A.1 Visual Inspection of Iref Trim

Make sure that the Iref trim bonds are bonded according to wafer probing data. Iref trim bit can be found in the ITk Production Database. Fig. 2 show how the wirebonds should be bonded for each trim value.

35 A.2 Experimental Setup

336 A.2.1 Equipment for electrical test

- Low voltage (LV) Power supply
- High voltage (HV) Power supply
- Power adapter card
- Readout adapter card 1 Display Port
- Power pigtail

331

337

342

344

345

346

347

348

349

350

351

352

353

- Power cable of American wire gauge (AWG) 16 or better
- Data pigtail
 - Multimeter (VMUX measurements) [9]
 - The minimum required precision on extracted quantities measured through VMUX and IMUX are listed in Table 15. These values are determined from the precision of the QC selection criteria. The ground value (VMUX 30 and IMUX 63) should be measured with at least the precision of the VMUX/IMUX value from which it will be subtracted.
 - Require min. 5.5 digit resolution (down to $0.1\,\mathrm{mV}$), high input impedance (>1 M Ω), differential input
 - Recommended models: Keithley DMM6500 [10] (1.4 k\$) plus 10-channel multiplexer card (800 \$), Keithley 2100 [11], Keithley 2700 [12] (multiplexer cards available with up to 40 channels) [13]

ATLAS Project Document No	.: Page 14 of 41
AT2-IP-QA-0025	Rev. No.: 358552bd

• NTC readout from the power adapter card

2	_	_

VMUX	Precision	IMUX	Precision
0	1 mV	0	1 mV
1	See Imux column	1	$1~\mathrm{mV}$
2	1 mV	2	$1~\mathrm{mV}$
3	$100 \ \mu V$	3	$1 \mathrm{\ mV}$
4	$100 \ \mu V$	4	$1~\mathrm{mV}$
7	$1 \mathrm{\ mV}$	5	$1~\mathrm{mV}$
8	$1 \mathrm{\ mV}$	6	$1 \mathrm{\ mV}$
14	1 mV	7	$1 \mathrm{\ mV}$
16	$1 \mathrm{\ mV}$	8	$1 \mathrm{\ mV}$
18	$1 \mathrm{\ mV}$	10	$100 \ \mu V$
30	Ground	11	$100 \ \mu V$
31	1 mV	12	$1 \mathrm{\ mV}$
32	$100 \ \mu V$	13	$1 \mathrm{\ mV}$
33	$100 \ \mu V$	14	$1 \mathrm{\ mV}$
34	$100 \ \mu V$	15	$1 \mathrm{\ mV}$
35	1 mV	16	10 mV
36	$100 \ \mu V$	17	$1 \mathrm{mV}$
37	$100 \ \mu V$	18	$1 \mathrm{mV}$
38	$100 \ \mu V$	19	$1 \mathrm{mV}$
39	$1 \mathrm{\ mV}$	20	$1 \mathrm{\ mV}$
		21	$1 \mathrm{mV}$
		22	$1 \mathrm{mV}$
		23	$1 \mathrm{mV}$
		24	$1 \mathrm{mV}$
		25	$1 \mathrm{\ mV}$
		28	$1 \mathrm{\ mV}$
		29	$1 \mathrm{\ mV}$
		30	$1 \mathrm{\ mV}$
		31	$1 \mathrm{mV}$
		63	Ground

Table 15: Minimum required precision on multimeter for voltages read through the VMUX and IMUX.

A.2.2 Readout System

35

Readout adapter card version v1.5 should be used. Make sure that the card has correct surface-mount device (SMD) components loaded (**need reference**). 357

Use the latest tagged YARR version found at this link https://gitlab.cern.ch/YARR/YARR. Table 16 shows the firmware (FW) and controller config to be used. Use the 1.28 GHz ³⁶⁰ firmware which corresponds to your PCIe. ³⁶¹




Figure 3: Config of the data adapter card. The VMUX output of the 4 chips are shorted on the backside. The Module GND should be connected to the DAQ_CMD GND via a jumper wire. The red jumper connects LowPower En (from the DAQ) and LowPower En Module required for measurements in LP mode and can be left in place for other measurements.

Readout adapter	FW	Controller config
1DP	16×1	specCfg-rd53b-16x1.json

Table 16: Readout adapter card, FW and controller config.

$_{\scriptscriptstyle 2}$ A.3 Electrical Test

A.3.1 Configurations

364

366

367

368

369

370

371

There are different configuration files depending on the layer the module is meant for and if it is low power (LP) config or not and depending on the temperature. These are summerized in Table 17 and Table 18. When testing LP mode and OVP, it should be done with LP config. Normal powering mode should be tested using both default config. Module configs are also different depending on the temperature (one config for warm test and one for cold test). Summary of various testing settings is shown in Table 19.

To generate all the configuration and connectivity files the module-qc-database-tools package should be used following the instruction in the git repository.

	L0 (triplet)	L1	L2-4
DiffPreampL	900	730	550
DiffPreampM	900	730	550
DiffPreampR	900	730	550
DiffPreampT	900	730	550
DiffPreampTL	900	730	550
DiffPreampTR	900	730	550
DiffVff	150	150	60

Table 17: Config differences depending on the layer

ATLAS Project Document No.:	Page 16 of 41
AT2-IP-QA-0025	Rev. No.: 358552bd

375

	Default(example L0)	LP Config
DiffPreComp	350	0
DiffPreampL	900	0
DiffPreampM	900	0
DiffPreampR	900	0
DiffPreampT	900	0
DiffPreampTL	900	0
DiffPreampTR	900	0
EnCoreCol0	65535	0
EnCoreCol1	65535	0
EnCoreCol2	65535	0
EnCoreCol3	65	0

Table 18: Default and LP config differences

	Default config	LP config
Normal powering	✓	X
LP enable	X	✓

Table 19: Configuration summary

A.3.2 Reading VMUX

Table 20 and Table 21 show the signals used for the voltage multiplexer (VMUX) and the current multiplexer (IMUX) (full Tables are given in Section B.12). In order to use any of the multiplexers, the register MonitorEnable: 1 in the chip configuration has to be set. To select monitored values use MonitorI and MonitorV. To select IMUX, the setting 1 (I mux pad voltage) on the VMUX has to be set (MonitorV: 1) together with the chosen IMUX setting (MonitorI:).

	Page 17 of 41
AT2-IP- QA - 0025	Rev. No.: 358552bd

Setting	Selected Input
0	Vref_ADC (GADC)
1	I_mux pad voltage
3	VCAL_DAC/2
4	VDDA/2 from capmeasure
7	VCAL_HI
8	VCAL_MED
30	Ana. GND
31	Vref_CORE
32	Vref_PRE
33	VINA/4
34	VDDA/2
35	VrefA
36	VOFS/4
37	VIND/4
38	VDDD/2
39	VrefD
63	high Z

Table 20: Voltage multiplexer (VMUX) assignments.

Setting	Selected Input
0	IREF main ref. current
10	Capmeasure circuit
11	Capmeasure parasitic
28	Ana. input current/21000
29	Ana. shunt current/26000
30	Dig. input current/21000
31	Dig. shunt current/26000
63	high Z

 ${\bf Table~21:}~{\bf Current~multiplexer~(IMUX)~assignments}.$

ATLAS Project Document No.:	Page 18 of 41
AT2-IP-QA-0025	Rev. No.: 358552bd

A.3.2.1 Example VMUX measurement and analysis For all the VMUX measurements, first subtract the GNDA (VMUX=30) from the VMUX voltage, then apply the multiplicator (can be found in Table 27). To measure VDDA, one does the following:	379 380 381
• Set MonitorV: 34	382
• Measure the voltage from the VMUX pins on the data adapter card.	383
• Set MonitorV: 30 (GNDA)	384
• Measure the voltage from the VMUX pins on the data adapter card.	385
• Subtract the GNDA	386
• Multiply the multiplicator 2	387
$VDDA = (V(\texttt{MonitorV: 34}) - V(\texttt{MonitorV: 30})) \times 2$ (1)	
A.3.2.2 Example IMUX measurement and analysis All IMUX measurements are performed with VMUX setting 1 (I mux pad voltage) and the current is calculated using the $10\mathrm{k}\Omega$ resistor. For example to measure Analog input current (IinA), one does the following:	388 389 390 391
• Set MonitorV: 1 and MonitorI: 28 (Analog Input current - IinA)	392
• Measure the voltage from the VMUX pins on the data adapter card.	393
• Set MonitorV: 1 and MonitorI: 63 (GND)	394
• Measure the voltage from the VMUX pins on the data adapter card.	395
• Subtract the GND	396
• Convert to current using $10 \mathrm{k}\Omega$ [14]	397
• Multiply the multiplicator 21000	398

 $\label{eq:inal_cont} IinA = (V(\texttt{MonitorV: 1} and \texttt{MonitorI: 28}) - V(\texttt{MonitorV: 1} and \texttt{MonitorI: 63}))/10k\Omega \times 21000 \tag{2}$

ATLAS Project Document No.:	Page 19 of 41
AT2-IP-QA-0025	Rev. No.: 358552bd

399 B Testing Procedure

400 B.1 First Power-up

402

403

404

405

406

407

408

409

410

411

425

After connecting the module into the setup, set the 2V compliance (or higher to take into account the voltage drop across the power cables) on the LV power supply. Ideally, the output voltage on the LV power supply unit (PSU) should not be higher than 2.2V including all voltage drops. Therefore, the power cables connecting the PSU and the power adapter card are recommended to be AWG 16 or better, with less than $14.7 \Omega/m$ resistance to minimise the voltage drop. Set a constant current according to the type of the module, as given in Table 22. Do not use sense lines due to problems observed for some power supplies during RD53A testing [15]. Instead, measure Vin at the power adapter card with a multimeter as indicated in Fig. 1. The measured Vin of the module should agree with values given in Table 22. Also measure the resistance and the voltage drop across the power cables and crosscheck with the output voltage of the power supply.

type of module	RextA (Ω)	RextD (Ω)	$I_{in}/module$ (A)	nominal Vin (V)
L0/triplets	511	407	5.55	$1.72_{-0.035}^{+0.038}$
L1	732	549	6.6	$1.785 {}^{+0.038}_{-0.035}$
L2-L4	866	590	5.88	$1.758 {}^{+0.038}_{-0.035}$

Table 22: Nominal input current and voltage values for different types of modules, calculated from Table 1.

$_{\scriptscriptstyle 12}$ B.2 Sensor IV

Note that the bias voltages and leakage currents given here are absolute values. Both 3D as well as planar sensors use n-in-p technology and shall be reverse-biased with the positive potential at the n-electride and the negative potential at the p-electrode. A planar sensor has n-implants in a p-bulk. The n-implants are contacted via the FE pixels at their potential (close to 0 V) - "HV_return". While a negative voltage shall be applied to the p-bulk connected via wirebonds onto the module printed circuit board (PCB) - "HV".

420 B.2.1 Modules with 3D Sensors

For modules with 3D sensors [16], the leakage current shall be measured in steps of 1 V, with a maximum compliance of 100 µA. The settling time after each step shall be 2s. Leakage current shall be measured up to 100 V or until the breakdown or the compliance is reached.

The breakdown voltage V_{bd} is defined as the bias voltage for which the leakage current ratio $I_{leak}(V+10\,V)$ / $I_{leak}(V+5\,V)$ < 2, with the exception of bias voltages between 0 and V_{depl} .

ATLAS Project Document No.:	Page 20 of 41
AT2-IP-QA-0025	Rev. No.: 358552bd

431

432

433

436

439

442

443

446

448

449

450

451 452

455

456

457

458

459

460 461

462

463

464

465

B.2.2 Modules with Planar Sensors

For modules with planar sensors [17], the leakage current shall be measured in steps of $5\,\mathrm{V}$, with a maximum compliance of $100\,\mu\mathrm{A}$. The settling time after each step shall be $2\,\mathrm{s}$. The leakage current shall be measured up to $200\,\mathrm{V}$ or until the breakdown or the compliance is reached.

The breakdown voltage V_{bd} is defined as the minimum voltage value for which the leakage current increases by more than 20% over a voltage step of 5 V, with the exception of bias voltages between 0 and V_{depl} .

B.3 ADC Calibration

ADC shall be calibrated as soon as the initial powering-up test is done. This way all voltages and currents can be measured via the VMUX output through the ADC. This can be done via a scan and the result checked against the wafer probing data.

The ITkPix chip has an internal ADC which can be used to readout the voltages on the monitoring multiplexer (MUX). For module QC we want to calibrate the ADC and compare with the calibration data from wafer probing.

For the ADC calibration, the automated procedure is the following:

On the power supply, set the voltage compliance of 2 V for the chip, however account for voltage drop over the power cables. Set the constant current according to the module type given in Table 22.

1. In the chip config, set for each chip

```
"MonitorEnable": 1,
"MonitorV": 8,
```

"InjVcalMed": 500, "InjVcalRange": 1,

- 2. The register "InjVcalMed": shall be scanned through from 500 to 3500 in steps of 200.
- 3. For each step
 - (a) Configure the chip with the above digital-to-analog converters (DACs)
 - (b) Probe the voltage of "InjVcalMed" on the VMUX pad as described in Section A.3.2.1
 - (c) Read the chip's register to extract the ADC count for InjVcalMed.
- 4. Measure GND by setting: "MonitorV": 30
- 5. Make a line equation with all the probed voltages as a function of ADC count.
- 6. Update the chip configuration with the new calibration offset and slope (both in mV):

```
"ADCcalPar": [<offset>, <slope>, <R_imux=10e3>],
```

This procedure uses more data points than for the RD53A chip hence the uncertainty of this calibration should be better than 1–1.5 mV [18].

ATLAS Project Document No.:	Page 21 of 41
AT2-IP-QA-0025	Rev. No.: 358552bd

The chip configuration files shall be updated with this calibration in order to proceed with further measurements as the latter utilise this calibration.

The value of ANAGND30 is measured x times and its value (and standard deviation from it) are saved in the PDB so that it can be used in case subsequent tests use calibrated ADC.

$_{\scriptscriptstyle 473}$ B.4 Analog Readback

470

471

472

487

488

489 490

495

474 B.4.1 Voltage Measurements

- Measure all VMUX and IMUX at nominal input current and voltage. Full tables of VMUX and IMUX settings are given in Sec. B.12. To enable monitoring MonitorEnable:

 1 in the chip configuration has to be set. To select monitored values use MonitorI and MonitorV. To select IMUX, setting 1 on the VMUX has to be used (MonitorV: 1) together with the chosen IMUX setting (MonitorI:). Measure the following quantities:
- VMUX: 0, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 15, 17, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 63
- IMUX: 0, 1, 2, 3, 4, 5, 6, 7, 8, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 28, 29, 30, 31, 63

B.4.2 Temperature Measurements

- Similarly, measure the temperatures using VMUX and IMUX:
- Measure NTC from VMUX (2) and GND (30)
 - Measure NTC from IMUX (9) and GND (63)
 - Measure temperature sensors VMUX (14, 16, 18)
 - It is necessary to set IMUX=63 when measuring NTC pad voltage through VMUX2.
- RD53B has three pairs of active temperature and radiation transistor sensors and two resistance temperature sensors [19]. Two 12-bit registers (MON_SENS_SLDO and MON_SENS_ACB) are dedicated to the transistor sensor configuration which control the sensors on the SLDO regulators and chip bottom center, respectively.
 - Enable by setting "MonSensSldoDigEn": 1
- Set the bias switch to "MonSensSldoDigSelBias": 0
- Cycle through dynamic element matching (DEM) bits by setting "MonSensSldoDig-Dem": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
- Enable by setting "MonSensSldoAnaEn": 1
 - Set the bias switch to "MonSensSldoAnaSelBias": 0

ATLAS Project Document No.:	Page 22 of 41
AT2-IP-QA-0025	Rev. No.: 358552bd

504

507

512

513

514

515

517

518

523

524

526

527

528

- Cycle through DEM bits by setting "MonSensSldoAnaDem": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
- Enable by setting "MonSensAcbEn": 1
- Set the bias switch to "MonSensAcbSelBias": 1
- Cycle through DEM bits by setting "MonSensAcbDem": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 5 10, 11, 12, 13, 14, 15]

B.4.3 VDDA/D vs Trim

- Measure VDDA (VMUX 34) as a function of analog trim value: "SldoTrimA": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
- Measure VDDD (VMUX 38) as a function of analog trim value: "SldoTrimD": [0, 510 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]

It is especially important to update the chip configuration files after the analysis of this test to proceed with the power measurements.

B.4.4 Ring Oscillators

B.5 SLDO Qualification

This measurement modifies nominal powering of the chips. At the beginning of the scan, check and record the module powering status (status of output, set current and voltage). Then scan the input current in the ranges documented in Table 23.

type of module	Nominal current [A]	Max current [A]	Step size [A]
L0/triplets	5.55	7.55	0.2
L1	6.6	8.0	0.2
L2-L4	5.88	7.48	0.2

Table 23: Current ranges for the VI scan.

Then measure VMUX33, VMUX37, VMUX34, VMUX38, VMUX36, VMUX32, VMUX309 (which is the analog ground), IMUX0, IMUX28, IMUX29, IMUX30, IMUX31 and IMUX63 520 (which is the GND reference for current measurements). The temperature of the external 521 module NTC should be recorded during the measurements.

Note that the VMUX channels for all chips are merged on a single VMUX ouput, so make sure to set MonitorV: 63 for all chips except the one being probed.

- Turn on power supply with a scanned input current, and voltage limit of the power supply set to 2 V (or higher to take into account the voltage drop across the power cable).
- Measure the temperature of the external NTC
- Set MonitorV: for the chip being tested. Set MonitorV: VMUX63 for all other chips. 5

ATLAS Project Document No.:	Page 23 of 41
AT2-IP-QA-0025	Rev. No.: 358552bd

- Measure the voltage from the VMUX pins on the data adapter card.
- Set MonitorV: 30

541

546

547

548

549

550

552

553

554

555

556

557

558

559

561

562

563

564

565

- Measure the analog ground (GNDA) from the VMUX pins on the data adapter card (needed to obtain accurate VMUX measurements).
 - Set MonitorV: 1 and MonitorI: 0 (for IMUXO, for example)
 - Measure the voltage from the VMUX pins on the data adapter card.
- Set MonitorV: 1 and MonitorI: 63
- Measure GND reference for the current measurement from the VMUX pins on the data adapter card.
- After all the measurements, change the current to the next scanned input current and repeat.
 - At the end of this measurement, set the power supply back to the nominal power.

542 B.6 Vcal Calibration

Vcal DAC controls the injection circuits and thus has to be calibrated. This can be done via a scan by using the calibrated ADC.

The calibration injection circuit injects the differential charge between two DACs, Vcal_Med and Vcal_Hi. The circuit also has two ranges: a high dynamic range and one with half the voltage range and slope but a finer step size. The high dynamic range with "InjVcalRange": 1, is the default range that will be used for the chip in module QC. We do the calibration using the calibrated ADC circuit and compare the results with wafer probing. In total, 4 sets of measurements are taken: Vcal_Med, Vcal_Hi each in large and small range.

On the power supply, set the voltage compliance of 2 V for the chip, and account for voltage drop over the power cables as explained in Section B.1. Set the constant current according to the module type given in Table 22.

1. Enable and set the monitoring output and set the voltage range

```
"MonitorEnable": 1,
"MonitorV": 8(7), for Vcal_Med(Vcal_Hi)
"InjVcalRange": 1(0), for large(small) range,
```

- 2. Go through the Vcal_Med(_Hi) in large and small voltage range from 100 to 4000 in increments of 100
- 3. For each Vcal step set "InjVcalMed(High)": <step>, and read through the ADC the converted voltage
- 4. At the end of the measurement make a line fit with these voltage vs DAC points and determine the offset and slope. Vcal_Med and Vcal_Hi should be identical in each voltage range.
- 5. Update the chip config with the offset and slope of the large range "VcalPar": [<offset>, <slope>],

ATLAS Project Document No.:	Page 24 of 41
AT2-IP-QA-0025	Rev. No.: 358552bd

571

572

573

575 576

577

578

579

580

583

584

585

589

590

592

593

594

597

598

599

600

602

603

604

It's important to update the chip configuration files with the result of this test as this calibration is relevant for chip tuning.

B.7 Injection Capacitance

The capacitance in the injection circuit of the FE chip determines the amount of charge injected into the pixel during tuning and thus should be precisely measured. See Ref. [19] Section 13.8 and Ref. [20].

$$C_{\rm pix} = (C_{\rm meas} - C_{\rm par})/100 - \Delta C$$

with 574

- $\begin{array}{l} \bullet \ \ C_{\rm meas} = |\frac{I_{\rm capmeas}}{10\,{\rm MHz}\cdot({\rm VDDA_{capmeas}} V_{\rm IMUX(10)})}| \\ \bullet \ \ C_{\rm par} = |\frac{I_{\rm cappar}}{10\,{\rm MHz}\cdot({\rm VDDA_{capmeas}} V_{\rm IMUX(11)})}| \end{array}$
 - $-I_{\text{capmeas}}$ from IMUX(10)
 - $-I_{\text{capmeas}}$ from IMUX(10) $-I_{\text{cappar}}$ from IMUX(11)
 - VDDA_{capmeas} from VMUX(4): VDDA/2 from capmeasure
- $\Delta C = 0.48 \, \text{fF}$ obtained from layout extraction.

The measurements of C_{meas} and C_{par} are made separately. The capmeasure circuit should be reset before making a measurement. This is achieved by selecting capmeasure in the global pulse routing and issuing a global pulse with a 3 clock width (this is longer than the default width of 1 clock).

For $C_{\rm meas}$ ($C_{\rm par}$), first enable the clock by setting CapMeasEn = 1 (CapMeasEnPar = 1) and selecting the IMUX channel Mon_injcap (Mon_injcap_par). One must wait at least 0.5 ms for the output to settle (with the nominal 5 K and 22 nF external components). At this point the voltage at the Imux_Pad can be measured either with an external instrument or the GADC.

Average measured values over 5 repetitions.

Note that it is important to use VMUX(4) for "VDDA/2 from capmeasure". Also take into consideration the additional voltage drop of VDDA over $R_{\rm IMUX}$ for the $C_{\rm meas}$ and $C_{\rm par}$, respectively, as shown in Ref. [19] Figure 79. Hence the terms VDDA_{capmeas} – $V_{\rm IMUX(10)}$ and VDDA_{capmeas} – $V_{\rm IMUX(11)}$ [20].

From wafer probing, the voltage is obtained through the needle card as VDDA - GNDA-ReFF (not through MUX).

After the analysis of this measurement, the chip configuration files shall be updated because the result is relevant for chip tuning.

B.8 Low power (LP) Mode

This test deviates from the nominal power. Thus at the beginning of this test, check and record the module power status (status of output, set current and voltage). Switch off the power, set the PSU to the nominal LP power according to Table 6.

The procedure for testing LP Mode is as follows:

• Inject an AC signal that is provided directly by the DAQ.

ATLAS Project Document No.:	Page 25 of 41
AT2-IP-QA-0025	Rev. No.: 358552bd

- Power the module with the LP nominal current, given in Table 6. Register the value of the input voltage from the PS.
 - The chips are configured using the LP config (see Appendix A.3.1).

606

607

608

609

610

611

612

613

620

621

622

630

631

- Measure VinA (VMUX33), VinD (VMUX37), Vofs (VMUX36), IinA (IMUX28), IinD (IMUX30), IshuntA (IMUX29) and IshuntD (IMUX31) (as well as VMUX30 and IMUX63) and they should be compared to values given in Table 6 and Table 7.
- Run a digital scan using a LP config and check that the output is meaningful. Register the value of the input voltage from the PS.
- At the end of the test set the module back to the nominal power.

614 B.9 Over-voltage protection (OVP) (Removed from testing pro-615 cedure)

This test is performed in LP mode. At the beginning of the measurement make sure to check and record the module powering status (output, set current and voltage). Power off the module and power it back up with the nominal LP values as described in Table 6.

The procedure for testing OVP is as follows:

- OVP testing is performed in LP mode using current given in Table 9.
- Measure VrefOVP (VrefPRE, VMUX32) (also VMUX30) and compare the values to Table 8
- Measure IinA (IMUX28) and IinD (IMUX30) (also IMUX63) and compare to Iin/4 (from PS).
- At the end of the test supply the module back with the nominal normal power settings.

626 B.10 Undershunt Protection (Removed from testing procedure)

This test is performed in LP mode. The module is started up with a configuration consuming minimal power. The appropriate input currents are given in Table 24. Analog and digital USP are tested separately from another.

type of module	Iin [A]
L0/triplets	1.63
L1	2.1
L2-L4	2.1

Table 24: Input currents for USP test.

Once at the testing input current, all default voltages VrefD/A, VIND/A, VDDD/A and currents IIND/A, IshuntD/A should get measured on all chips. Afterwards the configuration of one chip is modified to consume more power then it is provided. The register settings are listed in Table 25.

ATLAS Project Document No.:	Page 26 of 41
AT2-IP-QA-0025	Rev. No.: 358552bd

639

640

641

642

643

645

646

647

648

649

651

652

653

654

655

656

657

658

register	low consumption	analog test	digital test
DiffPreampL	0	900	0
DiffPreampR	0	900	0
DiffPreampTL	0	900	0
DiffPreampTR	0	900	0
DiffPreampT	0	900	0
DiffPreampM	0	900	0
EnCoreCol_0	0	0	0xff

Table 25: Input current and expected values of internal currents.

The corresponding Vref should drop and compensate with a reduced power need. With the procedure described above, the MUX should still be configurable even after USP is triggered. If this is not the case, then in order to read all voltages in USP mode, the input current has to be raised between each measurement while re-configuring the MUX. Even after raising the input current the chip might not exit the USP unaffected and even can influence communication with the whole module. Thus, a chip reset has to be performed after logging all internal voltages.

This procedure has to be repeated for each individual chip with both tests.

B.11 Pixel Performance

B.11.1 Minimum Health Test

- Digital Scan
- Analog Scan
- Threshold Scan (high range, use std_thresholscan_hr.json)
- ToT scan, 6000e injection charge

B.11.2 Tuning performance

Please note that ToT scans or tunings are not available for ITkPixV1.1.

- Tuning:
 - Global threshold tune @1200e (L0) or @1700e (L1/L2)
 - ToT tune 7bc @ 6000e
 - Global threshold tune @1200e (L0) or @1700e (L1/L2)
 - Pixel threshold tune @1000e (L0) or @1500e (L1/L2)
 - Injection delay tuning (not ready)
- Post-tuning:
 - Threshold Scan (high def, use std_thresholdscan_hd.json)
 - In-time threshold measurement
 - ToT scan, 6000e injection charge

ATLAS Project Document No.:	Page 27 of 41
AT2-IP- QA - 0025	Rev. No.: 358552bd

660 B.11.3 Pixel Failure Test

B.11.3.1 Electrical Pixel Failure Test

- Digital Scan with clear mask (supply '-m 1' option)
- Analog Scan
- Threshold Scan (high def, use std_thresholdscan_hd.json)
- Noise Scan (10M trigger)
- ToT Memory Scan (Release 3: not ready)

667 B.11.3.2 Full Pixel Failure Test

- Disconnected bump scan
- Merged bump scan with 1500e (2000e) injected charge for chip tuned at 1000e (1500e)
- Threshold scan with no bias (removed from the testing procedure)
- Turn off HV

673

- Pixel threshold re-tune to 1000e (L0) or 1500e (L1/L2)
- Zero-bias threshold scan
- Turn on HV
 - Revert chip configs to state before re-tuning¹.
- Source scan
 - Obtain at least 10 hits on connected pixels (setup dependent)
- Prior to running the source scan, make sure to have a working pixel mask. This can be achieved by running the following scans first:
- 1. Digital scan with clear mask (supply '-m 1' option)
- 682 2. Analog scan
- 3. Noise scan
- or by running the source scan immediately after the electrical pixel failure test scans (for which the above scans are included). During the noise scan, the module should not be exposed to the source.

87 B.12 VMUX complete table

Table 26 and Table 27 show the available signals for IMUX and VMUX.

¹In YARR, the pixel threshold re-tuning will store the original chip configs in the retuning output directory. Use the ./bin/revert-chip-configs script in YARR to revert to these chip configs.

ATLAS Project Document No.:	Page 28 of 41
AT2-IP-QA-0025	Rev. No.: 358552bd

Setting	Selected Input	Setting	Selected Input	Setting	Selected Input
0	IREF main ref. current	11	Capmeasure parasitic	22	DIFF FE Preamp Top-Left
1	CDR VCO main bias	12	DIFF FE Preamp Main array	23	DIFF FE VTH1 Right
2	CDR VCO buffer bias	13	DIFF FE PreComp	24	DIFF FE Preamp Top
3	CDR CP current	14	DIFF FE Comparator	25	DIFF FE Preamp Top-Right
4	CDR FD current	15	DIFF FE VTH2	26	not used
5	CDR buffer bias	16	DIFF FE VTH1 Main array	27	not used
6	CML driver tab 2 bias	17	DIFF FE LCC	28	Ana. input current/21000
7	CML driver tab 1 bias	18	DIFF FE Feedback	29	Ana. shunt current/26000
8	CML driver main bias	19	DIFF FE Preamp Left	30	Dig. input current/21000
9	NTC_pad current	20	DIFF FE VTH1 Left	31	Dig. shunt current/26000
10	Capmeasure circuit	21	DIFF FE Preamp Right	32-62	not used
				63	high Z

 ${\bf Table~26:~Current~multiplexer~(IMUX)~assignments.}$

Setting	Selected Input	Setting	Selected Input	Setting	Selected Input
0	Vref_ADC (GADC)	10	DIFF FE VTH1 Main array	31	Vref_CORE
1	I_mux pad voltage	11	DIFF FE VTH1 Left	32	Vref_PRE
2	NTC-pad voltage	12	DIFF FE VTH1 Right	33	VINA/4
3	VCAL_DAC/2	13	RADSENS Ana. SLDO	34	VDDA/2
4	VDDA/2 from capmeasure	14	TEMPSENS Ana. SLDO	35	VrefA
5	Poly TEMPSENS top	15	RADSENS Dig. SLDO	36	VOFS/4
6	Poly TEMPSENS bottom	16	TEMPSENS Dig. SLDO	37	VIND/4
7	VCAL_HI	17	RADSENS center	38	VDDD/2
8	VCAL_MED	18	TEMPSENS center	39	VrefD
9	DIFF FE VTH2	19–30	Ana. GND	40-62	not used
				63	high Z

 ${\bf Table~27:~Voltage~multiplexer~(VMUX)~assignments}.$

ATLAS Project Document No.:	Page 29 of 41
AT2-IP-QA-0025	Rev. No.: 358552bd

C Device Specifications

690 **C.1 PSU**

Brand	Requirements	Rohde&Schwarz	Rigol		TDK-Lambda	Wiener
Model		$({ m Hameg}) \ { m HMP4040}$	DP821A			MPOD MPV8008
No. of channels		4	2		1	∞
Channel			1	2		all
Delivered voltage	2V	32 V	Λ 09	8 V	20 V	8 V
Delivered current	8A	10 A	1 A	10 A	76 A	10 A
Constant current mode	yes	yes		yes	yes	yes
Set voltage accuracy	0.5%	$<0.05\% + 5 \mathrm{mV}$	$0.1\% + 25 \mathrm{mV}$	$0.05\% + 10 \mathrm{mV}$	$0.05\% + 20 \mathrm{mV}$	0.1%
Set current accuracy	0.5%	$< 0.1\% + 5 \mathrm{mA}$	$0.2\% + 10 \mathrm{mA}$	$0.2\% + 10 \mathrm{mA}$	$0.1\% + 150 \mathrm{mA}$	0.5%
Set voltage limit	yes	yes	ye	yes	yes	yes
Set current limit		yes		yes	yes	yes
Measured voltage resolution	0.01 V	1 mV	$1 \mathrm{mV}$ to $66 \mathrm{V}$	$1\mathrm{mV}$ to $8.8\mathrm{V}$	2.4 mV	0.5 mV%
Measured voltage accuracy	0.5%	$<0.05\% + 5 \mathrm{mV}$	<0.01%	<0.01%+2 mV	$0.1\% + 40 \mathrm{mV}$	0.1% of full scale
Measured current resolution	1 mA	<1 A: 0.2 mA;	0.1 mA to 1.1 A 1 mA to 11 A	1 mA to 11 A	9 mA	0.5 mA
		≥1 A: 1 mA				
Measured current accuracy	0.5%	$0.1\% + 2 \mathrm{mA}$		$< 0.01\% + 250 \mu\text{A}$	$0.1\% + 300 \mathrm{mA}$	0.5% of full scale
Ramp-up speed		$<5 \operatorname{ms} (>2 \operatorname{kA/s})$	<110 ms	<15 ms	prog: 80 ms	ı
-	(5/800 A/s)			1	(
Ramp-down speed			<800 ms	<15 ms	prog: 50 ms	1
Programmable ramp			yes: max, min, points, interval,	oints, interval,	no	yes
			symmetry, inverted	ed		
Ripple for $f \le =20 \mathrm{MHz}$	<20 mVpp	<1.5 mV rms, <1 mA rms	$< 350 \mu \mathrm{Vrms}/2 \mathrm{m}$	<350 µVrms/2 mVpp, <2 mArms	8 mV rms (<1 MHz); 60 mV P-P	<3 mV (pp), 0.5 mV (rms)
					$(<\!20\mathrm{MHz}); \\ 150\mathrm{mA}~(<\!1\mathrm{MHz})$	
Ripple for $f > 20 \mathrm{MHz}$	$<1\mathrm{mVpp}$,	$<5 \mathrm{mV} \mathrm{p-p};$ 0.5 mV rms (<100 MHz)
Remote control interface	GPIB/RS232/ Ethernet/IISB					TBD
Multi-channel ground	individual	individual				TBD
	floating	floating				
Price estimate (CHF)		1800	78	788		3000 (module only, controller and crate needed)
Price/module (CHF)		455				
Can be used for		RD53A, ITkPixV1		RD53A, ITkPixV1	RD53A, ITkPixV1	$ m RD53A, \ ITkPixV1$

Table 28: LV PSU models.

Brand	Requirements				TTi			
Model		$CPX400S(P)^2$	QL335(T)P		PL303	QMD(-P)	PL303QMD(-P) PL303QMT(-P) QPX1200	QPX1200
No. of channels			1		2		3	1
Channel			Range 1	Range 2	1, 2	1+2 (parallel)	3	
Delivered voltage	2 V	$\Lambda 09 - 0$	35 V	15 V		30 V	Λ	Λ09
Delivered current	8A	$20 - 7 \mathrm{A}$	3A	5 A	3A 6A		8A	50 A
Constant current mode	yes	yes	· X	yes		ye	ŵ	yes
Set voltage accuracy	0.5%	$10\mathrm{mV}$	0.03%	$0.03\% + 5 \mathrm{mV}$		$10\mathrm{mV}$	No.	$0.1\% + 2 \mathrm{mV}$
Set current accuracy	0.5%	10 mA	$ 0.2\%+5{ m mA} $	$0.2\%+5\mathrm{mA}$ $0.2\%+0.5\mathrm{mA}$		$3\mathrm{mA}$	Pγ	$0.3\% + 20 \mathrm{mA}$
Set voltage limit	yes	yes	À	yes		yes	õ	yes
Set current limit		yes	Š	yes		ye	Š.	yes
Measured voltage resolution	0.01 V	$10\mathrm{mV}$	1 mV (CV)	1 mV (CV) or 10 mV (CI)		$10\mathrm{mV}$	να	$1\mathrm{mV}$
Measured voltage accuracy	0.5%	0.1%+2digit	0.1%+	0.1%+10 mV		$0.1\% + 10 \mathrm{mV}$	10 mV	0.1%+2 digits
Measured current resolution	1 mA	10 mA	110	nA		$1\mathrm{mA}$	lA	$10\mathrm{mA}$
Measured current accuracy	0.5%	$0.3\% + 20 \mathrm{mA}$	0.2%⊣	0.2%+5 mA		0.3% + 3 mA	-3 mA	0.3%+2 digits
Ramp-up speed	<10 ms		$20\mathrm{ms}$	$6\mathrm{ms}$	swit	ch: <15 ms	switch: <15 ms, progr.: 45 ms	
	(>800 A/s)							
Ramp-down speed			25 ms	6 ms	switch	n: unknown,	switch: unknown, progr.: 620 ms	
Programmable ramp			п	no		n	c	no
Ripple for $f \le = 20 \text{MHz}$	$<20\mathrm{mVpp}$	<3 mV rms,	$<0.35 \mathrm{mV} \mathrm{rms},$	ıs,	$< 0.4 \rm m$	<0.4 mV rms, 2 mV p-p,	V p-p,	$<3 \mathrm{mV}$ rms,
		<15 mV pk-pk,	$< 0.2 \mathrm{mA\ rms}$		$< 0.2 \mathrm{m}$	$< 0.2 \mathrm{mA}$ rms		<20 mV pk-pk
	,	(5 mV rms max.)						
Ripple for f>20 MHz	<1 mVpp		į		(į		
Remote control interface	GPIB/RS232/	(GPIB/RS232/	GPIB/RS232/	<u></u>	<u>.</u> 5	1B/RS232/1	(GP1B/RS232/Ethernet/USB)	
	Ethernet/USB	Ethernet/USB)	Ethernet/USB	m				
Multi-channel ground	individual							
	Hoating							
Price estimate (CHF)		802						1400
Price/module (CHF)								1400
Can be used for		RD53A		RD53A		RD53A RD53A	RD53A	

Table 29: LV PSU models by TTi.

Note: It has been observed that this model has active voltage spikes when remote sensing is used, despite output being off! See [15].

Brand	Kequirements				Agilent/Keysight	keysight		
Model		E3631A			E3634A		E3648A	
No. of channels		3			1		2	
Channel		-1	2 3		Range 1	Range 2	1	2
Delivered voltage	2 V	Λ9	25 V -2	-25 V	25 V	20 V	8 N	20 V
Delivered current	8 A	5 A	^{1}A		7 A	4 A	5 A	2.5 A
Constant current mode	yes	- X	yes		×	yes	ye	yes
Set voltage precision	0.01 V				0.05%	$0.05\% + 10 \mathrm{mV}$	0.01% + 3 mV	⊦3 mV
Set current precision	$1\mathrm{mA}$	$ 0.2\%+10\mathrm{mA} 0.15\%+4\mathrm{mA}$	0.15% + 4	mA	0.2%+	$0.2\% + 10 \mathrm{mA}$	$0.01\% + 0.250 \mathrm{mA}$	$.250\mathrm{mA}$
Set voltage limit	yes	. y	yes		×	yes	yes	S
Set current limit		· ·	yes		×	yes	yes	S
Measured voltage resolution	0.01 V	$1\mathrm{mV}$	$10\mathrm{mV}$	_	31	$3\mathrm{mV}$	10 r	$^{ m nV}$
Measured voltage precision	$0.01\mathrm{V}$	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	0.05% + 10	Nm(0.05%	$0.05\% + 5 \mathrm{mV}$	$0.05\% + 5 \mathrm{mV}$	$0.05\%+5\mathrm{mV}\mid0.1\%+25\mathrm{mV}$
Measured current resolution	1 mA	111	1 mA		0.5	0.5 mA	1 n	1 mA
Measured current precision	1 mA	$ 0.2\%+10\mathrm{mA} 0.15\%+4\mathrm{mA}$	0.15% + 4	mA	0.15%	$0.15\% + 5 \mathrm{mA}$	$0.15\% + 5 \mathrm{mA}$	$0.15\% + 5 \mathrm{mA} \mid 0.15\% + 10 \mathrm{mA}$
Ramp-up speed	$< 10 \mathrm{ms}$	$11\mathrm{ms}$	$50\mathrm{ms}$		80	80 ms	90	90 ms
	$(\ge 800 \text{A/s})$							
Ramp-down speed		13 ms	$45\mathrm{ms}$		30	30 ms	$80\mathrm{ms}$	ms
Programmable ramp		т	10		П	no	ou	C
Ripple for $f \le = 20 \text{MHz}$	$<\!20\mathrm{mVpp}$	$<0.35 \mathrm{mVrms}, <2 \mathrm{mVpp}$	is, $<2 \mathrm{mVp}$	do	$<0.5 \mathrm{mVrms}/3$	<0.5 mVrms/3 mVpp (CV),	<5 mVpp/0.5 mVrms (CV),	mVrms (CV),
					<2 mArms (CI)	(I:	<4 mArms (C.	<u> </u>
Ripple for f>20 MHz	$<1 \mathrm{mVpp}$							
Remote control interface	GPIB/RS232/	GPIB,	GPIB/RS232		GPIB/	GPIB/RS232	GPIB/RS232	RS232
	Ethernet/USB							
Multi-channel ground	individual							
	floating							
Price estimate (CHF)								
Price/module (CHF)								
Can be used for		RD53A			RD53A		RD53A	

Table 30: More LV PSU models (mainly Agilent/Keysight).

Brand	Requirements	CAEN ³		ISEG	Keithley
Model		DT1415ET	SHQ 122M	SHQ 224M	2410
No. of channels		∞	1	2	П
Channel					
Delivered voltage	200 V	1 kV	$2\mathrm{kV}$	4 kV	$1.1\mathrm{kV}@21\mathrm{mA}$
Delivered current	$1\mathrm{mA}$	1 mA	6 mA	$3\mathrm{mA}$	$1.05 \mathrm{A@21}\mathrm{V}$
Constant voltage mode	yes	yes		yes	yes
Set voltage accuracy	(0.5%)	$20\mathrm{mV}$	$30\mathrm{mV}$	60 mV	$5 \mu V @200 mV$
Set current accuracy	(0.5%)	$20\mathrm{nA}$			50 pA@1 μA
Set voltage limit		yes			yes
Set current limit	yes	yes			yes
Measured voltage resolution	0.1 V	$20\mathrm{mV}$		$100\mathrm{mV}$	$1 \mu V @200 mV$
Measured voltage accuracy	(0.5%)	$0.2\% + 0.2 \mathrm{V} + 50 \mathrm{ppm}/^{\circ}\mathrm{C}$	0.05%	0.05% Vout + 0.02% Vnom	$0.012\% + 300 \mu\text{V}$
Measured current resolution	$5\mathrm{nA}$	0.1 nA@high res, 1 nA@high power		1 nA@1 μA	10 pA@1 μA
Measured current accuracy	0.02%	$0.5\% + 5 \mathrm{nA} + 50 \mathrm{ppm/^{\circ}C}$	0	0.1%Iout+20 nA	$0.029\% + 300 \mathrm{pA}$
		(10–100% full scale CV),			
		$2\%+5{ m nA}+50{ m ppm/^{\circ}C}$			
		(10% full scale CV)			
Programmable ramp	$1-50\mathrm{V/s}$	$1-100 \mathrm{V/s}, 1 \mathrm{V/s} \mathrm{step}$	2-255	2-255 V/s remote control	
Over/under-voltage trip reaction time	$10 - 1000 \mathrm{ms}$				
Over-current trip reaction time	$10\mathrm{ms}$	programmable in 0.1s steps			
Ripple for $f \le = 20 \mathrm{MHz}$	$<\!20\mathrm{mVpp}$	differential mode <5 mV; max 10 mV.	<2 n	<2 mV typ, 5 mV max	
		common mode <10 mV; max 15 mV			
Ripple for f>20 MHz	$<1\mathrm{mVpp}$				
Remote control interface	$_{ m Ethernet/IISR}$	yes			
(Emergency ramp down)	$100-400{ m V/s}$				
(Off-mode)	high-ohmic (3D),	low-ohmic			adjustable
Multi-channel ground	individual floating	individual floating		common floating $(0-47 \text{ V})$,	
				common ground (>47 V)	
Price estimate (CHF)		6400			
Price/module (CHF)		800			
Can be used for		RD53A, ITkPixV1, SP		RD53A	RD53A, ITkPixV1

Table 31: HV PSU models. Requirement items in brackets are only necessary if the same PSU would also be used for serial powering tests.

Note: CAEN PSUs are often less sensitive than given in the specs.

List of Acronyms

ADC analog-to-digital converter 696 697 AWG American wire gauge 699 DAC digital-to-analog converter 700 DAQ data acquisition 702 703 FE front-end 704 705 FW firmware 706 707 **HV** high voltage 709 ITk Inner Tracker 710 IV sensor leakage current as a function of the bias voltage 712 713 LP low power 714 715 lpGBT Low Power GigaBit Transceiver 716 717 LSB least significant bit 718 719 LV low voltage 720 MOS metal-oxide-semiconductor 722 723 MUX multiplexer 724 725 NTC negative temperature coefficient 726 727 **OVP** over-voltage protection

USP under-shunt protection	730
	731
PCB printed circuit board	732
	733
DOLL 1	
PSU power supply unit	734
	735
PS power supply	730
	737
QC quality control	721
QC quanty control	738 739
	73.
SLDO Shunt Low Drop Out regulator	740
	741
SMD surface-mount device	742
	743
ToT time-over-threshold	744
	745
VI input voltage Vin as a function of the input current Iin for SLDO	746

Bibliography

- [1] Sensor Operational Voltage. https://indico.cern.ch/event/1376989/ #4-introduction-operational-vol.
- 751 [2] Site Qualification Triplet LBL. https://indico.cern.ch/event/1272794/ 752 contributions/5344455/.
- Technical Specification for ITk Pixel Modules. Technical report, CERN, Geneva, Dec 2019. https://edms.cern.ch/document/2019657/1.
- [4] ATLAS Collaboration. Technical Design Report for the ATLAS Inner Tracker
 Pixel Detector. Technical Report CERN-LHCC-2017-021. ATLAS-TDR-030, CERN,
 Geneva, Sep 2017. ://cds.cern.ch/record/2285585.
- [5] ATLAS ITk Pixel Module. https://gitlab.cern.ch/atlas-itk/pixel/module.
- 759 [6] Module QC Database Tools. https://gitlab.cern.ch/atlas-itk/pixel/module/ 760 module-qc-database-tools.
- [7] Module QC Measurement Tools. https://gitlab.cern.ch/atlas-itk/pixel/module/module-qc-tools.
- [8] Module QC Analysis Tools. https://gitlab.cern.ch/atlas-itk/pixel/module/module-qc-analysis-tools.
- 765 [9] Timon Heim. Vmux Precision Needs. https://indico.cern.ch/event/1187834/ 766 contributions/4991501.
- [10] Keithley DMM6500 Digital Multimeter Reference Manual. https://download.tek. com/manual/DMM6500-901-01B_Sept_2019_Ref.pdf.
- [11] Keithley 2100 Digital Multimeter Datasheet. https://download.tek.com/manual/ DMM6500-901-01B_Sept_2019_Ref.pdf.
- [12] Keithley 2700 Multimeter Datasheet. https://download.tek.com/datasheet/ Series2700DAQSystemDataSheet.pdf.
- 773 [13] Tektronix / Keithley DMM Comparison Table. https://assets.testequity.com/ 774 te1/Documents/pdf/keithley/HiPerfDMM_EGuide.pdf.
- 775 [14] ITkPixV1 Quad. https://gitlab.cern.ch/itk-pixel-hybrid/itkpixv1_quad.
- 776 [15] Ben Smart. "He's dead Jim" Power supply problems killing pixel modules. https: 777 //indico.cern.ch/event/1118260/#25-hes-dead-jim-power-supply-p.
- 778 [16] Technical Specification and Acceptance Criteria for 3D Sensors for the ATLAS 779 Pixel Tracker Upgrade. Technical Report ATL-COM-UPGRADE-2017-001, CERN, 780 Geneva, Dec 2019. https://edms.cern.ch/document/1817524/1.

[17]	Technical Specification and Acceptance Criteria for the Planar Pixel Sensors	781
	for the ITK project. Technical Report ATL-COM-UPGRADE-2017-	782
	002, CERN, Geneva, September 2020. https://indico.cern.ch/event/	783
	946489/contributions/4011006/attachments/2102072/3535027/Specs_for_	784
	Planar-Sensors-ITk-pixel-V9.5.pdf.	785
[18]	Lingxin Meng. RD53A Module ADC Calibration. https://indico.cern.ch/event/1056513/contributions/4440048.	786 787
[19]	Maurice Garcia-Sciveres, Flavio Loddo, and Jorgen Christiansen. RD53B Manual. Technical report, CERN, Geneva, Mar 2019.	788 789
[20]	Cap Measure Bug Fix. https://indico.cern.ch/event/1272794/contributions/5348070/.	790 791