Elektronik



Introduction to VHDL IV

Packages - Libraries - Examples


Roland Höller Email: hoeller@technikum-wien.at

Die Besten. Seit 1994. www.technikum-wien.at


VHDL Data Types (Standard Package)



- Every signal or variable posesses a type
- The type is defined in the declaration
- For all assignments the types have to match



real





Other VHDL Data Types

```
library IEEE;
use IEEE.std_logic_1164.all;
 Multivalued logic (simulation, bus modeling)
  ('U', 'X', '0', '1', 'Z', 'W', 'L', 'H', '-')
  std_ulogic, std_ulogic_vector (unresolved)

    std logic, std logic vector (resolved)

library IEEE;
use IEEE.std_logic_arith.all;
For arithmetic operation ('+', '-', '/', '*', ....)
  signed
  unsigned
```



The Package

- Collection of definitions, data types, subprograms
- Referenced via the "use" statement

```
package project_p is

constant c_pi : real := 3.14;

type t_state is (idle_s, read_s);


component orgate
   port (a_i : in std_logic;
        b_i : in std_logic;
        or_o : out std_logic);
end component;

end project_p;
```



The Library

Collection of compiled design units




```
library work;
use work.project_p.all;

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;
```



Resolved - Unresolved


- An assignment is represented by a driver:
 - Unresolved data type
 - one signal may only have one driver (std_ulogic, bit)
 - Resolved data type
 - one signal can have several drivers (std_logic, unsigned, signed)



```
-- signal z has more
-- than one driver
z <= a;
z <= b;</pre>
```



Resolved - Unresolved



Resolution Function

U – Uninitialized

X – Forcing Unknown

O – Forcing 0

1 – Forcing 1

Z – High Impedance

W – Weak Unknown

L – Weak 0

– Weak 1

– Don't Care

Resolution Table

U	X	0	1	Z	W	L	Н	-	
U	U	U	U	U	U	U	U	U	U
U	X	X	X	X	X	X	X	X	Х
U	X	0	X	0	0	0	0	X	0
U	X	X	1	1	1	1	1	X	1
U	X	0	1	Z	W	L	Н	X	Z
U	X	0	1	W	W	W	W	X	W
U	X	0	1	L	W	L	W	X	L
U	X	0	1	Н	W	W	Н	X	Н
U	X	X	X	Χ	X	X	X	X	-



User defined VHDL Data Types

- Enumeration types
 - Often used for state machines.

```
type t_state is (IDLE, STATE1, STATE2);
signal s_state : t_state;
```

Subtypes are used to define a subset of a type

```
subtype t_eightvalues is integer range 0 to 7;
signal s_select : t_eightvalues;
```



Procedures

```
(signal s sel i : in bit;
procedure MUX21
                 signal s data0 i : in bit;
                 signal s data1 i : in bit;
                 signal s data o : out bit) is
begin
  case s sel i is
    when '0' => s data o <= s data0 i;</pre>
    when others => s data o <= s data1 i;
  end case;
end MUX21;
procedure (MUX21)
                (signal s sel i : in std logic;
                 signal s data0 i : in std_logic _vector;
                 signal s data1 i : in std logic vector;
                 signal s data o : out std logic vector) is
begin
  case s sel i is
    when '0' => s data o <= s data0 i;
    when others => s data o <= s data1 i;</pre>
  end case;
end MUX21;
```



Functions

```
-- This function calculates the odd or even parity of a bus
-- with variable length and variable array boundaries.
function calc parity (
        ev odd : std ulogic; -- High = odd, Low = even parity
        data: unsigned) -- Data to calculate parity
 return std ulogic is -- Odd or even parity
 variable result : std ulogic;
begin
 result := data(data'right);
   for i in data'right+1 to data'left loop
     result := result xor data(i);
   end loop; -- i
 else
                           -- This is odd parity
```



Functions

```
result := data(data'right);
for i in data'right+1 to data'left loop
    result := result xor data(i);
end loop; -- i
    result := not(result);
end if;
return result;
end;
```



Subprogram Overloading

- Overloaded subprograms are distinguished by
- the number of formal parameters
- the base type of the formal parameter
- the return type of the function

```
signal s_index : integer := 0;
signal s_sum : unsigned(7 downto 0);

begin

s_sum <= unsigned(data1_1) + unsigned(data0_i);
s_index <= s_index + 1)</pre>
```



Advanced VHDL I

```
library IEEE;
use IEEE.std logic 1164.all;
entity mux chain is
  generic (N : natural := 5);
 port (sel : in std logic vector(N-1 downto 0);
        data in : in std logic vector (N downto 0);
        data out : out std logic);
end mux chain;
architecture one of mux chain is
  function mux chain func(sel, data: std logic vector)
           return std logic is
  variable i sel : std logic vector(sel'length-1 downto 0);
  variable i data : std logic vector(data'length-1 downto 0);
  variable result : std logic;
begin
```



Advanced VHDL II

```
i sel := sel;
  i data := data;
  result := i data(i data'left);
  for i in i sel'length-1 downto 0 loop
    if i sel(i) = '1' then
      result := i data(i);
    end if;
  end loop;
  return result;
end;
begin
  data out <= mux chain func(sel, data in);</pre>
end one;
```



Adder With Variable Data Width

```
library IEEE;
use IEEE.std logic 1164.all;
use IEEE.std logic arith.all;
entity adder is
  generic (N : natural := 4);
 port (a i : in std logic vector(N-1 downto 0);
       b i : in std logic vector(N-1 downto 0);
        sum o : out std logic vector(N-1 downto 0);
        cy o : out std logic);
end adder:
architecture rtl of adder is
  signal s sum : unsigned(N downto 0);
begin
  s sum <= unsigned(a i) + conv unsigned(unsigned(b i),N+1);
  cy o \le sum(N);
  sum o \leq s sum (N-1 downto 0);
end rtl;
```

Summary



- VHDL Data Types
- Resolution Function
- Procedures, Functions
- Advanced Examples


Questions



- 1) Which data types does VHDL know natively?
 - A integer
 - B real
 - C bit
 - D char
- 2) What does operator overloading in VHDL mean?
 - A same function name with different parameters is automatically resolved
 - B compile error because of two functions having the same name
 - C compile error because of two functions having the same parameters
 - D not existing in VHDL
- 3) Which VHDL construct allows to place commonly used declarations?
 - A package
 - B architecture
 - C entity
 - D configuration



Class Example: 8-bit Adder



Be careful with the different VHDL data types!

Which VHDL data types can be used with the "+" function?