#### Elektronik



#### Introduction to VHDL III

## Attributes – Flip-Flop Types - Examples

Roland Höller Email: hoeller@technikum-wien.at

Die Besten. Seit 1994. www.technikum-wien.at

# TECHNIKUM WIEN

#### **Attributes**

- Attributes for VHDL types and signals ease VHDL coding
- TS'left, TS'right, TS'low and TS'high deliver the corresponding bounds of the type ranges.
- SIG'stable(T) is TRUE, if SIG did not change for the last T time units.
- SIG'event is TRUE, whenever SIG changes.

```
type a_byte is array (7 downto 0) of bit;
-- a_byte'left and a_byte'high are 7.
-- a_byte'right and a_byte'low are 0.
```



#### **Attributes**

Most often used attribute for RTL design:

```
if clk'event and (clk = 1) then jede steigende Flanke s_q < s_d i; s_q bekommt Wert von s_d i bei der nächsten steigenden Flanke
```

Using the LENGTH attribute:

```
for i in 0 to s_d_i'length
  v_parity := v_parity xor s_d_i(i);
end loop;
```



#### **Attributes**

Using the HIGH attribute:

```
s_d_to_pci_o(s_status_reg'high downto 0) <= s_status_reg;
s_d_to_pci_o(31 downto s_status_reg'length) <= (others => '0');
```



#### **Attributes**

Special form of attributes of VHDL signals for communication with EDA tools:

```
library IEEE;
use IEEE.std_logic_1164.all;

entity ff3 is
   port(data_i: in std_logic;
        clk_i: in std_logic;
        reset_i: in std_logic;
        qout_o: out std_logic);

attribute sync_set_reset of reset_i : signal is "true";
end ff3;
```



## Flip Flop 1 (edge sensitive)

```
library IEEE;
use IEEE.std logic 1164.all;
entity ff1 is
  port(data i: in std logic;
       clk i: in std logic;
       qout o: out std logic);
end ff1:
-- VHDL description of a D-Flip Flop
architecture rtl of ff1 is
begin
 p ff: process(clk i, data i)
  begin
    if (clk i'event and clk i = '1') then
      qout o <= data i;</pre>
    end if;
  end process p ff;
end rtl;
```

qout\_o bekommt nur wenn sich clk\_i ändert und eine steigende Flanke den Wert von data\_i



## Flip Flop 2 (edge sensitive)

```
library IEEE;
use IEEE.std logic 1164.all;
entity ff2 is
  port(data i: in std logic;
       clk i: in std logic;
       qout o: out std logic);
end ff2;
-- VHDL description of a D-Flip Flop
-- data i is not in the sensitivity list
architecture rtl of ff2 is
begin
 p ff: process(clk i)
  begin
    if (clk i'event and clk i = '1') then
      qout o <= data i;
    end if;
  end process p ff;
end rtl;
```



## Flip Flop 3 (asynchronous reset)

```
library IEEE;
use IEEE.std logic 1164.all;
entity ff3 is
  port(data i: in std logic;
       clk i: in std logic;
       reset i: in std logic;
       qout o: out std logic);
end ff3;
-- VHDL description of a D-Flip Flop
-- with asynchronous reset
architecture rtl of ff3 is
begin
 p ff: process(clk i, reset i)
  begin
    if reset i = '1' then
      gout o <= '0';
    elsif (clk i'event and clk i = '1') then
      gout o <= data i;</pre>
    end if;
  end process p ff;
end rtl:
```

Wenn reset\_i eins ist, wird der Ausgang qout\_o 0 gesetzt. Wenn Clock eine steigende Flanke ist bekommt der Ausgang qout\_o den Wert vom Eingang data i.



#### Flip Flop 4 (bad description)

```
library IEEE;
use IEEE.std logic 1164.all;
entity ff4 is
 port(data i: in std logic;
       clk i: in std logic;
       reset i: in std logic;
       qout o: out std logic);
end ff4;
-- VHDL description of a Flip Flop
-- which is not synthesizeable
architecture rtl of ff4 is
begin
 p ff: process(clk i, reset i)
 begin
    if (clk i'event and clk i = '1') then
      qout o <= data i;
    elsif reset i = '1' then
      qout o <= '0';
    end if;
  end process p ff;
end rtl:
```



## Flip Flop 5 (alternate description)

```
library IEEE;
use IEEE.std logic 1164.all;
entity ff5 is
  port(data i: in std logic;
       clk i: in std logic;
       reset i: in std logic;
       qout o: out std logic);
end ff5;
-- VHDL description of a D-Flip Flop
architecture rtl of ff5 is
begin
  p ff: process(clk i)
  begin
    wait until (clk i'event and clk i = '1');
      qout o <= data i;</pre>
  end process p ff;
end rtl:
```



## Flip Flop 6 (falling edge sensitive)

```
library IEEE;
use IEEE.std logic 1164.all;
entity ff6 is
  port(data i: in std logic;
       clk i: in std logic;
       reset i: in std logic;
       qout o: out std logic);
end ff6;
-- VHDL description of a Flip Flop
-- with asynchronous reset, negative edge
architecture rtl of ff6 is
begin
 p ff: process(clk i, reset i)
  begin
    if reset i = '1' then
      gout o <= '0';
    elsif (clk i'event and clk i = '0') then
      gout o <= data i;</pre>
    end if;
  end process p ff;
end rtl:
```



## Flip Flop 7 (reset and enable)

```
library IEEE;
use IEEE.std logic 1164.all;
entity ff7 is
 port(data i: in std logic;
       clk i: in std logic;
       reset i: in std logic;
       enable i: in std logic;
       qout o: out std logic);
end ff7:
-- VHDL description of a Flip Flop
-- with asynchronous reset and enable
architecture rtl of ff7 is
begin
 p ff: process(clk i, reset i)
 begin
    if reset i = '1' then
      qout o <= '0';
    elsif (clk i'event and clk i = '1') then
      if enable i = '1' then
        gout o <= data i;</pre>
      end if;
    end if;
  end process p ff;
end rtl;
```



## Flip Flop 8 (T-FF)

```
library IEEE;
use IEEE.std_logic_1164.all;
entity ff8 is
   port(data_i: in std_logic;
        clk_i: in std_logic;
        reset_i: in std_logic;
        toggle_i: in std_logic;
        qout_o: out std_logic);
end ff8;
-- VHDL description of a
-- Toggle Flip Flop
-- with asynchronous reset
architecture rtl of ff8 is
   signal s_data_int : std_logic;
begin
```

```
p_ff: process(clk_i, reset_i)
  begin
    if reset_i = '1' then
        s_data_int <= '0';
  elsif (clk_i'event and clk_i = '1') then
        if toggle_i = '1' then
            s_data_int <= not(s_data_int);
        end if;
  end process p_ff;

qout_o <= s_data_int; Zuweisung außerhalb
  end rtl; des Prozesses und nur
        einmal im Code</pre>
```



## Flip Flop 9 (synchronous set)

```
library IEEE;
use IEEE.std logic 1164.all;
entity ff9 is
 port(data i: in std logic;
       clk_i: in std_logic; set i: in std_logic;
       qout o: out std logic);
end ff9;
-- VHDL description of a D-Flip Flop
-- with synchronous set
architecture rtl of ff9 is
begin
  p ff: process(clk i)
  begin
    if (clk i'event and clk i = '1') then
      if set i = '1' then
        qout o <= '1';
      else
        gout o <= data i;</pre>
      end if;
    end if;
  end process p ff;
end rtl:
```

Genau das Gegenteil von dem asynchronen Flip-Flop. Erst event Abfrage dann reset Abfrage

# Summary



- VHDL Attributes
- Various Flip-Flop Descriptions

# FH University of Applied Sciences TECHNIKUM WIEN

#### Questions

- 1) Which VHDL attribute is true if a signal changes its value?
  - A 'length
  - B 'high
  - C 'low
  - D 'event
- 2) Which VHDL attribute delivers the length of a vector?
  - A 'low
  - B 'high
  - C 'event
  - D 'length
- 3) Which of the following examples describe the falling edge of signal clk?
  - A if clk'event and clk='1' then
  - B if clk'stable then
  - C if clk'event and clk='0' then
  - D if clk='0' then



## Class Example: D/JK-Flip Flop

1) Describe and simulate a D-Flip Flop in VHDL



J	K	Q
0	0	hold
0	1	0
1	0	1
1	1	toggle

