Elektronik



Introduction to VHDL II

Process – Sequential Statements – Concurrent Statements – Examples

Roland Höller Email: hoeller@technikum-wien.at

Die Besten. Seit 1994. www.technikum-wien.at

The Block



- Groups concurrent statements
- Only within architectures
- Just used to name portions of code signal s_a, s_b, s_x0,
- No "real" function associated

```
architecture rtl of logic is
```

```
s_x1, s_x2 : std_logic;
```

```
begin
  b_logic0 : block
begin
    s_x0 <= s_a or s_b;
    s_x1 <= s_a xor s_b;
end block b_logic0;

b_logic1 : block
begin
    s_x2 <= not(s_x0)
end block b_logic1;
end rtl;</pre>
```

TECHNIKUM WIEN

The Process

- Groups sequential statements
- Only within architectures
- Several processes run concurrently
- Process sensitivity list or wait statement
- Signals receive their value after finishing the event
- Variables receive their values immediately

```
architecture sim of logic is
  signal s a, s b, s x0,
    s x1, s x2 : std logic;
begin
  p logic0 : process (s a, s b)
  begin
    if s a = '0' and s b = '0' then
      s x0 <= '0';
    else
      s x0 <= '1';
    end if;
    s x1 <= s a xor s b;
  end process p logic0;
  p logic1 : process
  begin
    s x2 \le not(s x0);
    wait for 5 ns;
  end process p logic1;
end sim;
```

Signals



- Signals connect the different units of a design like wires
- Communication between processes
- Keep the last value
- Signals can be declared
 - within a package
 - as port of an entity
 - within an architecture

```
architecture rtl of example is

-- signal declaration
    signal s_result : std_logic;
    signal s_sum : integer;

begin

-- signal assignment
    s_result <= '0';
    s_sum <= 5;

end rtl;</pre>
```

Variables



- Variables are declared and known only in processes
- Immediate assignment
- Variables are used
 - to be realized as combinatorial logic
 - to carry out an algorithm

```
p_decode : process (s_a, s_b)

variable v_count : integer;

begin

v_count := 4;
s_a <= v_count;

end process p decode;</pre>
```



Signals vs. Variables

<u>Signals</u>

Assignment Operator:

<=

Declaration:

architecture rtl of fulladder
 signal s_sum : std_logic;
begin

- Visibility: in the whole architecture
- New Value: after suspend of process

Variables

Assignment Operator:

<u>:</u>=

Declaration:

```
p_decode: process
  variable v_result :
std_logic;
begin
```

- Visibility: only in the process
- New Value: immediately after assignment

FH University of Applied Sciences TECHNIKUM WIEN

The IF-Statement

- Sequential statement
- "elsif" sequence
 - one or no branch
 - priority
- Avoid unintended latches!
 - Due to incomplete IF statements
 - In combinatorial processes

```
p_select : process (s_a, s_b, s_sel)
begin
    -- multiplexer
    if s_sel = '1' then
        s_out <= s_a;
    else
        s_out <= s_b;
    end if;
    -- unintended latch
    if s_sel = '1' then
        s_latch <= s_a;
    end if;
end process p select;</pre>
```

TECHNIKUM WIEN

The CASE- Statement

- Sequential statement
- Choice options must not overlap
- All choices have to be covered
- Avoid unintended latches!

```
p_select : process (s_a, s_b, s_sel)
begin
   -- multiplexer
   case s_sel is
     when "11" => s_out <= s_a;
     when "10" => s_out <= "000";
     when others => s_out <= s_b;
   end case;
end process;</pre>
```

FH University of Applied Sciences TECHNIKUM WIEN

Loops

- Sequential statement
- Loop-variable has not to be defined
- Assignments to loop variables are not allowed
- Label is optional

```
s_out <= "0000";
for_loop : for i in 3 downto 0 loop
  if s_a = i then
     s_out(i) <= '1';
  end if;
end loop for_loop;</pre>
```

```
while_loop : while true loop
  wait for 50 ns;
  clk_i <= not(clk_i);
end loop while_loop;</pre>
```

```
loop
  wait for 200 ns;
  s_run <= not(s_run);
end loop;</pre>
```

FH University of Applied Sciences TECHNIKUM WIEN

Operators

- Logical operators
 - not, and, or, xor, nand, nor, xnor, sll, srl, sla, sra, rol, ror;
 - Predefined for bit, bit_vector, boolean, std_ulogic, std_logic, std_ulogic_vector, std_logic_vector
- Relational operators (result is true or false)
 - **-** <, >, =, <=, /=, >=;
 - Arrays are compared left-justified
- Arithmetical operators
 - +, -, /, *, **, abs, rem, mod
 - Predefined for integer, real (except mod and rem), time
 - Not defined for bit_vector, std_logic_vector, std_ulogic_vector



low

high

Operator Precedence

| logical | and | or | nand | nor | xor | |
|---------------|-----|-----|------|-----|-----|-----|
| relational | = | /= | < | <= | > | >= |
| adding | + | - | & | | | |
| unary sign | + | - | | | | |
| shift | sll | srl | sla | sra | rol | ror |
| multiplying | * | / | mod | rem | | |
| miscellaneous | ** | abs | not | | | |

Use always brackets to define the sequence of calculation!



Concurrent Statements

"with-select" and "when" statements:

"010" when others;



Syntax Errors

```
architecture rtl of test is
     signal s u, s x, s c : std logic;
     signal s sel : std logic vector(2 downto 0);
     signal s s : bit;
begin
   s c <= s s;
                                           process (s sel)
   s u <= '1';
                                           begin
   s u <= '0';
                                              case s sel is
   s x <= 'U';
                                               when "000" >> s x <= '1';
   s sel <= "000";
                                              end case;
                                           end process;
                                         end rtl;
```

- # ERROR: ./test.vhd(19): Nonresolved signal s_s already has a source (on line 18).
- # ERROR: ./test.vhd(30): Case statement only covers 2 out of 729 cases.
- # ERROR: ./test.vhd(36): VHDL Compiler exiting



VHDL Simulation

- VHDL code is executable
- Basic understanding of compilation and execution mechanisms for RTL coding required
- Check correctness of your RTL code using a VHDL testbench
- Verification is complex and time consuming
- Broader and deeper VHDL knowledge required



A Testbench I (Full Adder)

```
library IEEE;
use IEEE.std logic 1164.all;
library work;
entity tb fulladder is
end tb fulladder;
architecture sim of tb fulladder is
  component fulladder
    port (a i : in std logic;
          b i : in std_logic;
          cy i : in std logic;
          cy o : out std logic;
          sum o : out std logic);
  end component;
```



A Testbench II (Full Adder)

```
signal a i : std logic;
  signal b i : std logic;
  signal cy i : std_logic;
  signal cy_o : std_logic;
  signal sum o : std logic;
begin
  u1 : fulladder
   port map(a i => a i;
            b_i => b_i;
            cy i => cy i;
            cy o => cy o;
            sum o => sum o);
```




A Testbench III (Full Adder)

```
p run : process
 begin
    a i <= '0';
   b i <= '0';
    cy i <= '0';
    wait for 100 ns;
    a i <= '1';
    b i <= '0';
    cy i <= '0';
    wait for 100 ns;
end process p run;
end sim;
configuration to fulladder sim cfg of to fulladder is
  for sim
  end for;
end tb fulladder sim cfg;
```



Simulation of the Full Adder Design





Simulation

- The simulation of a VHDL model is performed in three
- steps:
 - 1) Elaboration

- The design elements are created.
- All design objects are elaborated before simulation.
- Main VHDL constructs before side- or subcomponents (i.e. entity before architecture).
- Component which is referred to in another one has to be analyzed first (e.g. package before entity).

2) Initialization

 Assign start values to the signals (as given in the declaration or the leftmost of the type).

3) Execution


- · The simulation starts.
- One simulation cycle after another is executed.





The Simulation Cycle

- The simulation cycle (delta cycle) consists of two steps:
 - 1) Signal update (list of signals, which changed)
 - 2) Process execution



Summary



- Block, Process
- Signals, Variables
- Sequential statements
- Concurrent statements
- Operators
- Simulation with Testbench


Questions



- 1) Which portion of VHDL code contains sequential statements?
 - A The process before the begin
 - C The process after the begin
 - B The architecture
 - D The configuration
- 2) Which of the following VHDL constructs can be used stand alone?
 - A Architecture
 - C Process
 - B Entity
 - D Configuration
- 3) At which place in the VHDL code the type of a signal has to be given?
 - A At the declaration of the signal
 - C In the configuration
 - B At the first use of the signal in the code
 - D Not necessary
- 4) Which steps are necessary to simulate a VHDL model?
 - A Elaboration and Execution
 - C Execution
 - B Elaboration, Initialization, Execution
 - D Elaboration



Class Example: 3-bit Decoder



| data_i | data_o |
|--------|----------|
| 000 | 0000001 |
| 001 | 00000010 |
| 010 | 00000100 |
| 011 | 00001000 |
| 100 | 00010000 |
| 101 | 00100000 |
| 110 | 01000000 |
| 111 | 10000000 |