## **RISC-V CPU Animation**

The <u>RISC-V CPU Animation</u> is a learning tool built to convey CPU <u>pipelining</u> concepts and techniques as well as other computing concepts such as a calling convention and parallel execution via an implementation of the official <u>RISC-V</u> (pronounced "risk five") <u>ISA</u> (instruction set architecture). The animation is designed to be of optimum benefit to students learning about CPU architecture and also to instructors, allowing them to teach dynamic concepts via a non-static method as opposed to lecture slides and textbooks. The <u>RISC-V CPU Animation</u> is particularly designed to complement the Trinity College Computer Science 3rd Year Module <u>CSU34021</u> (Computer Architecture II).

The animation is built atop the pre-existing MIPS/<u>DLX</u> CPU Animation, already familiar to those students who have taken the <u>CSU34021</u> (previously <u>CS3021</u>) module. The <u>RISC-V</u> CPU updates the instruction set of that animation to an adaptation of <u>RISC-V</u>, a new open source hardware <u>ISA</u> based on established <u>RISC</u> (reduced instruction set computer) principles. This more modern instruction set led to a morphing of the animation's pipeline and allowed for an expansion of the concepts covered by the animation. It is built using <u>VivioJS</u>, a C-like object-oriented language that compiles into JavaScript, to be run on any machine with a browser. It is the hope of the project that the <u>RISC-V</u> CPU Animation will be published freely <u>online</u> for anybody with an interest in the subject to use and learn from.