CSU22022 Computer Architecture I

Prof. Michael Manzke

Assignment: Project Milestone Register File

Checklist

15th October 2023

Version 1.0

All files must be submitted to Blackboard as individual files, no zip files. Submit only entities that are working and are fully tested. You must follow the entity order on the checklist. You cannot skip entities.

The entities must be programmed and tested in the following order. Please confirm by ticking all the boxes next the items that all required files are available on Blackboard and that the entity is fully working. You must print this checklist, tick the boxes, sign it, and submit it to Blackboard.

1	RF_Mux3_1Bit_XXXXXXXX.vhd	1
	RF_Mux3_1Bit_XXXXXXXX_TB.vhd	1/
	RF_Mux3_1Bit_XXXXXXXX_SchematicXX.pdf	
	RF_Mux3_1Bit_XXXXXXXX_TDXX.png	1
	RF_Mux3_1Bit_XXXXXXXX_Doc.tex (can be any file format)	
	Is working	

The state of the s	the life of the comment of the last of the
RF_Mux3_32Bit_XXXXXXXX.vhd	
RF_Mux3_32Bit_XXXXXXXX_TB.vhd	
RF_Mux3_32Bit_XXXXXXXX_SchematicXX.pdf	
RF_Mux3_32Bit_XXXXXXXX_TDXX.png	V,
RF_Mux3_32Bit_XXXXXXXX_Doc.tex (can be any file format)	1/
Is working	
	/
RF_Mux16_1Bit_XXXXXXXX.vhd	1/
RF Mux16_1Bit_XXXXXXXX_TB.vhd	
RF Mux16_1Bit_XXXXXXXX_SchematicXX.pdf	
RF Mux16_1Bit_XXXXXXXX_TDXX.png	1
RF_Mux16_1Bit_XXXXXXXX_Doc.tex (can be any file format)	1/
ls working	
	,
RF_Mux16_32Bit_XXXXXXXX.vhd	1,
RF_Mux16_32Bit_XXXXXXXX_TB.vhd	1//
RF_Mux16_32Bit_XXXXXXXX_SchematicXX.pdf	
RF_Mux16_32Bit_XXXXXXXX_TDXX.png	1/
RF_Mux16_32Bit_XXXXXXXX_Doc.tex (can be any file format)	
Is working	
RF_Mux32_1Bit_XXXXXXXX.vhd RF_Mux32_1Bit_XXXXXXXX_TB.vhd RF_Mux32_1Bit_XXXXXXXXX_SchematicXX.pdf RF_Mux32_1Bit_XXXXXXXXX_TDXX.png RF_Mux32_1Bit_XXXXXXXXX_Doc.tex (can be any file format)	
Is working	
Is working RF_Mux32_32Bit_XXXXXXXX.vhd	1,
	1,
RF_Mux32_32Bit_XXXXXXXX.vhd	
RF_Mux32_32Bit_XXXXXXXX.vhd RF_Mux32_32Bit_XXXXXXXX_TB.vhd	
RF_Mux32_32Bit_XXXXXXXX.vhd RF_Mux32_32Bit_XXXXXXXXX_TB.vhd RF_Mux32_32Bit_XXXXXXXXX_SchematicXX.pdf	

	and the second s	/
RF_	DFlipFlop_XXXXXXXX.vhd	·/
RF	DFlipFlop_XXXXXXXX_TB.vhd	1/
RF	DFlipFlop_XXXXXXXX_SchematicXX.pdf	1/
RF	DFlipFlop_XXXXXXXX_TDXX.png	
	DFlipFlop_XXXXXXXX_Doc.tex (can be any file format)	
	vorking	1/
RF	Register32Bit_XXXXXXXX.vhd	V,
	Register32Bit_XXXXXXXX_TB.vhd	
	Register32Bit_XXXXXXXX_SchematicXX.pdf	1,
	Register32Bit_XXXXXXXX_TDXX.png	1.
	Register32Bit_XXXXXXXX_Doc.tex (can be any file format)	
	vorking	
THE PERSON NAMED IN	6	
Commission of the	5 - 5 - 1 Managary Il	1/
The second second	DestReg_Decoder_XXXXXXXX.vhd	1/
	DestReg_Decoder_XXXXXXXX_TB.vhd	1
The second second	RF_DestReg_Decoder_XXXXXXXX_SchematicXX.pdf	
	_DestReg_Decoder_XXXXXXXX_TDXX.png	
and the second	RF_DestReg_Decoder_XXXXXXXX_Doc.tex (can be any file format)	
ls w	vorking	
	RF_TempDestReg_Decoder_XXXXXXXX.vhd	1
	RF_TempDestReg_Decoder_XXXXXXXX_TB.vhd	0
10	RF_TempDestReg_Decoder_XXXXXXXX_SchematicXX.pdf	1
10	RF_TempDestReg_Decoder_XXXXXXXX_TDXX.png	
LO	RF_TempDestReg_Decoder_XXXXXXXX_Doc.tex (can be any file format)	
	Is working	1
	RF_RegisterFile_32_15_XXXXXXXX.vhd	1
	RF_RegisterFile_32_15_XXXXXXXX_TB.vhd	
1 1	RF_RegisterFile_32_15_XXXXXXXX_SchematicXX.pdf	1,
	RF_RegisterFile_32_15_XXXXXXXX_TDXX.png	1
L _L	RF_RegisterFile_32_15_XXXXXXXX_Doc.tex (can be any file format)	1/
	Is working	

RF_Test_RegisterFile_32_15_XXXXXXXXX.vhd

RF_Test_RegisterFile_32_15_XXXXXXXXX_TB.vhd

RF_Test_RegisterFile_32_15_XXXXXXXXX_SchematicXX.pdf

RF_Test_RegisterFile_32_15_XXXXXXXXX_TDXX.png

RF_Test_RegisterFile_32_15_XXXXXXXXX_Doc.tex (can be any file format)

Is working

Processor_XXXXXXXX.srcs (including all subdirectories and files)
Processor_XXXXXXXX.xpr

13

Student Name:	Sean Comm	vay
		1

Student ID: 2233 5824

26/10/2023 Soan Commany

Date

Signature