Lecture 5

- No lecture next week
- Project presentations Feb. 25, 2021
 - Piazza @22 gives outline of what's required
 - 11 submissions to Assignment 1
- Assignment 2 is posted
 - Watch for Piazza post with further instructions

THE AXI BUS AND INTERFACE

Resources

- The Zynq Book, Chapter 19 (pdf download available)
- Slides borrowed from https://people-ece.vse.gmu.edu/coursewebpages/ECE/ECE69
 9 SW HW/S16/viewgraphs/ECE699 lecture 6
 .pdf
- AMBA AXI and ACE Protocol Specification
- AMBA 4 AXI4-Stream Protocol Specification

Xilinx


- Most IP blocks provided use AXI4 interfaces
- Many useful cores that you can plug-and-play

- Vivado Design Suite AXI Reference Guide
- AXI Interconnect v2.1
- AXI4-Stream Interconnect v1.1
- AXI Video Direct Memory Access


Borrowed from ECE 699: Lecture 6

AXI Interfacing
Selected Slides
(Reorganized)

AXI Interfaces



Interconnect vs. Interface



AXI Interfaces and Interconnects

Interface

A point-to-point connection for passing data, addresses, and hand-shaking signals between master and slave clients within the system

Interconnect


A switch which manages and directs traffic between attached AXI interfaces

Basic Concepts

- Transaction :
 - Transfer of data from one point in the hardware to another point

- Master: Initiates the transaction
- Slave : Responds to the initiated transaction

Communication Between AXI Master and AXI Slave



AXI4 MEMORY MAPPED (FULL AND LITE)

AXI4 vs AXI4-LITE


AXI4-LITE

- Simple, low-throughput memory-mapped communication
- Access control and status registers
- 32-bit


AXI4

- High-performance memory-mapped access
- Various bit widths
- Burst transfers


Concept of a Burst




Additional Information Exchanged Between AXI Master and AXI Slave




Five Channels of AXI Interface



AXI4 Write



AXI4 Read



AXI4 Interface

Write Address Channel

Write Data Channel

Write Response Channel


Read Address Channel

Read Data Channel


s axi awaddr[31:0] s axi awlen[7:0] s_axi_awsize[2:0] s_axi_awburst[1:0] s axi awlock[0:0] s_axi_awcache[3:0] s axi awprot[2:0] s axi awregion[3:0] s_axi_awqos[3:0] s axi awvalid s axi awready s axi wdata[31:0] s_axi_wstrb[3:0] s axi wlast s axi wvalid s_axi_wready s_axi_bresp[1:0] s axi bvalid s axi bready M AXI s axi araddr[31:0] s axi arlen[7:0] s axi arsize[2:0] s_axi_arburst[1:0] s axi arlock[0:0] s_axi_arcache[3:0] s_axi_arprot[2:0] s_axi_arregion[3:0] s_axi_arqos[3:0] s axi arvalid s axi arready s_axi_rdata[31:0] s_axi_rresp[1:0] s axi rlast s axi rvalid s_axi_rready aclk aresetn

AXI INTERCONNECT


Connecting Masters and Slaves




AXI Interconnect




Hierarchical AXI Interconnects




Clock Domain and Width Conversion




Addressing of Slaves




AXI Interconnect Address Decoding



Simple Address Definition Rules No Overlaps




Simple Address Definition Rules Address Alignment




AXI4-STREAM


Point-to-Point Data Flows



AXI Memory-Mapped vs. AXI Stream



Selected AXI Stream Ports



AXI Port Naming Conventions

