

COMPAL CONFIDENTIAL

MODEL NAME : ZAM70
PCB NO : DAA0007U000
BOM P/N : 4319R031L01 (SMT MB AA901 ZAM70 U W/DOCK I5 1.9G R1)
4319R031L02 (SMT MB AA901 ZAM70 U W/DOCK I3 1.9G R1)
GPIO MAP: 3.6C

1 chip XDP debug component list(CXDP@)			
item	Qty	Part reference	Part description
1	2	CC17,CC21	SE00000G880 (S CER CAP 0.1U 25V K X5R 0402)
2	4	RC98,RC99,RC109,RC112	SD028000080 (S RES 1/16W 0 +-5% 0402)
3	4	RC102,RC106,RC113,RC120	SD028100180 (S RES 1/16W 1K +-5% 0402)
4	1	UC7	SA00005X900 (S IC 74CBTLV3126BQ DHVQFN 14P BUS SWITCH)
5	1	JXDP1	SP02000L900 (S W-CONN SAMTEC BSH-030-01-L-D-A-TR 60P)


Huston 14" UMA

Broadwell U

2014-03-07

REV : 0.3 (X01)

@ : Nopop Component
EMC@ : EMI, ESD and RF Component
@EMC@ : EMI, ESD and RF Nopop Component
CXDP@ : XDP Component
VPRO@ : Support VPRO
CONN@ : Connector Component




MB PCB	
Part Number	Description
DAA00070000	PCB 13D LA-A901P REV0 MB/UMA DOCK 1

Layout Dell logo

COPYRIGHT 2014
ALL RIGHT RESERVED
REV: X01
PWB: DKNFC
DATE: 1410-06

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY



Compal Electronics, Inc.

Title

Cover Sheet

Size

Document Number

Rev

0.3

Date

Thursday, March 06, 2014


Sheet

1

of

53

Houston 14 UMA Dock Block Diagram



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.			
Block diagram			
Title	Document Number	Rev	0.3
LA-A901P			
Date:	Thursday, March 06, 2014	Sheet	2 of 53

POWER STATES

Signal State	SLP S3#	SLP S4#	SLP S5#	SLP A#	ALWAYS PLANE	M PLANE	SUS PLANE	RUN PLANE	CLOCKS
S0 (Full ON) / M0	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON	ON
S3 (Suspend to RAM) / M3	LOW	HIGH	HIGH	HIGH	ON	ON	ON	OFF	OFF
S4 (Suspend to DISK) / M3	LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF	OFF
S5 (SOFT OFF) / M3	LOW	LOW	LOW	HIGH	ON	ON	OFF	OFF	OFF
S3 (Suspend to RAM) / M-OFF	LOW	HIGH	HIGH	LOW	ON	OFF	ON	OFF	OFF
S4 (Suspend to DISK) / M-OFF	LOW	LOW	HIGH	LOW	ON	OFF	OFF	OFF	OFF
S5 (SOFT OFF) / M-OFF	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF	OFF

PM TABLE

power plane State	+5V_ALW +3.3V_ALW +3.3V_ALW_PCH +3.3V_RTC_LDO	+3.3V_SUS +1.35V_MEM	+5V_RUN +3.3V_RUN +0.675V_DDR_VTT +1.05V_RUN +VCC_CORE +1.5V_RUN	+3.3V_M +1.05V_M	+3.3V_M +1.05V_M (M-OFF)
S0	ON	ON	ON	ON	ON
S3	ON	ON	OFF	ON	OFF
S5 S4/AC	ON	OFF	OFF	ON	OFF
S5 S4/AC doesn't exist	OFF	OFF	OFF	OFF	OFF

need to update Power Status and
PM Table

PCIE	USB3.0	SATA	DESTINATION
	USB3.0 1		JUSB1-->Rear left
	USB3.0 2		JUSB3-->Right
PCIE 1	USB3.0 3		MMI (CARD READER)
PCIE 2	USB3.0 4		JUSB2-->Rear Right
PCIE 3			LOM
PCIE 4			WLAN
PCIE 5			WIGIG
PCIE 6	L3	SATA 0	JDOCK1 (DOCK)
	L2	SATA 1	JSATA1 (HDD)
	L1	SATA 2	SSD Cache (PCIE)
	L0	SATA 3	SSD Cache (SATA/PCIE)/HCA

BDW ULT	USB PORT#	DESTINATION
	0	JUSB1
	1	JUSB3
	2	WLAN + BT
	3	JUSB2
	4	Touch Screen
	5	CAMERA
	6	USH
	7	WWAN

USH	0	BIO
	1	NA


DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.




Title		
Port assignment		
Size	Document Number	Rev
	LA-A901P	0.3
Date:		
Thursday, March 06, 2014		
Sheet	3	of 53

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY




Compal Electronics, Inc.

Power rails

LA-A901P

Title			
Size	Document Number	Rev	
Date	Thursday, March 06, 2014	Sheet	4 of 53

SMBUS Address [0x9a]




PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY			
Compal Electronics, Inc.			
Title			
SMbus Block diagram			
Size	Document Number	Rev	
	LA-A901P	0.3	
Date:	Thursday, March 06, 2014	Sheet	5 of 53

UMA SATA port



Service Mode Switch:
Add a switch to ME_FWP signal to unlock the ME region and allow the entire region of the SPI flash to be updated using FPT.



ME_FWP_PCH has internal 20K PD.
(suspend power rail)

FLASH DESCRIPTOR SECURITY OVERRIDE
LOW = ENABLE (DEFAULT) --> Pin1 & Pin3 short
HIGH = DISABLE (ME can update) --> Pin2 & Pin3 short

INTVRMEN - INTEGRATED SUS 1.05V VRM
ENABLE

High - Enable Internal VRs
Low - Enable External VRs

INTVRMEN - INTEGRATED SUS 1.05V VRM
ENABLE

High - Enable Internal VRs
Low - Enable External VRs

INTVRMEN - INTEGRATED SUS 1.05V VRM
ENABLE

High - Enable Internal VRs
Low - Enable External VRs

INTVRMEN - INTEGRATED SUS 1.05V VRM
ENABLE

High - Enable Internal VRs
Low - Enable External VRs

INTVRMEN - INTEGRATED SUS 1.05V VRM
ENABLE

High - Enable Internal VRs
Low - Enable External VRs

INTVRMEN - INTEGRATED SUS 1.05V VRM
ENABLE

High - Enable Internal VRs
Low - Enable External VRs

INTVRMEN - INTEGRATED SUS 1.05V VRM
ENABLE

High - Enable Internal VRs
Low - Enable External VRs

INTVRMEN - INTEGRATED SUS 1.05V VRM
ENABLE

High - Enable Internal VRs
Low - Enable External VRs

INTVRMEN - INTEGRATED SUS 1.05V VRM
ENABLE

High - Enable Internal VRs
Low - Enable External VRs

INTVRMEN - INTEGRATED SUS 1.05V VRM
ENABLE

High - Enable Internal VRs
Low - Enable External VRs

INTVRMEN - INTEGRATED SUS 1.05V VRM
ENABLE

High - Enable Internal VRs
Low - Enable External VRs

INTVRMEN - INTEGRATED SUS 1.05V VRM
ENABLE

High - Enable Internal VRs
Low - Enable External VRs

INTVRMEN - INTEGRATED SUS 1.05V VRM
ENABLE

High - Enable Internal VRs
Low - Enable External VRs

INTVRMEN - INTEGRATED SUS 1.05V VRM
ENABLE

High - Enable Internal VRs
Low - Enable External VRs

INTVRMEN - INTEGRATED SUS 1.05V VRM
ENABLE

High - Enable Internal VRs
Low - Enable External VRs

INTVRMEN - INTEGRATED SUS 1.05V VRM
ENABLE

High - Enable Internal VRs
Low - Enable External VRs

INTVRMEN - INTEGRATED SUS 1.05V VRM
ENABLE

SATA0	SATA1	PCB	SATA2/PCIE6 L1	SATA3/PCIE6 L0
E-Dock	HDD	H12 UMA	M2 3042 2nd PCIe Lane for PCIe Cache	M2 3042 (HCA & SATA-Cache)
NA	HDD	H12 Entry	NA	NA
E-Dock	HDD	H14 DSC	M2 3042 SATA-Cache(no HCA)	M2 3030 WIGIG
E-Dock	HDD	H14 UMA	M2 3042 2nd PCIe Lane for PCIe Cache	M2 3042 (HCA & SATA-Cache)
NA	HDD	H14D_En	NA	M2 3030 WIGIG
NA	HDD	H14U_En	NA	NA
E-Dock	HDD	H15 DSC	M2 3042 SATA-Cache(no HCA)	M2 3030 WIGIG
E-Dock	HDD	H15 UMA	M2 3042 2nd PCIe Lane for PCIe Cache	M2 3042 (HCA & SATA-Cache)
NA	HDD	H15D_En	NA	M2 3030 WIGIG
NA	HDD	H15U_En	NA	Express card

contact to WWAN

SATA2/PCIE6_L1 contact to WWAN
SATA3/PCIE6 L0 contact to WLAN

contact to WWAN

contact to WLAN

SATA2/PCIE6_L1 contact to WWAN
SATA3/PCIE6 L0 contact to WLAN

contact to WWAN

contact to WLAN

contact to Express card

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

12P_0402_50V8J

+1.05V_M

+1.05V_M

+1.05V_M

+1.05V_M

+1.05V_M

+1.05V_M

+1.05V_M

+1.05V_M

+1.05V_M

+1.05V_M

+1.05V_M

+1.05V_M

+1.05V_M

+1.05V_M

+1.05V_M

+1.05V_M

+1.05V_M

+1.05V_M

+1.05V_M

+1.05V_M

+1.05V_M

+1.05V_M

+1.05V_M

+1.05V_M

+1.05V_M

+1.05V_M

+1.05V_M

+1.05V_M

+1.05V_M

+1.05V_M

+1.05V_M

+1.05V_M

+1.05V_M

+1.05V_M


HDA for Codec

<21> PCH_AZ_CODEC_SDOUT << RC19 1 2 33_0402_5%

<21> PCH_AZ_CODEC_SYNC << RC20 1 2 33_0402_5%


<21> PCH_AZ_CODEC_RST# >> RC22 1 2 33_0402_5%

<21> PCH_AZ_CODEC_BITCLK << RC23 1 2 33_0402_5%



Reserve for EMI

SATA Impedance Compensation






CAD note:
Place the resistor within 500 mils of the PCH. Avoid routing next to clock pins.

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.			
CPU (1/12)			
Size	Document Number	Rev	0.3
	LA-A901P		
Date:	Thursday, March 06, 2014	Sheet	6 of 53


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

[illegible]

6 OF 19

PCLKI_CLK_LPC_0 EMC@ RC72 1 2 22 0402 5% >>> CLK_PCI_SIO <35>
EMC@ RC74 1 2 22 0402 5% >>> CLK_PCI_MEC <36>

PCLKI_CLK_LPC_1 EMC@ RC67 1 2 22 0402 5% >>> CLK_PCI_LPDEBUG <37>
EMC@ RC70 1 2 22 0402 5% >>> CLK_PCI_DOCK <34>




DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.

CPU (2/12)


LA-A901R

Rev
0.3










DSWDOVREN - ON THE DSW VR ENABLE
HIGH = ENABLED (DEFAULT)
LOW = DISABLED




PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.


DELL CONFIDENTIAL/PROPRIETARY			
Compal Electronics, Inc.			
File	CPU (4/12)		
Doc	Document Number	LA-A901P	
Date	Thursday, March 14, 2014	Sheet	9 of 84



PCIE for UMA



PCB	USB2 7
H12 UMA	WWAN
H12 Entry	NA
H14 DSC	WWAN
H14 UMA	WWAN
H14D_En	NA
H14U_En	NA
H15 DSC	WWAN
H15 UMA	WWAN
H15D_En	NA
H15U_En	NA



PCB	PCIE1	PCIE2	PCIE3	PCIE4	PCIE5	PCIE6
H12 UMA	SD card	NA	LOM	WLAN	WIGIG	M2 3042 (HCA & SATA-Cache)
H12 Entry	SD card	NA	LOM	WLAN	WIGIG	NA
H14 DSC	SD card	NA	LOM	WLAN	GPU	WIGIG
H14 UMA	SD card	NA	LOM	WLAN	WIGIG	M2 3042 (HCA & SATA-Cache)
H14D_En	SD card	NA	LOM	WLAN	GPU	WIGIG
H14U_En	SD card	NA	LOM	WLAN	WIGIG	NA
H15 DSC	SD card	NA	LOM	WLAN	GPU	WIGIG
H15 UMA	SD card	NA	LOM	WLAN	WIGIG	M2 3042 (HCA & SATA-Cache)
H15D_En	SD card	NA	LOM	WLAN	GPU	WIGIG
H15U_En	SD card	NA	LOM	WLAN	WIGIG	NA

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

CPU (6/12)

LA-A901P

Thursday, March 06, 2014

Title


Size

Date

Document Number

Rev

11 of 53



TOP-BLOCK SWAP OVERRIDE	
HIGH	ENABLE
LOW(DEFAULT)	DISABLE

DIMM Detect	
HIGH	1 DIMM
LOW	2 DIMM


TLS CONFIDENTIALITY	
HIGH	ENABLE
LOW(DEFAULT)	DISABLE

No Reboot on TCO Timer expiration	
HIGH	ENABLE
LOW(DEFAULT)	DISABLE


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.









CFG STRAPS for CPU



EAR-STALL/NOT STALL RESET SEQUENCE AFTER PCU PLL IS LOCKE	
CFG0	1:(Default) Normal Operation; No stall 0:Lane Reversed



PCH/PCH LESS MODE SELECTION	
CFG1	1:(Default) Normal Operation 0:Lane Reversed



SAFE MODE BOOT	
CFG10	1: POWER FEATURES ACTIVATED DURING RESET 0: POWER FEATURES (ESPECIALLY CLOCK GATINE ARE NOT ACTIVATED

NO SVID PROTOCOL CAPABLE VR CONNECTED	
CFG9	1: VRS support SVID protocol are present 0:No VR support SVID is present The chip will not generate(OR Respond to) SVID activity

ALLOW THE USE OF NOA ON LOCKED UNITS	
CFG8	1: Enable(Default): Noa will be disable in locked units and enable in un-locked units 0: Enable Noa will be available pegrardless of the locking of the unit


Display Port Presence Strap	
CFG4	1 : Disabled; No Physical Display Port attached to Embedded Display Port 0 : Enabled; An external Display Port device is connected to the Embedded Display Port

DELL CONFIDENTIAL/PROPRIETARY




Compal Electronics, Inc.	
Title	CPU (8/12)
Size	Document Number
Date	Thursday, March 06, 2014
Rev	0.3
Sheet	13 of 53

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



Package Daisy Chain:

- 1.B2-PKG-C1-PCB-C2-PKG-B3-PCB-A3-PKG-A4
- 2.A62-PKG-A61-PCB-B61-PKG-B62-PCB-B63-PKG-A60
- 3.AY60-PKG-AW61-PCB-AY61-PKG-AW62-PCB-AY62-PKG-AW63
- 4.AW1-PKG-AW3-PCB-AY3-PKG-AW2-PCB-AY2-PKG-AV1









DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.


Title		
CPU (9/12)		
Size	Document Number	Rev
	LA-A901P	0.3
Date:	Thursday, March 06, 2014	Sheet 14 of 53

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.





Voltage Rail	Voltage (V)	S0 Iccmax Current (A) ³	Sx Iccmax Current (A) ³	Deep Sx Iccmax (A) ³	G3
VCC1_05 (Internal Suspend VR mode using INTVRMEN)	1.05	1.741	0	0	0
VCC1_05 (External Suspend VR mode using INTVRMEN)	1.05	1.632	0	0	
VCCAPLL	1.05	0.057	0	0	0
VCCSATA3PLL	1.05	0.042	0	0	0
VCCUSB3PLL	1.05	0.041	0	0	0
VCCACLKPLL	1.05	0.031	0	0	0
VCCCLK	1.05	0.200	0	0	0
VCCHSIO	1.05	1.838	0	0	0
VCCTS1_5	1.5	0.003	0	0	0
VCC3_3	3.3	0.041	0	0	0
VCCSDIO	3.3	0.017	0	0	0
VCCASW	1.05	0.658	0	0	0
VCCSPI	3.3	0.018	0	0	0
VCCHDA	3.3	0.011	<1 mA	0	0
VCCSUS3_3 (Internal Suspend VR mode using INTVRMEN)	3.3	0.063	0.024	0	0
VCCSUS3_3 (External Suspend VR mode using INTVRMEN)	3.3	0.062	0.005	0	0
DcpSus1 ⁴	1.05	0.109	0.014	0	0
DcpSus2 ⁴	1.05	0.025	0.001	0	0
DcpSus3 ⁴	1.05	0.010	0.003	0	0
DcpSus4 ⁴	1.05	0.001	0.001	0	0
VCCDSW3_3	3.3	0.114	0.004	0.002	0
VCCRTC	3.3	<1 mA	<1 mA	<1 mA	6 μ A See note 1, 2



Power Rail Isolation

Voltage Supply	Interface (power rail isolation required)	PCB Pins sharing power rail
V1.05s	Core OP1 HSIO USB2 CLKPLL CLK(A) CLK(B) CLK(C)	J11, H11, H15, AE6, AF22 AA21, W21 K9, L10, N8, P9, B18, B11, M9 AG16, AG17 A20 R21, T21 J18, K19 J17
V3.3s	GPIO RTC HDA	AC9, AA9, AE20, AE21 AH11 AH14
V3.3s	GPIO SDIO Thermal Sensor	V6, W9 UB, T9 K14, K16

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.





CPU (11/12)

LA-A901P

Size Document Number **LA-A901P** Rev 0.3
Date: Thursday, March 06, 2014 Sheet 16 of 53

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.





DELL CONFIDENTIAL/PROPRIETARY



Compal Electronics, Inc.


CPU (12/12)

Title		Rev
Size	Document Number	
LA-A901P		0.3
Date:	Thursday, March 06, 2014	Sheet 17 of 53


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

 DDR_A_DQS#[0..7] <<>
 DDR_A_DQ[0..63] <<>
 DDR_A_DQS[0..7] <<>
 DDR_A_MA[0..15] <<>


Layout Note:
Place near J1DIMM1






Layout Note:
Place near J1DIMM1.203,204




Note:
Check voltage tolerance of VREF_DQ at the DIMM socket





H=4mm
Reverse Type



DDR3L SODIMM ODT GENERATION






DELL CONFIDENTIAL/PROPRIETARY
Compal Electronics, Inc.

					Compal Electronics, Inc.				
					Title				
					DDR3L				
					Size		Document Number		
		LA-A901P							
Date: Thursday, March 06, 2014					Sheet 18		of 53		

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




Layout Note:
Place near JDIMM2








PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

+3.3V_HDD



			A_EQ	B_EQ		A_EM	B_EM
Main	Pericom	0 NC 1	3dB 6dB 9dB	3dB 6dB 9dB	0 NC 1	0dB 1.5dB	0dB 1.5dB
2nd	TI	0 NC 1	7dB 0dB 14dB	7dB 0dB 14dB	0 NC 1	0dB -6dB -3dB	0dB -6dB -3dB
3rd	Parade	EQ2 EQ1	A_EQ	B_EQ		A_EM	B_EM
		(M = VDD/2)					
		0 M	2.4dB	2.4dB			
		0 0	7.4dB	7.4dB			
		0 1	14.4dB	14.4dB			
		M M	12.2dB	12.2dB	0	0dB	0dB
		M 0	9.4dB	9.4dB	M	-3.5dB	-3.5dB
		M 1	13.3dB	13.3dB	1	-1.5dB	-1.5dB
		1 M	6.2dB	6.2dB			
		1 0	11.2dB	11.2dB			
		1 1	5dB	5dB			

For Lite-On dirty shutdown
TPS22965 EOL change to TPS22967



0.3

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

Internal Speakers Header

[illegible]

Q41
L2N7004WTG-SC703

AUD_SENSE_A

AUD_HP_NB_SENSE <35>

250V

1 2

Q41

0.1uF

0.002

250V

0

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

29

30

31

32

33

34

35

36

37

38

39

40

41

42

43

44

45

46

47

48

49

50

51

52

53

54

55

56

57

58

59

60

61

62

63

64

65

66

67

68

69

70

71

72

73

74

75

76

77

78

79

80

81

82

83

84

85

86

87

88

89

90

91

92

93

94

95

96

97

98

99

100

101

102

103

104

105

106

107

108

109

110

111

112

113

114

115

116

117

118

119

120

121

122

123

124

125

126

127

128

129

130

131

132

133

134

135

136

137

138

139

140

141

142

143

144

145

146

147

148

149

150

151

152

153

154

155

156

157

158

159

160

161

162

163

164

165

166

167

168

169

170

171

172

173

174

175

176

177

178

179

180

181

182

183

184

185

186

187

188

189

190

191

192

193

194

195

196

197

198

199

200

201

202

203

204

205

206

207

208

209

210

211

212

213

214

215

216

217

218

219

220

221

222

223

224

225

226

227

228

229

230

231

232

233

234

235

236

237

238

239

240

241

242

243

244

245

246

247

248

249

250

251

252

253

254

255

256

257

258

259

260

261

262

263

264

265

266

267

268

269

270

271

272

273

274

275

276

277

278

279

280

281

282

283

284

285

286

287

288

289

290

291

292

293

294

295

296

297

298

299

300

301

302

303

304

305

306

307

308

309

310

311

312

313

314

315

316

317

318

319

320

321

322

323

324

325

326

327

328

329

330

331

332

333

334

335

336

337

338

339

340

341

342

343

344

345

346

347

348

349

350

351

352

353

354

355

356

357

358

359

360

361

362

363

364

365

366

367

368

369

370

371

372

373

374

375

376

377

378

379

380

381

382

383

384

385

386

387

388

389

390

391

392

393

394

395

396

397

398

399

400

401

402

403

404

405

406

407

408

409

410

411

412

413

414

415

416

417

418

419

420

421

422

423

424

425

426

427

428

429

430

431

432

433

434

435

436

437

438

439

440

441

442

443

444

445

446

Place closely to Pin 14 for DOCK only

The diagram illustrates the internal circuitry for the DOCK HP and MIC sections. The DOCK_HP section features a +3.3V_RUN_AUDIO input connected to a 100k 0402 5% resistor (RA29) and a 20k 0402 5% resistor (RA28) in series, connected to pin 14 (QA3A). The DOCK_MIC section features a +3.3V_RUN_AUDIO input connected to a 100k 0402 5% resistor (RA25) and a 20k 0402 5% resistor (RA27) in series, connected to pin 5 (QA3B). Both sections include a 100k 0402 5% resistor (RA26) connected to the input. The output of the DOCK_HP section is connected to the DOCK_HP_DET pin, and the output of the DOCK_MIC section is connected to the DOCK_MIC_DET pin. The diagram also shows the connection to the +3.3V_RUN_AUDIO pin and the connection to the DOCK_HP and DOCK_MIC pins.

Digital Mic

The diagram shows a digital microphone module (MIC1) connected to an SPM1437H04H-6_6P. The MIC1 chip has pins 1 (GND), 2 (LEFT/RIGHT DATA), 3 (GND), 4 (CLOCK), 5 (VCC), and 6 (+3.3V_RUN). The SPM1437H04H-6_6P has pins 1 (GND), 2 (LEFT/RIGHT DATA), 3 (GND), 4 (CLOCK), 5 (VCC), and 6 (+3.3V_RUN). The connections are: MIC1 pin 1 to SPM1437H04H-6_6P pin 1, MIC1 pin 2 to SPM1437H04H-6_6P pin 2, MIC1 pin 3 to SPM1437H04H-6_6P pin 3, MIC1 pin 4 to SPM1437H04H-6_6P pin 4, MIC1 pin 5 to SPM1437H04H-6_6P pin 5, and MIC1 pin 6 to SPM1437H04H-6_6P pin 6.

<34> DAI_12MHZ# <<<>>> 1 2 I2S_MCLK
 EMC @ RA30 22.0402 5%
 <34> DAI_BCLK# <<<>>> 1 2 I2S_BCLK
 EMC @ RA31 22.0402 5%
 <34> DAI_DO# <<<>>> RA32 3 2 I2S_DO Place RA32 close to coder
 33.0402 5%
 <34> DAI_LRCK# <<<>>>
 <34> DAI_DI <<<>>>

1 **PJP6** 2
PAD-OPEN1x2m

Realtek feedback

IA1	
I2S_IF_Flat	AVDD1 AVDD2
DVDD_IO	CPVDD PVD11 PVD2
DVDD	HP1/MC1/JD(JD1) I2S_INI2S_OUT/JD(JD2) TV_Mode/LINE1-JD (JD3)
BCLK	
SDATA-OUT	LINE1-L1/PORT-C-L1/RING2 LINE1-R1/PORT-C-R1/RS1/RS2
SYNC	LINE1-VREF0
SDATA-IN	MC-CAP HP1OUT-L1(PORT-A-L) HP1OUT-R1(PORT-A-R)
RESET#	SPK-OUT-L+ SPK-OUT-L-
I2S_MCLK	SPK-OUT-R+ SPK-OUT-R-
I2S_SCLK	
I2S_DOUT	PCBEEP
I2S_LRCK	
I2S_DIN	GPIO0/DIMC-CLK GPIO1/DIMC-DATA12 SPDIF-OUT/DIMC-DATA34/GPIO2

Pin 1 connection diagram for CA29. The diagram shows a 35-pin connector with pins 35, 36, 34, 25, 30, 26, and 37. Pin 35 is labeled 'Place CA29 close to Codec'. Pin 36 is labeled 'CBN'. Pin 34 is labeled 'CBP'. Pin 25 is labeled 'CPVE VREF'. Pin 30 is labeled 'MIC1-VREF0'. Pin 26 is labeled 'AVSS1'. Pin 37 is labeled 'AVSS2'. The diagram shows connections to a 1U_0603_10V6K capacitor, a 1U_0603_10V6K capacitor, a 2.2U_0402_6.3V6M capacitor, and a ground symbol.


RING2 EMC@LA10 1 2 BLM15PX330SN1D 2P
 KUD_HP_OUT_L EMC@LA2 1 2 BLM15BD601SN1D 2P
 AUD_HP_OUT_R EMC@LA3 1 2 BLM15BD601SN1D 2P
 SLEEVE EMC@LA11 1 2 BLM15PX330SN1D 2P

RING2 1 2 RA5
 2.2K_0402_5%
 SLEEVE 1 2 RA6
 2.2K_0402_5%

The diagram shows two components, PJP10 and PJP1m, connected in a similar manner. The PJP10 component has two terminals labeled '1' and '2'. Terminal '1' is connected to +5V_RUN, and terminal '2' is connected to +5V_RUN_AUDIO. The PJP1m component also has two terminals labeled '1' and '2'. Terminal '1' is connected to +3.3V_RUN, and terminal '2' is connected to +3.3V_RUN_AUDIO.

The diagram shows a side profile of a 3.5mm audio jack. It is divided into four distinct sections, each with a different hatching pattern. Arrows point from labels to these sections: 'HP-Out-Right' points to the top ring, 'HP-Out-Left' points to the bottom ring, 'Nokia-MIC' points to the second ring from the top, and 'iPhone-MIC' points to the third ring from the top. The entire assembly is labeled 'Global Headset' and 'Universal Jack'.

DELL CONFIDENTIAL/PROPRIETARY


		Compal Electronics, Inc.	
		Title Codec ALC3226	
Size	Document Number	LA-A901P	
Date:	Thursday, March 06, 2014	Sheet	21 of 53

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT


	Re
--	----




For Touchscreen




WebCAM



Backlight POWER



LCDVDD POWER



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

eDP CONN & Touch screen








LA-A901P

3


Date: Thursday, March 06, 2014

Sheet 23 of 53

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



ESD Request



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

HDMI CONN







LA-A901P

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



Title			
HDMI CONN			
Size	Document Number		Rev
	LA-A901P		0.3
Date:	Thursday, March 06, 2014	Sheet	24 of 53

PCB	DP SWITCH
H12 UMA	PS8338+PS8339
H12 Entry	PS8339
H14 DSC	PS8338
H14 UMA	PS8338
H14D_En	PS8338
H14U_En	PS8338
H15 DSC	PS8338
H15 UMA	PS8338
H15D_En	PS8338
H15U_En	PS8338



	DP	HDMI
DPB_CA_DET	0	1
DPC_CA_DET	0	1

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY



Compal Electronics, Inc.


DP SW

LA-A901P


Date: Thursday, March 06, 2014 Sheet 25 of 53

VGA SW


PCB	VGA SWITCH
H12 UMA	NA
H12 Entry	NA
H14 DSC	PI3V713
H14 UMA	PI3V713
H14D_En	NA
H14U_En	NA
H15 DSC	PI3V713
H15 UMA	PI3V713
H15D_En	NA
H15U_En	NA





source from VMM2320



SEL1/SEL2	Chanel	Source
0	A=B1	MB
1	A=B2	APR/SPR



ESD Request



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.







DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title	VGA SW & VGA Conn
-------	-------------------

LA-A901P

Date: Thursday, March 06, 2014 Sheet 26 of 53




PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title		
USH & TPM		
Size	Document Number	Rev
	LA-A901P	0.3
Date:	Thursday, March 06, 2014	Sheet 27 of 53






Sheet 29 of 53




NGFF slot B Key B

NGFF for UMA


NGFF slot A Key A



conn should be change SP070011B00 TBD



STATE #	CONFIG_0	CONFIG_1	CONFIG_2	CONFIG_3	Module Type
0	GND	GND	GND	GND	SSD-SATA
1	GND	HIGH	GND	GND	SSD-PCIE
8	HIGH	GND	GND	GND	WWAN
14	HIGH	GND	HIGH	HIGH	HCA-PCIE
15	HIGH	HIGH	HIGH	HIGH	NA






Power Rating TBD

PWR Rail	Voltage Tolerance	Primary Power		Aux Power
		Peak	Normal	Normal
+3.3V				

LED control circuit

SIM Card






DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.



NGFF Card			
File	Document Number	Rev	0.3
Size	LA-A901P		
Date	Thursday, March 06, 2014	Page	30 of 33

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL INC. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.





check port mapping

DOCKED	function
1	Dock
0	M/B







check port mapping




DOCKED_LIO_EN	function
1	Dock
0	M/B



PCB	USB2 0	USB2 3
H12 UMA	USB3102	NX3DV221
H12 Entry	NA	NA
H14 DSC	USB3102	NX3DV221
H14 UMA	USB3102	NX3DV221
H14D_En	NA	NA
H14U_En	NA	NA
H15 DSC	USB3102	NX3DV221
H15 UMA	USB3102	NX3DV221
H15D_En	NA	NA
H15U_En	NA	NA



ESD Request









DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.



Title		USB3.0	
Size	Document Number	LA-A901P	
Date:	Thursday, March 06, 2014	Sheet	31 of 53

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.			
Title			
USB SW			
Size	Document Number	Rev	
	LA-A901P	0.3	
Date:	Thursday, March 06, 2014	Sheet	32 of 53

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

Houston 14 support NFC on USH


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title				
NFC				
Size	Document Number			Rev
	LA-A901P			0.3
Date:	Thursday, March 06, 2014		Sheet 33 of 53	



SP0300013A0 LINK DONE

DELL CONFIDENTIAL/PROPRIETARY






Compal Electronics, Inc.

E-Dock

LA-A901P

Date: Thursday, March 06, 2014 Sheet 34 of 53

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



RE70	CE40	REV
240K	4700p	X00
130K	4700p	X01
33K	4700p	X02
1K	4700p	A00

BOARD_ID rise time is measured from 5%-68%

Setting for Thermal Design

5085 Channel	Location
DP1/DN1	CPU
DP2/DN2	DIMM
DN2a/DP2a	WiGig
DP4/DN4	V.R

Place under CPU

Place CE35 close to the QE3 as possible

SODIMM and CE37 close to QE5

DP2/DN2 for SODIMM on QE5, place QE5 close to SODIMM and CE37 close to QE5


DN2a/DP2a for WiGig on QE7, place QE7 close to WiGig and CE46 close to QE7

DP4/DN4 for skin on QE6, place QE6 close to Vcore VR choke.

Thermal Monitoring Interface Strap Option

HIGH Thermistor Readings

LOW Diode Readings



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

MEC5085

LA-A901P

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. THIS DOCUMENT MAY NOT BE REPRODUCED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL INC. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



Document Number


Revision

Issue


Date

Page


Touch Pad



Keyboard



RSMRST circuit



@eDP Cable W CAM

Part Number	Description
DC02C007600	H-CONN SET 13D MB-EDP-CAMERA

@eDP TS Cable W CAM

Part Number	Description
DC02C007C00	H-CONN SET 13D MB-EDP-CAMERA-TS

@eDP Cable W/O CAM

Part Number	Description
DC02C007D00	H-CONN SET 13D MB-EDP

@SATA SPINDLE Cable

Part Number	Description
DC02C007500	H-CONN SET 13D MB-SPINDLE HDD

@SATA Cable

Part Number	Description
DC02C007400	H-CONN SET 13D MB-MSATA HDD

@DC-IN Cable

Part Number	Description
DC301000100	CONN SET 13P DCJACK-MB 20W1003-041110P

@BATT Cable

Part Number	Description
DC02001X800	H-CONN SET 13D MB-BATT CABLE

@LED FFC

Part Number	Description
NBX0001J000	FFC 10P F P0.5 PAD0.3 172MM MB-LED/B 13D

@FP FFC

Part Number	Description
NBX0001JK00	FFC 8P F P0.5 PAD.3 123MM MB-FP VALIDITY

@TP FFC

Part Number	Description
NBX0001J100	FFC 16P F P0.5 PAD=0.3 119MM MB-TP 13D

@USH Board FFC

Part Number	Description
NBX0001J300	FFC 26P G P0.5 PAD.3 88MM MB-USH/B 13D

@RTC BATT

Part Number	Description
GC02001D900	BATT CR2032 3V 225MAH PA 5 W/C 30MM

@FAN

Part Number	Description
DC28A000800	FAN SET DAQ20 DC5V AB7405HB-HB3 ADDA

@Speak

Part Number	Description
PK230003Q0L	SPK PACK ZJX 2.0W 4 OHM FG

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.


Title		
Keyboard		
Size	Document Number	Rev
	LA-A901P	0.3
Date:	Thursday, March 06, 2014	Sheet 37 of 53

+1.05V_MODPHY




if support MODPHY off keep DSC solution
MODPHY timing spec 0.7V/us and <65us


Figure 5-6. Sequencing Requirements between HSIOPC and LPT-LP 1.05V rails and COMP/IREF signals




+1.05V_RUN source



+3.3V_ALW_PCH/+3.3V_M source



+3.3V_RUN/+5V_RUN source



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.


Power control

LA-A901P

Date: Thursday, March 06, 2014 Sheet 38 of 53

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.


HDD LED solution for White LED





Battery LED




WLAN LED solution for White LED




Breath LED



POWER & INSTANT ON SWITCH





LED board CONN



LED Circuit Control Table

	SYS_LED_MASK#	LID_CL#
Mask All LEDs (Unobtrusive mode)	0	X
Mask Base MB LEDs (Lid Closed)	1	0
Do not Mask LEDs (Lid Opened)	1	1

Fiducial Mark





PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.


DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title	
PAD, LED	
Size	Document Number
	LA-A901P
Date	Rev
Thursday, March 06, 2014	0.3
Sheet	of
39	53





DELL CONFIDENTIAL/PROPRIETARY

		Compal Electronics, Inc.	
		+DCIN	
Size	Document Number	LA-A901P	
Date	Thursday, March 06, 2014	Sheet	40 of 53

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Rev 0.3






DELL CONFIDENTIAL/PROPRIETARY



Compal Electronics, Inc.

Title				
+1.05V_M				
Size	Document Number			Rev
	LA-A901P			0.3
Date:	Thursday, March 06, 2014		Sheet 43 of 53	


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS




+1.5V_RUN
TDC 0.47 A
Peak Current 0.67 A


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS IS TO BE RELEASED TO THE PUBLIC OR TO ANY OTHER PERSON OR ENTITY WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.

DELL CONFIDENTIAL/PROPRIETARY

	Compal Electronics, Inc.				
	Title				
	+1.5V_RUN				
	Size	Document Number			Rev
		LA-A901P			0.3
	Date:	Thursday, March 06, 2014		Sheet 44 of 53	



Purpose: Trigger PROCHOT# when active battery is removed from system.
Allows EC to re-establish system performance for battery next in line.



DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.

Selector


Number **LA-A901P**

Date: Thursday, March 06, 2014 Sheet 47 of 53

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ('DELL'). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY

			
Compal Electronics, Inc.			
Title			
PROCESSOR DECOUPLING			
Size	Document Number		Rev
	LA-A901P		0.3
Date:	Thursday, March 06, 2014		Sheet 48 of 53

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Version Change List (P. I. R. List)


[illegible]

Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	6	HW	2013/10/8	COMPAL	Follow intel reference circuit.	Add CC100, RC300 on CPU pin AC4, net name is PM_TEST_RST	0.2(X01)
2	27	HW	2013/10/8	COMPAL	Dell drop POA function.	Change JUSH1 from 26 pin to 20 pin, pin define follow E5	0.2(X01)
3	36	HW	2013/10/8	COMPAL	Dell drop POA function.	remove POA_WAKE# off page symbol remove POA_ON/OFF#,make UE2.B62 to be NC pin	0.2(X01)
4	22	HW	2013/10/9	COMPAL	IC version changed.	VMM2320 circuit change: 1. UV8 from VMM2320 change to VMM 2330 (SA00007G800) 2. UV8 pin J3, E5 to +1.05V_RUN 3. VMM_SPI_WP# reserved RV517, 2.2K resistor PU to +3.3V_RUN_VMM 4. VMM_GPIO4,reserved RV518, 2.2K resistor PU to +3.3V_RUN_VMM 5. VMM_GPIO5 reserved RV519, 2.2K resistor PU to +3.3V_RUN_VMM 6. add QV20,CZ69,RV210,RV212,QV21 external FET switch circuit 7. UV8 pin B5, B6 change to +3.3V_RUN_VMM 8. LP_CTL add RV516, 2.2K resistor PU to +3.3V_RUN_VMM 9. Depop RV73 10. add LP_EN on UV8.A5 (10/18) 11. depop QV20,CZ69,RV210,RV212, QV21 external FET switch circuit (10/24) 12.RPV2 pin1 & pin2 NC (11/4)	0.2(X01)
5	23	HW	2013/10/9	COMPAL	Follow EMC suggestion	Change LI1,LI2,LI3,LI4,LI5,LI6,LI7,LI8,LI9,LV3,LV6,LV10,LV12,LV27 From SM070003K00 (S COM FI_ CHILISIN CMMI21T-900Y-N) To SM070003Y00 (S COM FI_ MURATA DLW21HN900HQ2L)	0.2(X01)
6	9	HW	2013/10/9	COMPAL	reserved for S3 within 2s , system shutdown issue debug.	add RC26, , reserved RC27.	0.2(X01)
7	36	HW	2013/10/9	COMPAL	board ID change.	RE79 change to 130K	0.2(X01)
8	36	HW	2013/10/14	COMPAL	follow intel latest design guide.	pop RE56 and change from 8.2K to 10K , it's RESET_OUT# pull down resistor	0.2(X01)
9	7	HW	2013/10/16	COMPAL	RF requirement.	add CC14, CC15 and move CC12, CC13 to behind the resistor (RC72)	0.2(X01)
10	20,23,31,32	HW	2013/10/17	COMPAL	follow ESD recommend list.	change all ESD diode CPN change DI2, DI3, DI5, DV4 from SCA00001100(S ZEN ROW PJDLCO5C 3P C/A SOT23) to SC600001600(S DIO ROW AZC199-02S.R7G C/C SOT23 ESD) change DI1,DI6,DI4 from SC300002800(S DIO(BR) TVWDF1004AD0 DFN ESD) to SC300002C00(S DIO(BR) L05ESDL5V0NA-4 SLP2510P8 ESD) change DA1,DA2,DA3,DA6,DA7 from SCA00001L00(S ZEN ROW L30ESDL5V0C3-2 C/A SOT23 ESD) to SCA00002900(S ZEN ROW L03ESDL5V0CC3-2 C/A SOT-23 ESD)	0.2(X01)

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY


				Compal Electronics, Inc.			
Title EE P.I.R (1/4)							
Size	Document Number LA-A901P						Rev 0.3
Date	Thursday, March 06, 2014						Sheet 50 of 53

Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
11	7,38	HW	2013/10/17	COMPAL	for UMA DOCK configure, it support has non-VPRO configure.	add PJP33, PJP34 UC3, CC7, RC50, RC55, RPC12, UZ7, CZ64 change to VPRO@	0.2(X01)
12	38	HW	2013/10/17	COMPAL	power doesn't split VPRO & NPRO BOM.	add RZ41, RZ42, reserve it for VPRO & NVPRO option.	0.2(X01)
13	39	HW	2013/10/17	COMPAL	SSI design will cause LED behavior error.	remove QZ5, QZ7.2 & QZ3.2 change to SYS_LED_MASK#	0.2(X01)
14	20	HW	2013/10/17	COMPAL	To solve Line-on HDD dirty shut down issue.	add UN3, CN3, CN4, PJP7 and reserved it.	0.2(X01)
15	30,36	HW	2013/10/17	COMPAL	follow Dell requirement.	add back SUS_ON, change +3.3V_SUS control pin to SIO_SLP_S4# 1. UL3.3 from SIO_SLP_S4# to SUS_ON 2. UE2.B23 → SUS_ON_EC , RPE10.2 → SUS_ON 3. add RE282(Pop), RE281(depop) 4. add RE279, RE280 (dock only) 5. UE2.B9 → RUN_ON_EC	0.2(X01)
16	23	HW	2013/10/18	COMPAL	follow ESD recommend.	LZ1 change from SM070001N00 to SM070003Y00	0.2(X01)
17	12	HW	2013/10/24	COMPAL	add GPIO pin for DIMM quantity detection.	add DIMM_DET on UC1.U4 to replace PCH_GPIO48, remove	0.2(X01)
18	6	HW	2013/10/24	COMPAL	debug usage.	add RC301	0.2(X01)
19	9	HW	2013/10/28	COMPAL	reserve it to prevent PCH_PLTRST# floating when power on	add RC304, 100K pull down, on PCH_PLTRST#_EC	0.2(X01)
20	30	HW	2013/10/29	COMPAL	New SIM connector has no this pin.	remove UIM_DET on JNGFF2 pin58	0.2(X01)
21	23	HW	2013/10/29	COMPAL	it's designed for Goliad, Houston doesn't need.	remove RZ1	0.2(X01)
22	30	HW	2013/10/29	COMPAL	To solve WWAN can not detec issue.	Add RZ43, 100k pull up for WWAN_PWR_EN	0.2(X01)
23	38	HW	2013/10/29	COMPAL	for support VPRO & NVPRO BOM option.	remove PJP33, PJP34, PJP19 add RZ44, RZ46, RZ47	0.2(X01)
24	12	HW	2013/10/29	COMPAL	To solve backdrive issue.	Change TPM_PIRQ# pull up (RC247) to +3.3V_RUN from +3.3V_ALW_PCH	0.2(X01)
25	37	HW	2013/10/29	COMPAL	Dell request.	add RZ48, RZ49, QZ12 depop UZ5, UZ6, RZ21, RZ22, CZ35,RC91 (11/4) add RZ51, change QZ12 from 3904 to 3906. make RPE6 to be NC pin, add RE88 (11/4)	0.2(X01)

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY


				Compal Electronics, Inc.	
Title EE P.I.R (2/4)					
Size	Document Number LA-A901P				Rev 0.3
Date	Thursday, March 06, 2014				Sheet 51 of 53

Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
26	30	HW	2013/10/30	COMPAL	Dell doesn't support MODPHY.	add PJP36, depop QZ6, QZ10, RZ16, RZ5, CZ25, CZ38	0.2(X01)
27	28	HW	2013/11/04	COMPAL	SSI design will cause LED behavior error.	Change QL1, QL2 contorl pin from MASK_BASE_LEDS# to SYS_LED_MASK#	0.2(X01)
28	21	HW	2013/11/04	COMPAL	EMC request.	Add RA42, RA43.	0.2(X01)
29	21	HW	2013/11/05	COMPAL	follow vender suggestion. It's for 15KV ESD fail issue.	add CA12, CA13 change DA1, DA2, DA3, DA4 from GNDA to GND	0.2(X01)
30	12	HW	2013/11/05	COMPAL	GPIO 14 is sus power well, it has risk to cause back drive.	move TPM_PIRQ# from PCH_GPIO14 to PCH_GPIO17, add T21 on PCH_GPIO14	0.2(X01)
31	30	HW	2013/11/05	COMPAL	follow vender request.	RZ43 from 100K change to 0 ohm	0.2(X01)
32	20	HW	2013/11/06	COMPAL	For SATA repeater setting	RN11,RN16 pop 0ohm	0.2(X01)
33	28	HW	2013/11/06	COMPAL	For EMI request	RL21~ RL28 change to 2.2 ohm	0.2(X01)
41	20	HW	2013/11/06	COMPAL	For SATA repeater setting	RN11,RN16 pop 0ohm	0.2(X01)
42	30	HW	2013/11/05	COMPAL	follow vender request.	RZ43 from 100K change to 0 ohm	0.2(X01)
43	9,11,27,35,36	HW	2013/11/20	COMPAL	follow vender suggest to solve "Bo" noise issue	1.UA1 pin22 add RA45 0 ohm PU to +3.3V_RUN_AUDIO 2.UA1 pin21 add RA44 100k ohm to GND	0.2(X01)
44	12,22	HW	2013/11/20	COMPAL	follow vender suggest	1.RPC8 change from 2.2k to 10k 2.UC1.F2 &RPC8.3 change name from I2C0_SDA to PCH_GPIO4 3.UC1.F3 &RPC8.4 change name from I2C0_SCL to PCH_GPIO5 4.UC1.G4 &RPC8.1 change name from I2C1_SDA_VMM to PCH_GPIO6 5.UC1.F1 &RPC8.2 change name from I2C1_SCL_VMM to PCH_GPIO7 6.RPV2.1 connect to I2C1_SDA_VMM 8.RPV2.2 connect to I2C1_SCL_VMM	0.2(X01)
45	22	HW	2013/11/27	COMPAL	To solve CRT display jitter issue	LV23,LV25 change from BLM15AX102SN1D to BLM15PX181SN1D	0.2(X01)
46	36,37	HW	2013/11/27	COMPAL	Base on Pre-PT RSMRST EA result	1.POP RE88,UZ6,RE51 2.remove QZ12,RZ48,RZ49,RZ50	0.2(X01)
47	6	HW	2013/11/29	COMPAL	follow intel DG, ESR MAX=50 ohm	Change YC1 from SJ100001K00(S CRYSTAL 32.768KHZ Q13FC1350000400) to SJ10000LD00(S CRYSTAL 32.768KHZ 12.5PF 9H03220008)	0.2(X01)
48	22	HW	2013/12/10	COMPAL	follow vender suggestion	1. change LV22,LV24 from SM01000N400(S SUPPRE_MURATA BLM15AX102SN1D 0402) to SM01000NO00(S SUPPRE_MURATA BLM15PX181SN1D 0402) 2. change CV82, CV94 from 1uF to 10uF 3. UV8 pin D3 from +1.05V_VMM_VDDTX to+1.05V_VMM_VDD. 4. UV8 Pin H3, E10, H11 change to NC 5. Change UV8 pin B5, B6 from +3.3V_RUN_VMM to +3.3V_RUN_VDDIO	0.2(X01)

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL, TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY

				Compal Electronics, Inc.	
EE P.I.R (3/4)					
Size	Document Number				Rev
	LA-A901P				0.3
Date	Thursday, March 06, 2014				Sheet 52 of 53

Version Change List (P. I. R. List)

Item	Page #	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
49	34	HW	2013/12/18	COMPAL	To solve Power leakage issue.	Change R272 from 10K to 100K, and pull up to +3.3V_ALW2	0.2(X01)
50	21	HW	2013/11/05	COMPAL	follow ESD/vender request	1. change RA42, RA43 to LA10, LA1 SM01000NA00(S SUPPRE_MURATA BLM15PX330SN1D 0402) 2. change RA7, RA8 from 16 to 24.9 ohm 3. DA1 &DA3 change from SCA00002900 to SCA00001B00(S ZEN ROW AZ5123-02S.R7G 3P C/A SOT23) 4.CA4&CA1 change from 220pF(@EMC@) to 680pF(EMC@)	0.2(X01)
51	26	HW	2013/12/18	COMPAL	Base on CRT EA result	change CV51, CV52, CV53 from 12pF to 2.2pF	0.2(X01)
52	20	HW	2013/12/18	COMPAL	For SATA repeater setting	De-pop RN9,RN13	0.2(X01)
53	38	HW	2014/02/06	COMPAL	For MODPHY power rail contril by JUMP directly	1.change PJP36 pin1 from +1.05V_M to +1.05V_RUN 2.depop QZ6, QZ10, RZ16, RZ5, CZ25, CZ38	0.3(X01)
54	25	HW	2014/02/06	COMPAL	Base on PS8338 datasheet, PI0 have 2 level, PI1 have 3 level	For PI0, delete RV66 For PI1, add RV100 PD to GND	0.3(X01)
55	36	HW	2014/02/10	COMPAL	EC request, for Delray common code reserved.	add RE283(@)	0.3(X01)
56	29	HW	2014/02/27	COMPAL	EMI test fail , back to SSI SD card connector.	change JSD1 from TAITW_PSDCT6-20GLBS1NN4H_19P-T to ALPS_SCDADA0101_19P_NR	0.3(X01)
57	9,16	HW	2014/03/03	COMPAL	follow intel DG 1.2	1.reserved 0.47uF for +PCH_VCCDSW3_3 , near CPU AH10 pin 2.add 10K pull high to +PCH_VCCDSW3_3 for PM_LANPHY_ENABLE, leave RPC19. pin 3 NC	0.3(X01)
58	30	HW	2014/03/05	COMPAL	intel Wigig need 32K clock when DSx	1.Add UZ11&RZ56(@)&RZ57 2.JNGFF1 change to WIGIG_32KHZ from SUSCLK 3.JNGFF2.60 change to NC from SUSCLK	0.3(X01)
59	27	HW	2014/03/05	COMPAL	EMC team Solution	1. reserved CZ68 47nF on pltrst_ush# to GND. 2. Pop R6,R41,R273 to 10 ohm 3. Pop C42,C43,C319 to 4.7pF	0.3(X01)
<div>DELL CONFIDENTIAL/PROPRIETARY</div> <div>Compal Electronics, Inc.</div> <div>EE P.I.R (4/4)</div> <div>LA-A901P</div> <div>Thursday, March 06, 2014</div> <div>53 of 53</div> <div>Rev 0.3</div> <div>PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.</div>							