



1. Description

1.1. Project

Project Name	pwr-stm32l476g-discovery-audio-player
Board Name	custom
Generated with:	STM32CubeMX 6.0.0
Date	05/29/2023


1.2. MCU

MCU Series	STM32L4
MCU Line	STM32L4x6
MCU name	STM32L476VGTx
MCU Package	LQFP100
MCU Pin number	100

1.3. Core(s) information

Core(s)	Arm Cortex-M4
---------	---------------

2. Pinout Configuration




3. Pins Configuration

Pin Number LQFP100	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
1	PE2	I/O	SAI1_MCLK_A	
3	PE4	I/O	SAI1_FS_A	
4	PE5	I/O	SAI1_SCK_A	
5	PE6	I/O	SAI1_SD_A	
6	VBAT	Power		
10	VSS	Power		
11	VDD	Power		
14	NRST	Reset		
18	PC3	I/O	LCD_VLCD	
19	VSSA	Power		
20	VREF-	Power		
22	VDDA	Power		
23	PA0	I/O	GPIO_EXTI0	JOY_SEL
24	PA1	I/O	GPIO_EXTI1	JOY_LEFT
25	PA2	I/O	GPIO_EXTI2	JOY_RIGHT
26	PA3	I/O	GPIO_EXTI3	JOY_UP
27	VSS	Power		
28	VDD	Power		
30	PA5	I/O	GPIO_EXTI5	JOY_DOWN
31	PA6	I/O	LCD_SEG3	
32	PA7	I/O	LCD_SEG4	
33	PC4	I/O	LCD_SEG22	
34	PC5	I/O	LCD_SEG23	
35	PB0	I/O	LCD_SEG5	
36	PB1	I/O	LCD_SEG6	
37	PB2 *	I/O	GPIO_Output	LD4
38	PE7	I/O	DFSDM1_DATIN2	
40	PE9	I/O	DFSDM1_CKOUT	
49	VSS	Power		
50	VDD	Power		
51	PB12	I/O	LCD_SEG12	
52	PB13	I/O	LCD_SEG13	
53	PB14	I/O	LCD_SEG14	
54	PB15	I/O	LCD_SEG15	
55	PD8	I/O	LCD_SEG28	
56	PD9	I/O	LCD_SEG29	

Pin Number LQFP100	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
57	PD10	I/O	LCD_SEG30	
58	PD11	I/O	LCD_SEG31	
59	PD12	I/O	LCD_SEG32	
60	PD13	I/O	LCD_SEG33	
61	PD14	I/O	LCD_SEG34	
62	PD15	I/O	LCD_SEG35	
63	PC6	I/O	LCD_SEG24	
64	PC7	I/O	LCD_SEG25	
65	PC8	I/O	LCD_SEG26	
67	PA8	I/O	LCD_COM0	
68	PA9	I/O	LCD_COM1	
69	PA10	I/O	LCD_COM2	
73	VDDUSB	Power		
74	VSS	Power		
75	VDD	Power		
77	PA15 (JTDI)	I/O	LCD_SEG17	
90	PB4 (NJTRST)	I/O	LCD_SEG8	
91	PB5	I/O	LCD_SEG9	
94	BOOT0	Boot		
96	PB9	I/O	LCD_COM3	
99	VSS	Power		
100	VDD	Power		

* The pin is affected with an I/O function

4. Clock Tree Configuration



5. Software Project

5.1. Project Settings

Name	Value
Project Name	pwr-stm32l476g-discovery-audio-player
Project Folder	C:\Users\sebas\Desktop\finall
Toolchain / IDE	STM32CubeIDE
Firmware Package Name and Version	STM32Cube FW_L4 V1.16.0
Application Structure	Advanced
Generate Under Root	Yes
Do not generate the main()	No
Minimum Heap Size	0x200
Minimum Stack Size	0x400

5.2. Code Generation Settings

Name	Value
STM32Cube MCU packages and embedded software	Copy only the necessary library files
Generate peripheral initialization as a pair of '.c/.h' files	Yes
Backup previously generated files when re-generating	No
Keep User Code when re-generating	Yes
Delete previously generated files when not re-generated	Yes
Set all free pins as analog (to optimize the power consumption)	No
Enable Full Assert	No

5.3. Advanced Settings - Generated Function Calls

Rank	Function Name	IP Instance Name
1	MX_GPIO_Init	GPIO
2	MX_DMA_Init	DMA
3	SystemClock_Config	RCC
4	MX_DFSDM1_Init	DFSDM1
5	MX_SAI1_Init	SAI1
6	MX_LCD_Init	LCD

6. Power Consumption Calculator report

6.1. Microcontroller Selection

Series	STM32L4
Line	STM32L4x6
MCU	STM32L476VGTx
Datasheet	DS10198_Rev4

6.2. Parameter Selection

Temperature	25
Vdd	3.0

6.3. Battery Selection

Battery	Li-SOCL2(A3400)
Capacity	3400.0 mAh
Self Discharge	0.08 %/month
Nominal Voltage	3.6 V
Max Cont Current	100.0 mA
Max Pulse Current	200.0 mA
Cells in series	1
Cells in parallel	1


6.4. Sequence

Step	Step1	Step2
Mode	RUN	STOP2
Vdd	3.0	3.0
Voltage Source	Battery	Battery
Range	Range1-High	NoRange
Fetch Type	SRAM2	n/a
CPU Frequency	80 MHz	0 Hz
Clock Configuration	HSE PLL	ALL CLOCKS OFF
Clock Source Frequency	4 MHz	0 Hz
Peripherals		
Additional Cons.	0 mA	0 mA
Average Current	10.7 mA	1.18 μ A
Duration	0.1 ms	0.9 ms
DMIPS	100.0	0.0
Ta Max	103.65	105
Category	In DS Table	In DS Table

6.5. Results

Sequence Time	1 ms	Average Current	1.07 mA
Battery Life	4 months, 10 days, 3 hours	Average DMIPS	100.0 DMIPS

6.6. Chart



7. IPs and Middleware Configuration

7.1. DFSDM1

mode: PDM/SPI input from ch2 and internal clock

mode: CKOUT

7.1.1. Filter 0:

regular channel selection:

regular channel selection

Continuous Mode

Trigger to start regular conversion

Fast Mode

Dma Mode

Channel 2 *

Continuous Mode

Software trigger

Enable *

Enable *

injected channel selection:

Channel0 as injected channel

Disable

Channel1 as injected channel

Disable

Channel2 as injected channel

Enable *

Channel3 as injected channel

Disable

Channel4 as injected channel

Disable

Channel5 as injected channel

Disable

Channel6 as injected channel

Disable

Channel7 as injected channel

Disable

Trigger to start injected conversion

Software trigger

Scan Mode

Enable *

Dma Mode

Disable

Filter parameters:

Sinc Order

Sinc 3 filter type *

Fosr

64 *

Iosr

1

7.1.2. Filter 1:

regular channel selection:

regular channel selection

- None -

injected channel selection:

Channel0 as injected channel

Disable

Channel1 as injected channel

Disable

Channel2 as injected channel

Disable

Channel3 as injected channel

Disable

Channel4 as injected channel	Disable
Channel5 as injected channel	Disable
Channel6 as injected channel	Disable
Channel7 as injected channel	Disable

7.1.3. Filter 2:

regular channel selection:

regular channel selection	- None -
---------------------------	----------

injected channel selection:

Channel0 as injected channel	Disable
Channel1 as injected channel	Disable
Channel2 as injected channel	Disable
Channel3 as injected channel	Disable
Channel4 as injected channel	Disable
Channel5 as injected channel	Disable
Channel6 as injected channel	Disable
Channel7 as injected channel	Disable

7.1.4. Filter 3:

regular channel selection:

regular channel selection	- None -
---------------------------	----------

injected channel selection:

Channel0 as injected channel	Disable
Channel1 as injected channel	Disable
Channel2 as injected channel	Disable
Channel3 as injected channel	Disable
Channel4 as injected channel	Disable
Channel5 as injected channel	Disable
Channel6 as injected channel	Disable
Channel7 as injected channel	Disable

7.1.5. Output Clock:

Output Clock parameters:

Selection	Source for ouput clock is audio clock *
Divider	4 *

7.1.6. Channel 2:

Channel 2 parameters:

Type	SPI with rising edge
Spi Clock	Internal SPI clock
Offset	0
Right Bit Shift	0x02 *

Analog watchdog parameters:

Filter Order	FastSinc filter type
Oversampling	10 *

7.2. GPIO

7.3. LCD

Mode: 1/4 Duty Cycle

mode: SEG3

mode: SEG4

mode: SEG5

mode: SEG6

mode: SEG8

mode: SEG9

mode: SEG12

mode: SEG13

mode: SEG14

mode: SEG15

mode: SEG17

mode: SEG22

mode: SEG23

mode: SEG24

mode: SEG25

mode: SEG26

mode: SEG28

mode: SEG29

mode: SEG30

mode: SEG31

mode: SEG32

mode: SEG33

mode: SEG34

mode: SEG35

7.3.1. Parameter Settings:

Clock Parameters:

Clock Prescaler	4 *
Clock Divider	16

Basic Parameters:

Duty Selection	1/4
Bias Selector	1/3 *
Multiplex mode	Disable

Advanced Parameters:

Voltage Source Selection	Internal
Contrast Control	3.26V *
Dead Time Duration	No dead Time
High Drive	Disable
Pulse ON Duration	4/CK_PS *
Blink Mode	Disabled
Blink Frequency	fLCD/8

7.4. RCC

7.4.1. Parameter Settings:

System Parameters:

VDD voltage (V)	3.3
Instruction Cache	Enabled
Prefetch Buffer	Disabled
Data Cache	Enabled
Flash Latency(WS)	4 WS (5 CPU cycle)

RCC Parameters:

HSI Calibration Value	16
MSI Calibration Value	0
MSI Auto Calibration	Disabled
HSE Startup Timeout Value (ms)	100

LSE Startup Timeout Value (ms) 5000

Power Parameters:

Power Regulator Voltage Scale Power Regulator Voltage Scale 1

7.5. SAI1

Mode: Master with Master Clock Out

7.5.1. Parameter Settings:

SAI A:

Synchronization Inputs	Asynchronous
Basic Parameters	
Protocol	Free
Audio Mode	Master Transmit
Frame Length	32 bits *
Data Size	16 Bits *
Slot Size	DataSize
Output Mode	Stereo
Companding Mode	No companding mode
SAI SD Line Output Mode	Driven
Frame Parameters	
First Bit	MSB First
Frame Synchro Active Level Length	16 *
Frame Synchro Definition	Channel Identification *
Frame Synchro Polarity	Active Low
Frame Synchro Offset	Before First Bit *
Slot Parameters	
First Bit Offset	0
Number of Slots (only Even Values)	2
Slot Active Final Value	0x00000003 *
Slot Active	User Setting *
Slot 0 Active	true *
Slot 1 Active	true *
Clock Parameters	
Master Clock Divider	Enabled
Audio Frequency	44.1 KHz *
Real Audio Frequency	44.117 KHz *
Error between Selected	0.26 % *
Clock Strobing	Falling Edge

Advanced Parameters

Fifo Threshold

One Quarter Full *

Output Drive

Enabled *

7.6. SYS

Timebase Source: SysTick

*** User modified value**

8. System Configuration

8.1. GPIO configuration

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
DFSDM1	PE7	DFSDM1_DATIN2	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PE9	DFSDM1_CKOUT	Alternate Function Push Pull	No pull-up and no pull-down	Low	
LCD	PC3	LCD_VLCD	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PA6	LCD_SEG3	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PA7	LCD_SEG4	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PC4	LCD_SEG22	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PC5	LCD_SEG23	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PB0	LCD_SEG5	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PB1	LCD_SEG6	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PB12	LCD_SEG12	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PB13	LCD_SEG13	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PB14	LCD_SEG14	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PB15	LCD_SEG15	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PD8	LCD_SEG28	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PD9	LCD_SEG29	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PD10	LCD_SEG30	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PD11	LCD_SEG31	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PD12	LCD_SEG32	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PD13	LCD_SEG33	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PD14	LCD_SEG34	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PD15	LCD_SEG35	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PC6	LCD_SEG24	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PC7	LCD_SEG25	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PC8	LCD_SEG26	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PA8	LCD_COM0	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PA9	LCD_COM1	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PA10	LCD_COM2	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PA15 (JTDI)	LCD_SEG17	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PB4 (NJTRST)	LCD_SEG8	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PB5	LCD_SEG9	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PB9	LCD_COM3	Alternate Function Push Pull	No pull-up and no pull-down	Low	
SAI1	PE2	SAI1_MCLK_A	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PE4	SAI1_FS_A	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PE5	SAI1_SCK_A	Alternate Function Push Pull	No pull-up and no pull-down	Low	

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
	PE6	SAI1_SD_A	Alternate Function Push Pull	No pull-up and no pull-down	Low	
GPIO	PA0	GPIO_EXTI0	External Interrupt Mode with Rising edge trigger detection	Pull-down *	n/a	JOY_SEL
	PA1	GPIO_EXTI1	External Interrupt Mode with Rising edge trigger detection	Pull-down *	n/a	JOY_LEFT
	PA2	GPIO_EXTI2	External Interrupt Mode with Rising edge trigger detection	Pull-down *	n/a	JOY_RIGHT
	PA3	GPIO_EXTI3	External Interrupt Mode with Rising edge trigger detection	Pull-down *	n/a	JOY_UP
	PA5	GPIO_EXTI5	External Interrupt Mode with Rising edge trigger detection	Pull-down *	n/a	JOY_DOWN
	PB2	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	LD4

8.2. DMA configuration

DMA request	Stream	Direction	Priority
DFSDM1_FLT0	DMA1_Channel4	Peripheral To Memory	High *
SAI1_A	DMA2_Channel1	Memory To Peripheral	High *

DFSDM1_FLT0: DMA1_Channel4 DMA request Settings:

Mode: **Circular ***
Peripheral Increment: Disable
Memory Increment: **Enable ***
Peripheral Data Width: Word
Memory Data Width: Word

SAI1_A: DMA2_Channel1 DMA request Settings:

Mode: **Circular ***
Peripheral Increment: Disable
Memory Increment: **Enable ***
Peripheral Data Width: **Half Word ***
Memory Data Width: **Half Word ***

8.3. NVIC configuration

8.3.1. NVIC

Interrupt Table	Enable	Preenmption Priority	SubPriority
Non maskable interrupt	true	0	0
Hard fault interrupt	true	0	0
Memory management fault	true	0	0
Prefetch fault, memory access fault	true	0	0
Undefined instruction or illegal state	true	0	0
System service call via SWI instruction	true	0	0
Debug monitor	true	0	0
Pendable request for system service	true	0	0
System tick timer	true	0	0
EXTI line0 interrupt	true	0	0
EXTI line1 interrupt	true	0	0
EXTI line2 interrupt	true	0	0
EXTI line3 interrupt	true	0	0
DMA1 channel4 global interrupt	true	1	0
EXTI line[9:5] interrupts	true	0	0
DMA2 channel1 global interrupt	true	1	0
PVD/PVM1/PVM2/PVM3/PVM4 interrupts through EXTI lines 16/35/36/37/38	unused		
Flash global interrupt	unused		
RCC global interrupt	unused		
DFSDM1 filter0 global interrupt	unused		
SAI1 global interrupt	unused		
LCD global interrupt	unused		
FPU global interrupt	unused		

8.3.2. NVIC Code generation

Enabled interrupt Table	Select for init sequence ordering	Generate IRQ handler	Call HAL handler
Non maskable interrupt	true	true	false
Hard fault interrupt	true	true	false
Memory management fault	true	true	false
Prefetch fault, memory access fault	true	true	false
Undefined instruction or illegal state	true	true	false
System service call via SWI instruction	true	true	false
Debug monitor	true	true	false
Pendable request for system service	true	true	false
System tick timer	true	true	true

Enabled interrupt Table	Select for init sequence ordering	Generate IRQ handler	Call HAL handler
EXTI line0 interrupt	true	true	true
EXTI line1 interrupt	true	true	true
EXTI line2 interrupt	true	true	true
EXTI line3 interrupt	true	true	true
DMA1 channel4 global interrupt	true	true	true
EXTI line[9:5] interrupts	true	true	true
DMA2 channel1 global interrupt	true	true	true

* User modified value

9. System Views

9.1. Category view

9.1.1. Current

Middleware						
System Core	Analog	Timers	Connectivity	Multimedia	Security	Computing
DMA ✓				LCD ✓		DFSDM1 ✓
GPIO ✓				SAI1 ✓		
NVIC ✓						
RCC ✓						
SYS ✓						

10. Docs & Resources

Type	Link
Datasheet	http://www.st.com/resource/en/datasheet/DM00108832.pdf
Reference manual	http://www.st.com/resource/en/reference_manual/DM00083560.pdf
Programming manual	http://www.st.com/resource/en/programming_manual/DM00046982.pdf
Errata sheet	http://www.st.com/resource/en/errata_sheet/DM00111498.pdf
Application note	http://www.st.com/resource/en/application_note/CD00160362.pdf
Application note	http://www.st.com/resource/en/application_note/CD00167594.pdf
Application note	http://www.st.com/resource/en/application_note/CD00211314.pdf
Application note	http://www.st.com/resource/en/application_note/CD00259245.pdf
Application note	http://www.st.com/resource/en/application_note/CD00264321.pdf
Application note	http://www.st.com/resource/en/application_note/CD00264342.pdf
Application note	http://www.st.com/resource/en/application_note/CD00264379.pdf
Application note	http://www.st.com/resource/en/application_note/DM00042534.pdf
Application note	http://www.st.com/resource/en/application_note/DM00072315.pdf
Application note	http://www.st.com/resource/en/application_note/DM00073742.pdf
Application note	http://www.st.com/resource/en/application_note/DM00073853.pdf
Application note	http://www.st.com/resource/en/application_note/DM00080497.pdf
Application note	http://www.st.com/resource/en/application_note/DM00081379.pdf
Application note	http://www.st.com/resource/en/application_note/DM00085385.pdf
Application note	http://www.st.com/resource/en/application_note/DM00087593.pdf
Application note	http://www.st.com/resource/en/application_note/DM00129215.pdf
Application note	http://www.st.com/resource/en/application_note/DM00151811.pdf
Application note	http://www.st.com/resource/en/application_note/DM00160482.pdf
Application note	http://www.st.com/resource/en/application_note/DM00156964.pdf
Application note	http://www.st.com/resource/en/application_note/DM00150423.pdf
Application note	http://www.st.com/resource/en/application_note/DM00209748.pdf

Application note http://www.st.com/resource/en/application_note/DM00125306.pdf

Application note http://www.st.com/resource/en/application_note/DM00141025.pdf

Application note http://www.st.com/resource/en/application_note/DM00144612.pdf

Application note http://www.st.com/resource/en/application_note/DM00148033.pdf

Application note http://www.st.com/resource/en/application_note/DM00209768.pdf

Application note http://www.st.com/resource/en/application_note/DM00216518.pdf

Application note http://www.st.com/resource/en/application_note/DM00220769.pdf

Application note http://www.st.com/resource/en/application_note/DM00228015.pdf

Application note http://www.st.com/resource/en/application_note/DM00227538.pdf

Application note http://www.st.com/resource/en/application_note/DM00257177.pdf

Application note http://www.st.com/resource/en/application_note/DM00269143.pdf

Application note http://www.st.com/resource/en/application_note/DM00272912.pdf

Application note http://www.st.com/resource/en/application_note/DM00223574.pdf

Application note http://www.st.com/resource/en/application_note/DM00226326.pdf

Application note http://www.st.com/resource/en/application_note/DM00236305.pdf

Application note http://www.st.com/resource/en/application_note/DM00260952.pdf

Application note http://www.st.com/resource/en/application_note/DM00263732.pdf

Application note http://www.st.com/resource/en/application_note/DM00269146.pdf

Application note http://www.st.com/resource/en/application_note/DM00296349.pdf

Application note http://www.st.com/resource/en/application_note/DM00327191.pdf

Application note http://www.st.com/resource/en/application_note/DM00264868.pdf

Application note http://www.st.com/resource/en/application_note/DM00355687.pdf

Application note http://www.st.com/resource/en/application_note/DM00311483.pdf

Application note http://www.st.com/resource/en/application_note/DM00354244.pdf

Application note http://www.st.com/resource/en/application_note/DM00367673.pdf

Application note http://www.st.com/resource/en/application_note/DM00373474.pdf

Application note http://www.st.com/resource/en/application_note/DM00315319.pdf

Application note http://www.st.com/resource/en/application_note/DM00371863.pdf

Application note http://www.st.com/resource/en/application_note/DM00380469.pdf

Application note http://www.st.com/resource/en/application_note/DM00354333.pdf

Application note http://www.st.com/resource/en/application_note/DM00395696.pdf

Application note http://www.st.com/resource/en/application_note/DM00445657.pdf
Application note http://www.st.com/resource/en/application_note/DM00493651.pdf
Application note http://www.st.com/resource/en/application_note/DM00536349.pdf
Application note http://www.st.com/resource/en/application_note/DM00209772.pdf
Application note http://www.st.com/resource/en/application_note/DM00476869.pdf
Application note http://www.st.com/resource/en/application_note/DM00660597.pdf
Application note http://www.st.com/resource/en/application_note/DM00725181.pdf