### Código de implementación:


```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use ieee.std_logic_unsigned.all;
use ieee.std_logic_arith.all;
use ieee.numeric std.all;
entity pila is
  Port ( PCin : in STD_LOGIC_VECTOR (15 downto 0);
      wpc: in STD LOGIC;
      up: in STD LOGIC;
      down : in STD_LOGIC;
      clk: in STD LOGIC;
      clr: in STD LOGIC;
      PCout: out STD_LOGIC_VECTOR (15 downto 0);
      SPout : out STD_LOGIC_VECTOR (2 downto 0));
end pila;
architecture Behavioral of pila is
type pila is array (0 to 7) of std logic vector(15 downto 0);
begin
process(clr,clk)
variable aux: pila;
variable sp: integer range 0 to 7;
begin
  if (clr = '1') then
    sp := 0;
    aux := (others => '0'));
  elsif (rising edge(clk)) then
    if ( wpc = '0' and up = '0' and down = '0' ) then
       aux(sp) := aux(sp) + 1;
    elsif (wpc = '1' and up = '0' and down = '0') then
       aux(sp) := PCin;
    elsif (wpc = '1' and up = '1' and down = '0') then
       sp := sp + 1;
       aux(sp) := PCin;
    elsif (wpc = '0' and up = '0' and down = '1') then
       sp := sp - 1;
       aux(sp) := aux(sp) + 1;
    end if;
  end if;
  PCout <= aux(sp);
  SPout <= conv_std_logic_vector(sp, 3);</pre>
end process;
end Behavioral;
```

#### Código de simulación:


```
LIBRARY ieee;
LIBRARY STD;
USE STD.TEXTIO.ALL;
USE ieee.std_logic_TEXTIO.ALL;
USE ieee.std logic 1164.ALL;
USE ieee.std_logic_ARITH.ALL;
use ieee.numeric_std.all;
entity tb_pila is
end tb_pila;
architecture Behavioral of tb pila is
component pila is
  Port ( PCin: in STD_LOGIC_VECTOR (15 downto 0);
      wpc: in STD_LOGIC;
      up: in STD LOGIC;
      down: in STD_LOGIC;
      clk: in STD_LOGIC;
      clr: in STD_LOGIC;
      PCout: out STD_LOGIC_VECTOR (15 downto 0);
      SPout: out STD_LOGIC_VECTOR (2 downto 0));
end component;
signal PCin: STD_LOGIC_VECTOR (15 downto 0);
signal wpc : STD_LOGIC;
signal up : STD_LOGIC;
signal down: STD LOGIC;
signal clk: STD LOGIC;
signal clr : STD_LOGIC;
signal PCout: STD_LOGIC_VECTOR (15 downto 0);
signal SPout: std logic vector (2 downto 0);
constant CLK_period : time := 1 ns;
begin
elemento1: pila Port map (
  PCin => PCin,
  wpc => wpc,
  up => up,
  down => down,
  clk => clk,
  clr => clr,
  PCout => PCout,
  SPout => SPout
);
clock: process begin
```

```
CLK <= '0';
 wait for 5ns;
  CLK <= '1';
  wait for 5ns;
end process;
stim proc: process
  variable var PCin: STD LOGIC VECTOR (15 downto 0);
  variable var wpc: STD LOGIC;
  variable var up : STD LOGIC;
  variable var down: STD LOGIC;
  variable var_clr : STD_LOGIC;
  variable var PCout: STD LOGIC VECTOR (15 downto 0);
  variable var SPout: STD LOGIC VECTOR (2 downto 0);
       file ARCH_RES: TEXT;
       variable LINEA_RES: line;
       file ARCH VEC: TEXT;
       variable LINEA_VEC : line;
       VARIABLE CADENA: STRING(1 TO 6);
  begin
              file_open(ARCH_RES, "C:\Users\sebas\Desktop\PracticasArq\practica
7\resultado.txt", WRITE MODE);
    file open(ARCH VEC, "C:\Users\sebas\Desktop\PracticasArq\practica 7\vectores.txt",
READ MODE);
    CADENA := "SP ";
              write(LINEA_RES, CADENA, left, CADENA'LENGTH);
              CADENA := "PC ";
              write(LINEA_RES, CADENA, left, CADENA'LENGTH);
              writeline(ARCH_RES,LINEA_RES);
    wait for 10ns;
              FOR I IN 0 TO 25 LOOP
                     readline(ARCH VEC,LINEA VEC);
                     read(LINEA_VEC, var_clr);
      clr <= var clr;
      read(LINEA VEC, var wpc);
      wpc <= var_wpc;
      read(LINEA_VEC, var_up);
      up <= var_up;
      read(LINEA_VEC, var_down);
      down <= var down;
      Hread(LINEA_VEC, var_PCin);
      PCin <= var_PCin;
                     WAIT UNTIL RISING_EDGE(CLK);
```


# Diagrama RTL:



#### Onda de simulación:



## **Vectores:**



# Resultados:

Archivo	Edición	Formato	Ver	Ayuda
SP	PC			
0	0000			
0	0000			
0	0001			
0	0002			
0	0003			
1	0009			
1	000A			
1	000B			
1	000C			
2	0015			
2	0016			
2	0017			
2	0018			
1	000D			
0	0004			
0	0005			
0	0006			
0	0007			
1	000E			
1	000F			
1	0010			
1	0011			
1	0012			
1	0013			
1	0014			
0	8000			