## Código de implementación:

#### Memoria de programa:

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD LOGIC unsigned.ALL;
use IEEE.std logic arith.ALL;
entity memoria Programa is
--Parametrizado
  generic(
  --NUMERO DE BITS DEL BUS DE DIRECCIONES
    p:integer:=10;
    d:integer:= 25
  );
  Port ( PC : in STD LOGIC VECTOR (p-1 downto 0);
      Inst: out STD LOGIC VECTOR (d-1 downto 0));
end memoriaPrograma;
architecture Behavioral of memoriaPrograma is
constant OPLI : std_logic_vector(4 downto 0) := "00001";
constant OPR: std logic vector(4 downto 0) := "00000";
constant OPLWI: std logic vector(4 downto 0) := "00010";
constant OPLW : std_logic_vector(4 downto 0) := "10111";
constant OPSWI: std logic vector(4 downto 0) := "00011";
constant OPSW: std_logic_vector(4 downto 0) := "00100";
constant OPADDI: std logic vector(4 downto 0) := "00101";
constant OPSUBI: std logic vector(4 downto 0) := "00110";
constant OPANDI : std logic vector(4 downto 0) := "00111";
constant OPORI : std_logic_vector(4 downto 0) := "01000";
constant OPXORI : std logic vector(4 downto 0) := "01001";
constant OPNANDI : std logic vector(4 downto 0) := "01010";
constant OPNORI : std_logic_vector(4 downto 0) := "01011";
constant OPXNORI : std logic vector(4 downto 0) := "01100";
constant OPBEQI: std logic vector(4 downto 0) := "01101";
constant OPBNEI : std_logic_vector(4 downto 0) := "01110";
constant OPBLTI: std logic vector(4 downto 0) := "01111";
constant OPBLETI: std logic vector(4 downto 0) := "10000";
constant OPBGTI : std_logic_vector(4 downto 0) := "10001";
constant OPBGETI : std_logic_vector(4 downto 0) := "10010";
constant OPB : std logic vector(4 downto 0) := "10011";
constant OPCALL : std_logic_vector(4 downto 0) := "10100";
constant OPRET: std logic vector(4 downto 0) := "10101";
constant OPNOT: std logic vector(4 downto 0) := "10110";
constant SU: std logic vector(3 downto 0) := "0000";
type aux is array(0 to (2**p)-1) of std_logic_vector(d-1 downto 0);
constant caja : aux := (
```

```
OPLI & SU & SU & SU & SU & SU,
  OPLI & "0001" & SU & SU & SU & "0001",
  OPLI & "0010" & SU & SU & SU & SU,
  OPLI & "0011" & SU & SU & SU & "1100",
  OPR & "0100" & SU & "0001" & SU & SU,
  OPSWI & "0100" & SU & SU & "0100" & "1000",
  OPADDI & SU & "0001" & SU & SU & SU,
  OPADDI & "0001" & "0100" & SU & SU & SU,
  OPADDI & "0010" & "0010" & SU & SU & "0001",
  OPBNEI & "0011" & "0010" & "1111" & "1111" & "1011",
  OPNOT & SU & SU & SU & SU & SU,
  OPB & SU & SU & SU & SU & "1010",
  others => (others => '0')
);
begin
Inst <= caja(conv integer(PC(9 downto 0)));</pre>
end Behavioral;
Memoria de datos:
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_unsigned.ALL;
use IEEE.std_logic_arith.ALL;
entity memoriaDatos is
--Parametrizado
  generic(
  --NUMERO DE BITS DEL BUS DE DIRECCIONES
    p : integer := 11;
    d:integer:= 16
  );
  Port ( add : in STD_LOGIC_VECTOR (p-1 downto 0);
      dataIn: in STD_LOGIC_VECTOR(d-1 downto 0);
      clk, wd : in STD_LOGIC;
      dataOut : out STD_LOGIC_VECTOR (d-1 downto 0));
end memoriaDatos:
architecture Behavioral of memoriaDatos is
type aux is array(0 to (2**p)-1) of std_logic_vector(d-1 downto 0);
signal caja: aux;
begin
process(clk)
begin
```

```
if (rising_edge(clk)) then
    if(wd = '1')then
        caja(conv_integer(add))<=dataIn;
-- else
    end if;
end if;
end process;
dataOut <= caja(conv_integer(add));
end Behavioral;</pre>
```

## Código de simulación:

#### Memoria de programa:

```
LIBRARY IEEE;
LIBRARY STD:
USE STD.TEXTIO.ALL;
USE ieee.std_logic_TEXTIO.ALL;
USE ieee.std_logic_1164.ALL;
USE ieee.std logic UNSIGNED.ALL;
USE ieee.std_logic_ARITH.ALL;
entity memoriaPrograma TB is
  generic(
  --NUMERO DE BITS DEL BUS DE DIRECCIONES
    p:integer:=10;
    d:integer:= 25
  );
end memoriaPrograma TB;
architecture Behavioral of memoriaPrograma_TB is
component memoriaPrograma is
--Parametrizado
  generic(
  --NUMERO DE BITS DEL BUS DE DIRECCIONES
    p:integer:=10;
    d:integer:= 25
  Port ( PC : in STD_LOGIC_VECTOR (p-1 downto 0);
      Inst : out STD_LOGIC_VECTOR (d-1 downto 0));
end component:
signal Inst: STD LOGIC VECTOR (d-1 downto 0);
signal PC: STD_LOGIC_VECTOR (p-1 downto 0);
signal CLK: STD LOGIC;
constant CLK_period : time := 10 ns;
begin
```

```
u1: memoriaPrograma
   Port map(
   Inst => Inst.
   PC => PC
   );
   CLK_process :process
 begin
   CLK <= '0';
   wait for CLK period/2;
   CLK <= '1';
   wait for CLK_period/2;
 end process;
 stim_process : process
 file ARCH_RES: TEXT;
 variable LINEA RES: line;
 --VARIABLES PARA LAS ENTRADAS
 variable var_PC : STD_LOGIC_VECTOR (p-1 downto 0);
 file ARCH_VEC: TEXT;
 variable LINEA VEC : line;
     VARIABLE var OPCODE: STD LOGIC VECTOR(4 DOWNTO 0);
     VARIABLE var_1 : STD_LOGIC_VECTOR(3 DOWNTO 0);
     VARIABLE var_2 : STD_LOGIC_VECTOR(3 DOWNTO 0);
     VARIABLE var_3: STD_LOGIC_VECTOR(3 DOWNTO 0);
     VARIABLE var_4 : STD_LOGIC_VECTOR(3 DOWNTO 0);
     VARIABLE var_5 : STD_LOGIC_VECTOR(3 DOWNTO 0);
 variable CADENA: STRING(1 to 7);
 --VARIABLES PARA LOS PUERTOS DE SALIDA
 variable var_Inst : STD_LOGIC_VECTOR (d-1 downto 0);
begin
            file_open(ARCH_VEC, "\vectores.txt", READ_MODE);
            file_open(ARCH_RES, "\resultado.txt", WRITE_MODE);
            -- write ( linea , valor a escribir, lado a escribir, tamaño)
            CADENA := "PC
            write(LINEA RES, CADENA, left, CADENA'LENGTH+1);
   CADENA := "OPCODE ";
            write(LINEA RES, CADENA, left, CADENA'LENGTH+1);
            CADENA := "19..16";
            write(LINEA RES, CADENA, left, CADENA'LENGTH+1);
            CADENA := "15..12 ";
            write(LINEA RES, CADENA, left, CADENA'LENGTH+1);
        CADENA := "11..08 ";
            write(LINEA_RES, CADENA, left, CADENA'LENGTH+1);
            CADENA := "07..04 ";
            write(LINEA_RES, CADENA, left, CADENA'LENGTH+1);
        CADENA := "03..00 ";
            write(LINEA RES, CADENA, left, CADENA'LENGTH+1);
```

```
writeline(ARCH_RES,LINEA_RES);-- escribe la linea en el archivo
```


```
WAIT FOR 100 NS;
              FOR I IN 0 TO 11 LOOP
                WAIT UNTIL RISING EDGE(CLK);
                     readline(ARCH_VEC,LINEA_VEC); -- lee una linea completa
                     read(LINEA VEC, var PC);
       PC <= var PC;
       var OPCODE := inst(24 downto 20);
       var 1 := inst(19 downto 16);
       var 2 := inst(15 downto 12);
       var_3 := inst(11 downto 8);
       var 4 := inst(7 downto 4);
       var 5 := inst(3 downto 0);
       Hwrite(LINEA_RES, var_PC, left, 8);
       write(linea res, var OPCODE, left, 9);
                    write(linea_res,var_1, left, 8);
                    write(linea_res,var_2, left, 8);
                    write(linea res,var 3, left, 8);
                    write(linea_res,var_4, left, 8);
                    write(linea_res,var_5, left, 8);
                    writeline(ARCH_RES,LINEA_RES);-- escribe la linea en el archivo
              end loop;
              file_close(ARCH_VEC); -- cierra el archivo
              file close(ARCH RES); -- cierra el archivo
   wait:
 end process;
end Behavioral;
Memoria de datos:
LIBRARY IEEE;
LIBRARY STD;
USE STD.TEXTIO.ALL;
USE ieee.std_logic_TEXTIO.ALL;
USE ieee.std_logic_1164.ALL;
USE ieee.std logic UNSIGNED.ALL;
USE ieee.std_logic_ARITH.ALL;
entity memoriaDatos_TB is
generic(
  --NUMERO DE BITS DEL BUS DE DIRECCIONES
    p : integer := 11;
    d:integer:= 16
  );
end memoriaDatos_TB;
```

```
architecture Behavioral of memoriaDatos_TB is
component memoriaDatos is
--Parametrizado
  generic(
  --NUMERO DE BITS DEL BUS DE DIRECCIONES
    p : integer := 11;
    d:integer:= 16
  Port ( add : in STD_LOGIC_VECTOR (p-1 downto 0);
      dataIn: in STD LOGIC VECTOR(d-1 downto 0);
      clk, wd: in STD_LOGIC;
      dataOut : out STD_LOGIC_VECTOR (d-1 downto 0));
end component;
signal add: STD_LOGIC_VECTOR (p-1 downto 0);
signal dataIn: STD LOGIC VECTOR(d-1 downto 0);
signal clk, wd : STD LOGIC;
signal dataOut: STD_LOGIC_VECTOR (d-1 downto 0);
begin
u1: memoriaDatos
  Port map(
    add => add
    dataln => dataln,
    clk => clk,
    wd => wd,
    dataOut => dataOut
  );
process
begin
  clk <= '0';
  wait for 10 ns;
  clk <= '1';
  wait for 10 ns;
end process;
  stim process: process
  file ARCH_RES: TEXT;
  variable LINEA RES: line;
  --VARIABLES PARA LAS ENTRADAS
  variable var_add : STD_LOGIC_VECTOR (p-1 downto 0);
  variable var_dataln : STD_LOGIC_VECTOR (d-1 downto 0);
  variable var_wd : STD_LOGIC;
  file ARCH_VEC : TEXT;
  variable LINEA VEC : line;
  variable CADENA: STRING(1 to 7);
  --VARIABLES PARA LOS PUERTOS DE SALIDA
  variable var dataOut: STD LOGIC VECTOR (d-1 downto 0);
```


```
begin
             file_open(ARCH_VEC,
"C:\Users\sebas\Desktop\PracticasArg\memoria1\vectores.txt", READ MODE);
             file open(ARCH RES,
"C:\Users\sebas\Desktop\PracticasArg\memoria1\resultado.txt", WRITE MODE);
             -- write ( linea , valor a escribir, lado a escribir, tamaño)
             CADENA := "add ";
             write(LINEA RES, CADENA, left, CADENA'LENGTH+1);
    CADENA := "WD
             write(LINEA_RES, CADENA, left, CADENA'LENGTH+1);
             CADENA := "dataIn ";
             write(LINEA RES, CADENA, left, CADENA'LENGTH+1);
             CADENA := "dataOut";
             write(LINEA RES, CADENA, left, CADENA'LENGTH+1);
             writeline(ARCH_RES,LINEA_RES);-- escribe la linea en el archivo
             WAIT FOR 100 NS;
             FOR I IN 0 TO 11 LOOP
                    readline(ARCH_VEC,LINEA_VEC); -- lee una linea completa
                    read(LINEA VEC, var WD);
      WD <= var WD;
      read(LINEA VEC, var add);
      add <= var add;
      read(LINEA_VEC, var_dataIn);
      dataIn <= var dataIn;
                    WAIT UNTIL RISING_EDGE(CLK); --ESPERO AL FLANCO DE
SUBIDA
      var_dataOut := dataOut;
      hwrite(LINEA RES, var add, left, 8);
      write(LINEA RES, var WD, left, 8);
      hwrite(LINEA_RES, var_dataIn, left, 8);
      hwrite(LINEA RES, var dataOut, left, 8);
                    writeline(ARCH_RES,LINEA_RES);-- escribe la linea en el archivo
             end loop;
             file close(ARCH VEC); -- cierra el archivo
             file_close(ARCH_RES); -- cierra el archivo
   wait;
 end process;
end Behavioral;
```

# Diagrama RTL:

#### Memoria de datos:




## Memoria de programa:




#### Forma de onda de simulación:

## Memoria de datos:




## Memoria de programa:




#### Archivos de estímulos:

## Memoria de datos:




### Memoria de programa:



#### Archivos de salida:

#### Memoria de datos:



## Memoria de programa:

