Código de paquete

```
1 library IEEE;
 2 use IEEE.STD LOGIC 1164.ALL;
 3 package Paquete is
 5 component memoria Programa is
 6 -- Parametrizado
 7
     generic(
     --NUMERO DE BITS DEL BUS DE DIRECCIONES
 9
       p : integer := 10;
         d : integer := 25
10
     ) ;
11
12
      Port ( PC : in STD LOGIC VECTOR (p-1 downto 0);
13
             Inst : out STD LOGIC VECTOR (d-1 downto 0));
14 end component;
15
16 component Pila is
Port (clr,clk,wpc,up,pw: in STD LOGIC;
18
             PCin: in STD LOGIC VECTOR (15 downto 0);
19
             PCout: out STD LOGIC VECTOR (15 downto 0);
             SP : out STD LOGIC VECTOR (2 downto 0));
21 end component;
22
23 component registro is
24 Port (
     writeData: in std_logic_vector (15 downto 0);
25
         writeReg: in std logic vector ( 3 downto 0 );
26
27
         readReg1: in std logic vector ( 3 downto 0 );
28
         readReg2: in std logic vector ( 3 downto 0 );
29
        shamt: in std logic vector ( 3 downto 0 );
        WR: in std_logic;
30
        DIR: in std_logic;
SHE: in std_logic;
31
32
33 clr: in std_logic;
34 clk: in std_logic;
35
35
         readData1: out std logic vector ( 15 downto 0 );
         readData2: out std logic vector ( 15 downto 0 )
37 );
38 end component;
39
40 component ALU4bitss is
41 Port ( sela, selb, cin : in STD LOGIC;
            a,b: in STD LOGIC VECTOR(15 downto 0);
43
            res : out STD LOGIC VECTOR(15 downto 0);
            cout, ov, z, N : out STD LOGIC;
44
45
            op : in STD LOGIC VECTOR (1 downto 0));
46 end component;
48 component memoriaDatos is
49 -- Parametrizado
```

```
generic(
50
51
     --NUMERO DE BITS DEL BUS DE DIRECCIONES
52
         p : integer := 16;
53
54 );
         d : integer := 16
Port ( add : in STD LOGIC VECTOR (p-1 downto 0);
            dataIn : in STD LOGIC VECTOR(d-1 downto 0);
56
57
            clk, wd : in STD LOGIC;
58
            dataOut : out STD LOGIC VECTOR (d-1 downto 0));
59 end component;
```

Código de implementación

```
1 library IEEE;
 2 library work; --PAQUETES DEFINIDOS POR EL USUARIO
 3 use work. Paquete.all;
 4 use IEEE.STD LOGIC 1164.ALL;
 5 entity fetch is
  6 Port (clk,clr,up,Down,wpc: in STD LOGIC
       );
 8 end fetch;
 10 architecture Behavioral of fetch is
 11 signal spaux : std logic vector(2 downto 0);
12 signal pc : std logic vector(15 downto 0);
13 -- SEÑALES PARA EL ARCHIVO DE REGSTROS
14 signal auxReg : std logic vector(24 downto 0);
15 signal bandera : std logic;
16 signal extensorSigno : std logic vector(15 downto 0);
17 signal extensorDireccion : std logic vector(15 downto 0);
18 -- PRIMER MUX
19 signal selector1 : std logic;
20 signal resultado1 : std logic vector(3 downto 0);
22 -- SEGUNDO MUX
23 signal selector2 : std logic;
24 signal resultado2 : std logic vector(15 downto 0);
25
 26 -- TERCER MUX
27 signal selector3 : std logic;
28 signal resultado3 : std logic vector(15 downto 0);
29
 30 -- SEÑALES DEL CONTROLADOR QUE NO TENGO
31 signal SHE : std logic;
 32 signal DIR : std logic;
33 signal WR : std logic;
 34 signal WD : std logic;
 35 --**SEÑALES PARA EL CONTROLADOR
```

```
36
37 -- SEÑALES PARA LA ALU
38 signal ALUOP : std logic vector(3 downto 0); --VIENE DEL CONTROLADOR
39 -- CUARTO MUX
40 signal selector4 : std logic;
41 signal resultado4 : std logic vector(15 downto 0);
42 signal readData1 : std logic vector(15 downto 0);
43
44 -- QUINTO MUX
45 signal selector5 : std logic;
46 signal resultado5 : std logic vector(15 downto 0);
47 signal readData2 : std logic vector(15 downto 0);
48 --**SEÑALES PARA LA ALU
49
50 -- SEÑALES PARA LA MEMORIA DE DATOS
51 signal res : STD LOGIC VECTOR(15 downto 0);
52 signal dataOut : STD LOGIC VECTOR(15 downto 0);
53 -- SEXTO MUX
54 signal selector6 : std logic;
55 signal resultado6 : std logic vector(15 downto 0);
56 -- SEPTIMO MUX
57 signal selector7 : std logic;
58 signal resultado7 : std logic vector(15 downto 0);
59 --Octavo MUX
60 signal selector8 : std logic;
61 signal resultado8 : std logic vector(15 downto 0);
62 --**SEÑALES PARA LA MEMORIA DE DATOS
63
64 -- SEÑALES PARA E/S QUE YA NO SE USAN
65 signal clrReg : std_logic;
66
67
68 -- BANDERAS DE LA ALU AL CONTROLADOR ¡CUIDAR ORDEN!
69 signal banderasALU : std logic vector(3 downto 0);
71 begin
72 -- PILA
73 Pila1 : Pila
74 Port map (
75
     clr => clr,
76
         clk => clk,
77
        wpc => wpc,
78
        up => up,
79
        pw => down,
        sp => spaux,
80
81
        PCin => resultado8,
82
        PCout => pc
    );
83
84 --*PILA
85
86 -- MEMORIA DE PROGRAMA
87 memProg : memoriaPrograma
```

```
88 Port map(
     PC \Rightarrow PC(9 \text{ downto } 0),
 90
         Inst => auxReg
     );
 91
 92 --*MEMORIA DE PROGRAMA
 94 -- ARCHIVO DE REGISTROS
 95
 96 -- PRIMER MUX
 97 PROCESS (selector1) IS
         BEGIN
 99
          CASE selector1 IS
            WHEN '0' => resultado1 <= auxReg(11 downto 8);</pre>
100
            WHEN '1' => resultado1 <= auxReg(19 downto 16);</pre>
101
102
          END CASE;
103
         END PROCESS;
104 --**PRIMER MUX
105
106 -- SEGUNDO MUX
107 PROCESS (selector2) IS
108
     BEGIN
         CASE selector2 IS
110
           WHEN '0' => resultado2 <= auxReg(15 downto 0);</pre>
111
            WHEN '1' => resultado2 <= resultado7;</pre>
          END CASE;
112
113 END PROCESS;
114 --**SEGUNDO MUX
115
116 archivoRegistros : registro
117 Port map(
119
         readReg2 => resultado1,
         writeReg => auxReg(19 downto 16),
120
121
         shamt => auxReg(7 downto 4),
122
         writeData => resultado2,
123
         WR => WR,
124
         DIR => DIR,
125
         SHE => SHE,
126
         clr => clrReg,
127
         clk => clk,
128
         readData1 => readData1,
         readData2 =>readData2
129
130 );
131
132 -- EXTENSOR DE SIGNO
133 bandera <= auxReg(11);
134 extensorSigno <= bandera & bandera & bandera & bandera & auxReg(11
135 downto 0);
136 --**EXTENSOR DE SIGNO
137 -- EXTENSOR DE DIRECCION
138 extensorDireccion <= "0000" & auxReg(11 downto 0);
139 --**EXTENSOR DE DIRECCION
```

```
140
141 -- TERCER MUX
142 PROCESS (selector3) IS
143
        BEGIN
144
          CASE selector3 IS
145
             WHEN '0' => resultado3 <= extensorSigno;</pre>
146
             WHEN '1' => resultado3 <= extensorDireccion;</pre>
147
           END CASE;
148
         END PROCESS;
149 --**TERCER MUX
150 --*ARCHIVO DE REGISTROS
151
152 --ALU
153
154 -- CUARTO MUX
155 PROCESS (selector4) IS
156
        BEGIN
157
          CASE selector4 IS
             WHEN '0' => resultado4 <= readData1;</pre>
158
             WHEN '1' => resultado4 <= pc;
159
160
           END CASE;
161
          END PROCESS;
162 --**CUARTO MUX
163
164 -- QUINTO MUX
165 PROCESS (selector5) IS
166
      BEGIN
167
          CASE selector5 IS
168
             WHEN '0' => resultado5 <= readData2;</pre>
169
             WHEN '1' => resultado5 <= resultado3;</pre>
170
           END CASE;
171
          END PROCESS;
172 --**OUINTO MUX
173
174 ALU : ALU4bitss
175 Port map(
sela \Rightarrow ALUOP(3),
177
          selb => ALUOP(2),
178
         cin => ALUOP(2),
179
         OP => ALUOP (1 downto 0),
180
         a => resultado4,
         b => resultado5,
181
182
          res => res,
183
         cout => banderasAlu(0),
184
         ov \Rightarrow banderasAlu(1),
          z \Rightarrow banderasAlu(2),
185
186
         N \Rightarrow banderasAlu(3)
187
          );
188
189 --**ALU
191 -- MEMORIA DE DATOS
```

```
192 -- SEXTO MUX
193 PROCESS (selector6) IS
194
         BEGIN
          CASE selector6 IS
195
196
            WHEN '0' => resultado6 <= res;</pre>
197
            WHEN '1' => resultado6 <= auxReg(15 downto 0);</pre>
           END CASE;
198
199
          END PROCESS;
200 --**SEXTO MUX
201
202 memDatos : memoriaDatos
203 Port map(
204
             add => resultado6,
205
             dataIn => readData2,
206
            clk => clk,
207
             wd => wd
208
             dataOut => dataOut
209
             );
210
211 -- SEPTIMO MUX
212 PROCESS (selector7) IS
213
      BEGIN
214
          CASE selector7 IS
215
             WHEN '0' => resultado7 <= dataOut;</pre>
            WHEN '1' => resultado7 <= res;</pre>
216
217
           END CASE;
218
          END PROCESS;
219 --**SEPTIMO MUX
220
221 -- OCTAVO MUX
222 PROCESS (selector8) IS
223
         BEGIN
224
           CASE selector8 IS
225
            WHEN '0' => resultado8 <= auxReg(15 downto 0);</pre>
226
            WHEN '1' => resultado8 <= resultado7;</pre>
227
           END CASE;
228
         END PROCESS;
229 --**OCTAVO MUX
230 --**MEMORIA DE DATOS
231
   end Behavioral;
```

Diagrama RTL:

