A) CÓDIGO DE IMPLEMENTACIÓN:

CÓDIGO DE ALU DE 4 BITS:

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity ALU4bitss is
Port (sela,selb,cin: in STD LOGIC;
      a,b: in STD LOGIC VECTOR(3 downto 0);
      res: out STD_LOGIC_VECTOR(3 downto 0);
      cout,ov,z,N: out STD_LOGIC;
      op: in STD_LOGIC_VECTOR (1 downto 0));
end ALU4bitss;
architecture Behavioral of ALU4bitss is
component ALU is
  Port (a,b,sela,selb,cin: in STD LOGIC;
      res : out STD_LOGIC;
      cout: out STD LOGIC;
      op: in STD_LOGIC_VECTOR (1 downto 0));
end component;
signal inversor: STD_LOGIC_VECTOR(3 DOWNTO 0);
signal cc: STD_LOGIC_VECTOR(4 downto 0);
signal aux : STD LOGIC;
signal temp: STD_LOGIC_VECTOR(3 downto 0);
begin
cc(0) \le cin;
ciclo: for i in 0 to 3 generate
  inversor(i) <= b(i) xor cin;
  c: ALU port map(
    a => a(i),
    b => b(i),
    cin => cc(i),
    res => temp(i),
    cout => cc(i+1),
    sela => sela,
    selb => selb,
    op => op
  );
res <= temp;
end generate;
cout \le cc(4)AND op(0) AND op(1);
ov \le (cc(3) xor cc(4)) AND op(0) AND op(1);
N \le temp(3);
z \le not(temp(0) \text{ or temp } (1) \text{ or temp } (2) \text{ or temp}(3));
end Behavioral;
```

CÓDIGO DE ALU:

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity ALU is
  Port (a,b,sela,selb,cin: in STD_LOGIC;
      res : out STD_LOGIC;
      cout: out STD LOGIC;
      op: in STD_LOGIC_VECTOR (1 downto 0));
end ALU;
architecture Behavioral of ALU is
component Sumador1bit is
  Port (a,b,cin: in STD_LOGIC;
      S, cout : out STD_LOGIC);
end component;
signal auxa, auxb, auxand, auxor, auxXor, suma : STD_LOGIC;
begin
  auxa <= a xor sela;
  auxb <= b when selb = '0' else (not b);
  auxand <= auxa and auxb;
  auxor <= auxa or auxb:
  auxXor <= auxa xor auxb;</pre>
  sumador: Sumador1bit
  Port map(
    a => auxa.
    b => auxb,
    cin => cin,
    s => suma,
    cout => cout
  );
  process (auxand, auxor, auxXor, suma, op)
  begin
    case op is
       when "00" => res <= auxand;
       when "01" => res <= auxor;
       when "10" => res <= auxXor;
       when others => res <= suma;
    end case;
  end process;
end Behavioral:
```

CÓDIGO DE SUMADOR:

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity Sumador1Bit is
   Port ( a,b,cin : in STD_LOGIC;
        S, cout : out STD_LOGIC);
end Sumador1Bit;

architecture Behavioral of Sumador1Bit is

begin
   S <= a xor b xor cin;
   cout <= (a and b) or (a and cin) or (b and cin);

end Behavioral;
```

B) CÓDIGO DE SIMULACIÓN:

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity TB ALU4bits is
-- Port ();
end TB_ALU4bits;
architecture Behavioral of TB_ALU4bits is
component ALU4bitss is
Port (sela,selb,cin: in STD LOGIC;
      a,b : in STD_LOGIC_VECTOR(3 downto 0);
      res : out STD_LOGIC_VECTOR(3 downto 0);
      cout,ov,z,N: out STD LOGIC;
      op: in STD_LOGIC_VECTOR (1 downto 0));
end component;
SIGNAL sela, selb, cin: STD LOGIC;
SIGNAL a,b : STD_LOGIC_VECTOR(3 downto 0);
SIGNAL res: STD_LOGIC_VECTOR(3 downto 0);
SIGNAL cout, ov, z, N: STD_LOGIC;
SIGNAL op: STD_LOGIC_VECTOR (1 downto 0);
begin
u1: ALU4bitss
  Port Map(
  a => a,
  b => b.
  cin => cin,
  res => res,
  sela => sela.
  selb => selb,
  cout => cout,
  op => op,
  ov => ov,
  z => z,
  N => N
  );
  process
    begin
    a <= "0101";
    b <= "0101";
    sela <= '1':
    selb <= '1';
    cin <= '1';
    op <= "01";
    wait;
  end process;
end Behavioral;
```

C) DIAGRAMAS RTL:

DIAGRAMA ALU DE 4 BITS:




DIAGRAMA ALU 1 BIT:





DIAGRAMA SUMADOR:



D) Simulaciones:

A=0101

B=1110

A+B:

Name	Value	999,999 ps 1
ไ∂ sela	0	
™ selb	0	
¹⊌ cin	0	
> 😽 a[3:0]	0101	0101
> W b[3:0]	1110	1110
> W res[3:0]	0011	0011
¹⊌ cout	1	
l⊌ ov	0	
™ z	0	
l∰ Ν	0	
> 🐶 op[1:0]	11	11

A-B:

Name	Value	999,999 ps
¹o sela	0	
lo selb	1	
la cin	1	
> W a[3:0]	0101	0101
> W b[3:0]	1110	1110
> W res[3:0]	0111	0111
¹⊌ cout	0	
ov ov	0	
lo z	0	
la N	0	
> 6 op[1:0]	11	11

AND:



NAND:

Name	Value	999,999 ps :
lo sela	1	
¹⊌ selb	1	
l⊌ cin	1	
> 😽 a[3:0]	0101	0101
> 😼 b[3:0]	1110	1110
> 😽 res[3:0]	1011	1011
¹⊌ cout	0	
le ov	0	
ld z	0	
1₫ N	1	
> o p[1:0]	01	01

OR:

Name	Value	999,999 ps
l₀ sela	0	
la selb	0	
l₀ cin	0	
> 😽 a[3:0]	0101	0101
> 😼 b[3:0]	1110	1110
> 💆 res[3:0]	1111	1111
¹⊌ cout	0	
le ov	0	
l₀ z	0	
1₫ N	1	
> 💆 op[1:0]	01	01

NOR:

Value	999,999 ps
1	
1	
1	
0101	0101
1110	1110
0000	0000
0	
0	
1	
0	
00	00
	1 1 0101 1110 0000 0 0


XOR:

Name	Value	999,999 ps
¹⊌ sela	0	
¹⊌ selb	0	
¹⊌ cin	0	
> W a[3:0]	0101	0101
> 😽 b[3:0]	1110	1110
> 😽 res[3:0]	1011	1011
¹⊌ cout	0	
le ov	0	
7⊌ z	0	
1₫ N	1	
> V op[1:0]	10	10

XNOR:

Name	Value	999,999 ps
¹o sela	1	
lo selb	0	
la cin	0	
> W a[3:0]	0101	0101
> % b[3:0]	1110	1110
> W res[3:0]	0100	0100
¹₫ cout	0	
T₫ ov	0	
lo z	0	
1₫ N	0	
> 6 op[1:0]	10	10

A=0101 B=0111



A=0101 B=0101

A-B:

Name	Value	999,999 ps
lo sela	0	
lo selb	1	
l₄ cin	1	
> 😽 a[3:0]	0101	0101
> 😼 b[3:0]	0101	0101
> 😽 res[3:0]	0	0
Tቆ cout	1	
T₫ ov	0	
l∰ z	1	
T₫ N	0	
> 😻 op[1:0]	11	11

NAND:

