


Microcontroladores

PIC18F4550



Ing. Javier Barriga Hoyle



Programación en Assembler

Contenido:

- Organización de la memoria de datos y programa.
- Registros: Wreg (W), Bank Select Register (BSR), Special Function register (SFR), Status, File Select Registers (FSR) y Program Counter (PC).
- Instruction Pipeline flow.
- Modos de direccionamiento: Inherente, Literal o Inmediato, Directo e Indirecto.
- Set de instrucciones del PIC18F.
- Ejemplos.
- Bibliografía.

Organización de la memoria datos

Data Memory Organization

Remember:

- Data Memory up to 4k bytes
- Divided into 256 byte banks
- Half of bank 0 and half of bank 15 form a virtual bank that is accessible no matter which bank is selected





FIGURE 5-5: DATA MEMORY MAP FOR PIC18F2455/2550/4455/4550 DEVICES



Organización de la memoria


Cuando a=0:
Se ignora el BSR y usamos el acceso al banco.

Los primeros 96bytes de la RAM son de propósito general (del banco 0)

Los 160bytes restantes son registros de funciones especiales (banco 15)

Cuando a=1:
El BSR especifica el banco usado en la instrucción.

Organización de la memoria de datos




Nota: 1: El bit de acceso a RAM de la instrucción se puede usar para invalidar banco seleccionado (BSR<3:0>) del registro de acceso al banco.
2: La instrucción MOVFF inserta los 12bit de dirección en la instrucción.

Organización de la Memoria de Programa



- Un espacio de memoria de programa continuo lineal hasta 2MB (1MWord)



Contador de Programa

PCU PCH PCL

21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

Program Counter

ALU and Registers

WREG Instruction Decoder

STATUS BSR

FSR0H FSR0L
FSR1H FSR1L
FSR2H FSR2L

Program Counter (21-Bit)

Table Pointer

Stack Pointer

Stack
31-Level

PRODH PRODL

- 21-bit PC permite acceder hasta a $2^{21} = 2\text{MB}$ (1MWord)
- 22nd bit usado para acceder a la configuración de memoria para programar tiempo o via tabla de lectura y escritura
- Contiene la dirección de la siguiente instrucción (pipelining)
- El byte bajo es accesible en la memoria de datos como PCL
- Los byte is altos son accesibles indirectamente via PCLATH/PCLATU
- Bit 0 del PC es siempre '0' excepto cuando se lee o escribe en la memoria de programa via el mecanismo de tablas de lecturaescritura

Program Counter and Working Register

PC 00002C PCLATH PCLATL

© 2005 Microchip Technology Incorporated. All Rights Reserved. Slide 30

Puntero de instrucción (PC)

21-Bit PC Example & Program Memory

Program Memory Editor

Address	Hex Value	Binary Value	Instruction
000000h	0E00h	0000111000000000	MOVLW 0x00
000002h	6E94h	0110111010010100	MOVWF TRISC, A
000004h	0EAAh	0000111010101010	MOVLW 0xAA
000006h	6E82h	0110111010000010	MOVWF PORTC, A
000008h	0003h	0000000000000011	SLEEP
00000Ah	FFFFh	1111111111111111	NOP
00000Ch	FFFFh	1111111111111111	NOP
00000Eh	FFFFh	1111111111111111	NOP
000010h	FFFFh	1111111111111111	NOP
000012h	FFFFh	1111111111111111	NOP
000014h	FFFFh	1111111111111111	NOP
000016h	FFFFh	1111111111111111	NOP
000018h	FFFFh	1111111111111111	NOP
00001Ah	FFFFh	1111111111111111	NOP
00001Ch	FFFFh	1111111111111111	NOP
00001Eh	FFFFh	1111111111111111	NOP

☐ Always On Top

Assembler - byte.asm

File Edit Tools Options

```

0001  ORG 0x00
0002  MOVLW 0x00
0003  MOVWF TRISC
0004  MOVLW 0xAA
0005  MOVWF PORTC, 0
0006  SLEEP
  
```

Ln 5, Col 14

Close

Leave space

Puntero de instrucción - PC

Program Memory is Byte Addressable


- Low byte has even address, high byte has odd address
- Addresses of instructions are always even
- 16-bit wide program memory is byte addressable
- All program instructions will start at an even address
- So if we are jumping 4 instructions ahead, we are **actually jumping 8-bytes** (or 8 word addresses) ahead

High Byte Address	16-bit Program Memory	Word Address Low Byte Address
0x000001	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0x000000
0x000003	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0x000002
0x000005	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0x000004
0x000007	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0x000006
0x000009	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0x000008
0x00000B	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0x00000A
0x00000D	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0x00000C
0x00000F	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0x00000E

← PC

Registros: Arquitectura interna

PIC18F Programming Model (2 of 2)




Registros: Arquitectura interna

Registers

- WREG
 - 8-bit Working Register (equivalent to an accumulator)
 - Used for arithmetic and logic operations
- BSR: Bank Select Register (0 to F)
 - 4-bit Register
 - Only low-order four bits are used to provide MSB four bits of a 12-bit address of data memory.


Registros: WREG (W)

Register File Concept



Registros: BSR, FSR y PC

FIGURE 1-2: PIC18F4455/4550 (40/44-PIN) BLOCK DIAGRAM




Punteros a Memoria
de programa

Punteros a Memoria
de datos


Registros: BSR

Register Direct Addressing



Registros: BSR

Register Direct Addressing



Registros: BSR

Register Direct Addressing




TABLE 5-1: SPECIAL FUNCTION REGISTER MAP FOR PIC18F2455/2550/4455/4550 DEVICES

Address	Name	Address	Name	Address	Name	Address	Name	Address	Name
FFh	TOSU	FDfh	INDF2 ⁽¹⁾	FBfh	CCPR1H	F9fh	IPR1	F7fh	UEP15
FEeh	TOSH	FDEh	POSTINC2 ⁽¹⁾	FBEh	CCPR1L	F9eh	PIR1	F7eh	UEP14
FFdh	TOSL	FDdh	POSTDEC2 ⁽¹⁾	FBDh	CCP1CON	F9dh	PIE1	F7dh	UEP13
FFch	STKPTR	FDch	PREINC2 ⁽¹⁾	FBCb	CCPR2H	F9ch	— ⁽²⁾	F7ch	UEP12
FFbh	PCLATU	FDbh	PLUSW2 ⁽¹⁾	FBBh	CCPR2L	F9bh	OSCTUNE	F7bh	UEP11
FFAh	PCLATH	FDAh	FSR2H	FBAh	CCP2CON	F9Ah	— ⁽²⁾	F7Ah	UEP10
FF9h	PCL	FD9h	FSR2L	FB9h	— ⁽²⁾	F99h	— ⁽²⁾	F79h	UEP9
FF8h	TBLPTRU	FD8h	STATUS	FB8h	BAUDCON	F98h	— ⁽²⁾	F78h	UEP8
FF7h	TBLPTRH	FD7h	TMR0H	FB7h	ECCP1DEL	F97h	— ⁽²⁾	F77h	UEP7
FF6h	TBLPTRL	FD6h	TMR0L	FB6h	ECCP1AS	F96h	TRISE ⁽³⁾	F76h	UEP6
FF5h	TABLAT	FD5h	T0CON	FB5h	CVRCON	F95h	TRISD ⁽³⁾	F75h	UEP5
FF4h	PRODH	FD4h	— ⁽²⁾	FB4h	CMCON	F94h	TRISC	F74h	UEP4
FF3h	PRODL	FD3h	OSCCON	FB3h	TMR3H	F93h	TRISB	F73h	UEP3
FF2h	INTCON	FD2h	HLVDCON	FB2h	TMR3L	F92h	TRISA	F72h	UEP2
FF1h	INTCON2	FD1h	WDTCON	FB1h	T3CON	F91h	— ⁽²⁾	F71h	UEP1
FEfh	INTCON3	FD0h	RCON	FB0h	SPBRGH	F90h	— ⁽²⁾	F70h	UEP0
FEeh	INDF0 ⁽¹⁾	FCfh	TMR1H	FAfh	SPBRG	F8fh	— ⁽²⁾	F6fh	UCFG
FEeh	POSTINC0 ⁽¹⁾	FCeh	TMR1L	FAeh	RCREG	F8eh	— ⁽²⁾	F6eh	UACDR
FEeh	POSTDEC0 ⁽¹⁾	FCdh	T1CON	FADh	TXREG	F8dh	LATE ⁽³⁾	F6dh	UCON
FEch	PREINC0 ⁽¹⁾	FCch	TMR2	FACH	TXSTA	F8ch	LATD ⁽³⁾	F6ch	USTAT
FEbh	PLUSW0 ⁽¹⁾	FCbh	PR2	FABh	RCSTA	F8bh	LATC	F6bh	UEIE
FEAh	FSR0H	FCAh	T2CON	FAAh	— ⁽²⁾	F8Ah	LATB	F6Ah	UEIR
FE9h	FSR0L	FC9h	SSPBUF	FA9h	EADAR	F89h	LATA	F69h	UIE
FE8h	WREG	FC8h	SSPADD	FA8h	EEDATA	F88h	— ⁽²⁾	F68h	UIR
FE7h	INDF1 ⁽¹⁾	FC7h	SSPSTAT	FA7h	EECON2 ⁽¹⁾	F87h	— ⁽²⁾	F67h	UFRMH
FE6h	POSTINC1 ⁽¹⁾	FC6h	SSPCON1	FA6h	EECON1	F86h	— ⁽²⁾	F66h	UFRML
FE5h	POSTDEC1 ⁽¹⁾	FC5h	SSPCON2	FA5h	— ⁽²⁾	F85h	— ⁽²⁾	F65h	SPPCON ⁽³⁾
FE4h	PREINC1 ⁽¹⁾	FC4h	ADRESH	FA4h	— ⁽²⁾	F84h	PORTE	F64h	SPPEPS ⁽³⁾
FE3h	PLUSW1 ⁽¹⁾	FC3h	ADRESL	FA3h	— ⁽²⁾	F83h	PORTD ⁽³⁾	F63h	SPPCFG ⁽³⁾
FE2h	FSR1H	FC2h	ADCON0	FA2h	IPR2	F82h	PORTC	F62h	SPPDATA ⁽³⁾
FE1h	FSR1L	FC1h	ADCON1	FA1h	PIR2	F81h	PORTB	F61h	— ⁽²⁾
FE0h	BSR	FC0h	ADCON2	FA0h	PIE2	F80h	PORTA	F60h	— ⁽²⁾


Note 1: Not a physical register.
 2: Unimplemented registers are read as '0'.
 3: These registers are implemented only on 40/44-pin devices.

Registros de funciones especiales SFR

Utilizados para el manejo de puertos

Registro de estado (banderas)

Flags in Status Register



- **C (Carry/Borrow Flag)**: set when an addition generates a carry and a subtraction generates a borrow
- **DC (Digit Carry Flag)**: also called **Half Carry** flag; set when carry generated from Bit3 to Bit4 in an arithmetic operation
 - Used for BCD representation
- **Z (Zero Flag)**: set when result of an operation is zero
- **OV (Overflow Flag)**: set when result of an operation of **signed numbers** goes beyond seven bits – if the results fall outside 127 (0x7F) and -128 (0x80)
- **N (Negative Flag)**: set when bit B7 is one

Registro de estado (banderas)

Example: PIC18 Visual Interpreter

ADD: 9F and 52. Which flags will be set?


1001 1111 N=1
 0101 0010 OV=0

 1111 0001 Z=0
 =F1 DC=1
 C=0

ADD: 9F and 72. Which flags will be set?

1001 1111 N=0
 0111 0010 OV=0 // not signed numbers


 1 0001 0001 Z=0
 =11 DC=1
 C=1



Registro puntero FSR

File Select Registers (FSR)

- Three registers holding 12-bit address of data registers
 - FSR0, FSR1, and FSR2
- File Select Registers composed of two 8-bit registers (FSRH and FSRL)
- Used as pointers for data registers for indirect addressing
 - Associated with index (INDF) registers




Find FSR0-FSR2 in Special Function Register – page 64
What are the File addresses for each? / How many INDF do you find?

Registro puntero FSR


File Select Registers (FSR) – Indirect Addressing

- The main application of FSR is **Indirect Addressing**
 - FSRs will be pointing at the address of the data file and they can be incremented
 - This is much easier than using direct addressing



Registro puntero FSR

Direct and Indirect Addressing



WE WILL DISCUSS THIS IN MORE DETAILS
WHEN WE LEARN MORE ABOUT COMMANDS!

<http://ww1.microchip.com/downloads/en/DeviceDoc/31006a.pdf>

Registro puntero FSR

FSR

Don't confuse SFRs and FSRs (file Select Registers)

Program Counter and Working Register

PC: 00002C

W Register (WREG): C9

Real Time Duration: 12.00 μ s

Special Function Registers (SFRs)

Address and Name	Hex Value	Binary Value
FF0h INTCON3	C0	
FEAh FSR0H	00	
FE9h FSR0L	00	
FE8h WREG	C9	
FE2h FSR1H	00	
FE1h FSR1L	00	
FE0h BSR	00	
FDAh FSR2H	00	
FD9h FSR2L	00	
FD8h STATUS	10	
FD7h TMR0H	00	
FD6h TMR0L	00	
FD5h TOCON	FF	
FD3h OSCCON	48	
FD2h HLVDON	05	
FD1h WDTCON	00	

General Purpose Registers (GPRs)

Addr.	Hex Value	Addr.	Hex Value
000h	37	010h	00
001h	92	011h	00
002h	C9	012h	00
003h	00	013h	00
004h	00	014h	00
005h	00	015h	00
006h	00	016h	00
007h	00	017h	00
008h	00	018h	00
009h	00	019h	00
00Ah	00	01Ah	00
00Bh	00	01Bh	00
00Ch	00	01Ch	00
00Dh	00	01Dh	00
00Eh	00	01Eh	00
00Fh	00	01Fh	00

Registro Stack Pointer (SP)

Stack and Table Pointers

- Table Pointer
 - 21-bit register used as a memory pointer to copy bytes **between** program memory and data registers
- Stack Pointer (SP)
 - **Stack** is a group of 31 word-size registers used for temporary storage of **memory address** during execution
 - Requires 5-bit address
 - Saved in STKPTR in SFR
 - Used primarily for saving PC for next program address prior to entering subroutine

ALU and Registers

WREG | Instruction Decoder

STATUS | BSR

FSR0H | FSR0L

FSR1H | FSR1L

FSR2H | FSR2L

Program Counter (21-Bit)

Table Pointer

Stack Pointer

Stack 31-Level

PRODH | PRODL


Examine Table 3-1 – Page 64

Pipeline de instrucciones




Instrucción de Palabra Larga

8-bit Program Memory



16-bit Program Memory




8-bit Instruction on typical 8-bit MCU

Example: Freescale 'Load Accumulator A':

- 2 Program Memory Locations
- 2 Instruction Cycles to Execute

`ldaa #k`




- Ancho de banda Limitado
- Incrementa los requerimientos de memoria

16-bit Instruction on PIC18 8-bit MCU

Example: 'Move Literal to Working Register'

- 1 Program Memory Location
- 1 Instruction Cycle to Execute

`movlw k`



- Separate busses allow different widths
- 2k x 16 is roughly equivalent to 4k x 8

© 2006 Microchip Technology Incorporated. All Rights Reserved.

Slide 15



Pipelining de Instrucciones

Pre-Fetched Instruction

`movlw 0x05`

Executing Instruction

—

Instruction Cycles



Example Program

1	MAIN	movlw 0x05
2		movwf REG1
3		rcall SUB1
4		addwf REG2
⋮		
51	SUB1	movf PORTB,w
52		return
53	SUB2	movf PORTC,w
54		return

© 2006 Microchip Technology Incorporated. All Rights Reserved.

Slide 7



Pipelining de Instrucciones


Pre-Fetched Instruction

movwf REG1

Executing Instruction

movlw 0x05

Instruction Cycles



Example Program

```

1  MAIN  movlw 0x05
2  movwf REG1
3  rcall SUB1
4  addwf REG2
   :
51 SUB1  movf  PORTB,w
52      return
53 SUB2  movf  PORTC,w
54      return
  
```

© 2006 Microchip Technology Incorporated. All Rights Reserved.

Slide 8



Pipelining de Instrucciones


Pre-Fetched Instruction

rcall SUB1

Executing Instruction

movwf REG1

Instruction Cycles



Example Program

```

1  MAIN  movlw 0x05
2  movwf REG1
3  rcall SUB1
4  addwf REG2
   :
51 SUB1  movf  PORTB,w
52      return
53 SUB2  movf  PORTC,w
54      return
  
```

© 2006 Microchip Technology Incorporated. All Rights Reserved.

Slide 9



Pipelining de Instrucciones

Pre-Fetched Instruction

addwf REG2

Executing Instruction

rcall SUB1

Instruction Cycles



Example Program

```

1  MAIN movlw 0x05
2  movwf REG1
3  rcall SUB1
4  addwf REG2
  :
51 SUB1 movf  PORTB,w
52  return
53 SUB2 movf  PORTC,w
54  return
  
```

© 2006 Microchip Technology Incorporated. All Rights Reserved.

Slide 10



Pipelining de Instrucciones


Pre-Fetched Instruction

movf PORTB,w

Executing Instruction

rcall SUB1

Instruction Cycles



Time to execute call instruction includes pipeline flush

Example Program

```

1  MAIN movlw 0x05
2  movwf REG1
3  rcall SUB1
4  addwf REG2
  :
51 SUB1 movf  PORTB,w
52  return
53 SUB2 movf  PORTC,w
54  return
  
```

© 2006 Microchip Technology Incorporated. All Rights Reserved.

Slide 11



Pipelining de Instrucciones

Pre-Fetched Instruction

return


Executing Instruction

movf PORTB,w

Example Program

```

1  MAIN movlw 0x05
2  movwf REG1
3  rcall SUB1
4  addwf REG2
  :
51 SUB1 movf  PORTB,w
52  return
53 SUB2 movf  PORTC,w
54  return
  
```



© 2006 Microchip Technology Incorporated. All Rights Reserved.

Slide 12



Pipelining de Instrucciones

Pre-Fetched Instruction

movf PORTC,w


Executing Instruction

return

Example Program

```

1  MAIN movlw 0x05
2  movwf REG1
3  rcall SUB1
4  addwf REG2
  :
51 SUB1 movf  PORTB,w
52  return
53 SUB2 movf  PORTC,w
54  return
  
```



© 2006 Microchip Technology Incorporated. All Rights Reserved.

Slide 13



Pipelining de Instrucciones

Pre-Fetched Instruction

addwf REG2

Executing Instruction


return

Instruction Cycles

Example Program

```

1  MAIN movlw 0x05
2      movwf REG1
3      rcall SUB1
4      addwf REG2
   :
51  SUB1 movf  PORTB,w
52      return
53  SUB2 movf  PORTC,w
54      return
  
```



© 2006 Microchip Technology Incorporated. All Rights Reserved.

Slide 14



PIC18 Modos de Direccinamiento

• Acceso a Memoria de Datos:

Mode	Example Syntax
Direct	<code>clrf <reg>, <dst></code>
Indirect	<code>clrf INDFn, <dst></code>
Auto Pre-Increment Indirect	<code>movff PREINCn, <dst></code>
Auto Post-Increment Indirect	<code>movff POSTINCn, <dst></code>
Auto Post-Decrement Indirect	<code>movff POSTDECn, <dst></code>
Index Indirect	<code>movff PLUSWn, <dst></code>
Immediate (Literal)	<code>movlw <const></code>

© 2006 Microchip Technology Incorporated. All Rights Reserved.

Slide 22



PIC18 Modos de Direcccionamiento

• Acceso a Memoria de Programa:

Mode	Example Syntax
Absolute	goto <addr>
Relative	bra <addr>
Table Read / Write	tblrd* tblwt*
Table Read / Write Post Increment	tblrd*+ tblwt*+
Table Read / Write Post Decrement	tblrd*- tblwt*-
Table Read / Write Pre Increment	tblrd++ tblwt++

© 2006 Microchip Technology Incorporated. All Rights Reserved.

Slide 27

Set de instrucciones PIC18

Introduction to PIC18 Instruction Set

- Includes 77 instructions;
 - 73 one-word (16-bit) long
 - Four two-words (32-bit) long
- Divided into **seven** groups
 - Move (Data Copy) and Load
 - Arithmetic
 - Logic
 - Program Redirection (Branch/Jump)
 - Bit Manipulation
 - Table Read/Write
 - Machine Control

Move / Copy

Arithmetic

Logic

Branches

Bit Manipulation

Table Read/Write

Machine Control

Formato de instrucción




Revisión del Set de Instrucciones

Literal and Control Operations



OR



MOVLW 0x25


↑
Literal Value

Formato de instrucción




Revisión del Set de Instrucciones

Byte Oriented Operations



OR



File Register Address

Destination (W or F) Access Bank

ADDWF 0x25, W, A

↑
File Register Address

↑
Destination
Use Access Bank (Optional)

Revisión del Set de Instrucciones

15				11			9	8	7	0						
Opcode				b	b	b	a	f	f	f	f	f	f	f	f	

BSF **0x25**, **3**, **A**

File Register Address Bit Position Access Bank (Optional)

Revisión del Set de Instrucciones

[illegible]

Destination Register Address

```
MOVFF 0x125, 0x140
```


Source Address	Destination Address
----------------	---------------------

Formato de instrucción



Revisión del Set de Instrucciones

Call and Goto Operations(2 Words)



CALL 0x1125

↑
Subroutine Address

Instrucciones: Move o Load



Move and Load Instructions

Move / Copy
Arithmetic
Logic
Branches
Bit Manipulation
Table Read/Write
Machine Control

- MOVLW 8-bit ;Load an 8-bit literal in WREG
- **MOVLW 0 x F2**

- MOVWF F, a ;Copy WREG in File (Data) Reg.
; If a = 0, F is in Access Bank
;If a = 1, Bank is specified by BSR
- **MOVWF 0x25, 0** ;Copy W in Data Reg.25H

- MOVFF fs, fd ;Copy from one Data Reg. to
;another Data Reg.
- **MOVFF 0x20,0x30** ;Copy Data Reg. 20 into Reg.30

Instrucciones aritméticas

L W

OR

Fa W

Arithmetic Instructions (1 of 3)

- ADDLW 8-bit ;Add 8-bit number to WREG
- ADDLW 0x32 ;Add 32H to WREG
- ADDWF F, d, a ;Add WREG to File (Data) Reg.
;Save result in W if d = 0
;Save result in F if d = 1
- ADDWF 0x20, 1 ;Add WREG to REG20 and
;save result in REG20
- ADDWF 0x20, 0 ;Add WREG to REG20 and
;save result in WREG

Move / Copy

Arithmetic

Logic

Branches

Bit Manipulation

Table Read/Write

Machine Control

Instrucciones aritméticas

Fa W C

Arithmetic Instructions (2 of 3)

- ADDWFC F, d, a ;Add WREG to File Reg. with
;Carry and save result in W or F
- SUBLW 8-bit ;Subtract WREG from literal
- SUBWF F, d, a ;Subtract WREG from File Reg
- SUBWFB F, d, a ;Subtract WREG from File Reg
;with Borrow
- INCF F, d, a ;Increment File Reg.
- DECF F, d, a ;Decrement File Reg.
- COMF F, d, a ;Complement File Reg.
- NEGf F, a ;Take 2's Complement-File Reg.

L-W→W

F-W→Dest.

Instrucciones aritméticas

Arithmetic Instructions (3 of 3)

- **MULLW** 8-bit ;Multiply 8-bit and WREG **L x W → PROD**
;Save result in **PRODH-PRODL**
- **MULWF** F, a ;Multiply WREG and File Reg.
;Save result in PRODH-PRODL
- **DAW** ;Decimal adjust WREG for BCD
;Operations

Example:

```
MOVLW    0xA    ;W=A
DAW       ;W=10
```

Instrucciones lógicas

Logic Instructions

- **ANDLW** 8-bit ;AND literal with WREG
- **ANDWF** F, d, a ;AND WREG with File Reg. and
;save result in WREG/ File Reg.
- **IORLW** 8-bit ;Inclusive OR literal with WREG
- **IORWF** F, d, a ;Inclusive OR WREG with File Reg.
;and save result in WREG/ File Reg.
- **XORLW** 8-bit ;Exclusive OR literal with WREG
- **XORWF** F, d, a ;Exclusive OR WREG with File Reg.
;and save result in WREG/ File Reg.


Instrucciones lógicas

And, XOR, and IOR

A	B	T
0	0	0
0	1	0
1	0	0
1	1	1

AND


X X X X	X X X X
0 0 0 0	1 1 1 1
0 0 0 0	X X X X



Cleared to zero

XOR


X X X X	X X X X
0 0 0 0	1 1 1 1
X X X X	X X X X



Toggled

IOR

X X X X	X X X X
0 0 0 0	1 1 1 1
X X X X	1 1 1 1



Set to one


If they are the same → 0

If they are different → 1

Instrucciones de saltos


Branch Instructions

- BC n ;Branch if C flag = 1 within + or - 64 Words
- **BNC** n ;Branch if C flag = 0 within + or - 64 Words (**NO CARRY**)
- BZ n ;Branch if Z flag = 1 within + or - 64 Words
- BNZ n ;Branch if Z flag = 0 within + or - 64 Words
- BN n ;Branch if N flag = 1 within + or - 64 Words
- BNN n ;Branch if N flag = 0 within + or - 64 Words
- BOV n ;Branch if OV flag = 1 within + or - 64 Words
- BNOV n ;Branch if OV flag = 0 within + or - 64 Words
- GOTO Address: Branch to 20-bit address unconditionally



Instrucciones de saltos

Branch Instructions



Instrucciones de saltos

Call and Return Instructions

- `RCALL nn` ;Call subroutine within +or – 512 words
- `CALL 20-bit, s` ;Call subroutine
;If s = 1, save W, STATUS, and BSR
- `RETURN, s` ;Return subroutine
;If s = 1, retrieve W, STATUS, and BSR
- `RETFIE, s` ;Return from interrupt
;If s = 1, retrieve W, STATUS, and BSR

Instrucciones orientadas al bit

Test and Skip Instructions

- BTFSC F, b, a ;Test bit b in file register and skip the
;next instruction if bit is cleared (b =0)
- BTFSS F, b, a ;Test bit b in file register and skip the
;next instruction if bit is set (b =1)
- CPFSEQ F, a ;Compare F with W, skip if F = W
- CPFSGT F, a ;Compare F with W, skip if F > W
- CPFSLT F, a ;Compare F with W, skip if F < W
- TSTFSZ F, a ;Test F; skip if F = 0

Instrucciones orientadas a bucles

Increment/Decrement and Skip Next Instruction

- DECFSZ F, b, a ;Decrement file register and skip the
;next instruction if F = 0
- DECFSNZ F, b, a ;Decrement file register and skip the
;next instruction if F ≠ 0
- INCFSZ F, b, a ;Increment file register and skip the
;next instruction if F = 0
- INCFSNZ F, b, a ;Increment file register and skip the
;next instruction if F ≠ 0

Instrucciones básicas con literales

- **MOVLW K** ; Se carga el registro "W" con el
; contenido del literal "k"

Ejemplo:

```
MOVLW  .10      ; W= 0x0A
MOVLW  0x25     ; W= 0x25
MOVLW  0x86     ; W= 0x86
MOVLW  b'01010011' ; W= 0x53
```

Instrucciones básicas con literales

- **ADDLW K** ; Suma al contenido del registro W
; el literal "K" ($W \leftarrow W + K$)
- **SUBLW K** ; Resta al contenido del registro W
; el literal "K" ($W \leftarrow W - K$)

Ejemplo:

```
MOVLW  0x25     ; W= 0x25
ADDLW  0x40     ; W= 0x40 + 0x25 = 0x65
MOVLW  .50      ; W= 0x32
SUBLW  0x18     ; W= 0x18 - 0x32 = 0xE6
```


Instrucciones básicas con literales

MULLW K ; $PROD \leftarrow W * K$;
 ; $PRODL = \text{LSB_RESULTADO}$
 ; $PRODH = \text{MSB_RESULTADO}$

Ejemplo:

MOVLW 0x25 ; $W = 0x25$
MULLK 0x40 ; $PROD \leftarrow 0x25 * 0x40$
 ; $PRODH:PRODL = 0x0940$
 ; $PRODH = 0x09, PRODL = 0x40$
MULLK .2 ; $PROD \leftarrow 0x25 * 0x02$
 ; $PRODH:PRODL = 0x004A$

Registros: PRODH:PRODL en MULL



Instrucciones básicas con literales

➤ **LFSR f,K** ; FSRx \leftarrow K (número de 12 bits)
 ; FSRxL = LSB_K
 ; FSRxH = MSB_K

Ejemplo:

LFSR 0,0x356 ; FSR0H= 0x03, FSR0L= 0x56
 LFSR 1,0x4A2 ; FSR1H= 0x04, FSR1L= 0xA2
 LFSR 2,0xC10 ; FSR2H= 0x0C, FSR2L= 0x10
 LFSR FSR0,0x356 ; FSR0H= 0x03, FSR0L= 0x56
 LFSR FSR1,0x4A2 ; FSR1H= 0x04, FSR1L= 0xA2

Instrucciones básicas con literales

➤ **ANDLW K** ; W \leftarrow W (and) K
 ➤ **IORLW K** ; W \leftarrow W (or) K
 ➤ **XORLW K** ; W \leftarrow W (or) W

Ejemplo:

MOVLW 0x39 ; W= 0x39
 ANDLW 0x25 ; W= 0x39 (and) 0x25 = 0x21
 IORLW 0x88 ; W= 0x21 (or) 0x88 = 0xA9
 XORLW 0x17 ; W= 0xA9 (xor) 0x17 = 0xBE

Instrucciones básicas entre W y REG.

➤ **MOVWF f,a** ; Copia el contenido del registro
; "W" al registro "f"
; Si a=0, f está en el banco de SRAM
; Si a=1, f está en el banco dado por BSR

Ejemplo 1:

```
X EQU 0x30      ; se asigna posmem 0x30 a X
Y EQU 0x31      ; se asigna posmem 0x31 a Y

ORG 0x0000      ;vector de reset
GOTO MAIN       ;salta al programa principal
org 0x0020       ;Zona de programa de usuario
MAIN:
;.....
MOVLW 0x25      ; W= 0x25
MOVWF X,0       ; [X]= [0x30]=0x25
MOVLW .45       ; W= 0x2D
MOVWF Y         ; [Y]=[0x31]= 0x2D (se puede ignorar "a"=0)
fin GOTO fin
END
```

Instrucciones básicas entre W y REG.

Ejemplo 2: **MOVWF f,a** ;(a=1)

```
X EQU 0x30      ; se asigna posmem 0x30 a X
Y EQU 0x31      ; se asigna posmem 0x31 a Y

ORG 0x0000      ;vector de reset
GOTO MAIN       ;salta al programa principal
org 0x0020       ;Zona de programa de usuario
MAIN:
;.....
MOVLB .2        ; BSR= 2
MOVLW 0x25      ; W= 0x25
MOVWF X,1       ; [X]=[0x230]= 0x25
; (DIR_X= 0x30 + 0x200 = 0x230)
MOVLW .50       ; W= 0x32
MOVWF Y,1       ; [Y]=[0x231]= 0x32
; (DIR_Y= 0x31 + 0x200 = 0x231)
fin GOTO fin
END
```

Instrucciones básicas entre W y REG.

➤ **ADDWF f,d,a** ; Suma el contenido del registro
 ; "W" al registro "f"
 ; Si d=0, W ← Resultado de la suma,
 ; Si d=1, f ← Resultado de la suma
 ; Si d=1 ^ a=1, f está en el banco dado por BSR

Ejemplo 1: (a=0)

```

X EQU 0x30
Y EQU 0x31

ORG 0x0000 ;vector de reset
GOTO MAIN ;salta al programa principal
org 0x0020 ;Zona de programa de usuario

MAIN:
MOVLW 0x20 ; W= 0x20
MOVWF X,0 ; [X]=[0x30]= 0x20
MOVLW .50 ; W= 0x32
ADDWF X,0,0 ; W= 0x20 + 0x32 = 0x52
ADDWF X,1,0 ; [X]=[0x30]= 0x52 + 0x20 = 0x72
fin GOTO fin
END

```

Instrucciones básicas entre W y REG.

Ejemplo 2 (ADDWF f,d,a) ;(a=1)

```

X EQU 0x30 ; se asigna posmem 0x30 a X
Y EQU 0x31 ; se asigna posmem 0x31 a Y

ORG 0x0000 ;vector de reset
GOTO MAIN ;salta al programa principal
org 0x0020 ;Zona de programa de usuario

MAIN:
;.....
MOVLW 0x20 ; W = 0x20
MOVWF X,0 ; [X] = 0x20
MOVLW .50 ; W = 0x32
MOVLB .3 ; BSR = 3
ADDWF X,1,1 ; [X]=[0x330]= [0x330]+W = 0x00 + 0x32 = 0x32
ADDWF X,1,0 ; [X]=[0x30]= [0x30] + W = 0x20 + 0x32 = 0x52
MOVLW .101 ; W = 0x65
XORWF X,1,1 ; [X]=[0x330]= [0x330] xor W = 0x32 + 0x65 = 0x51

fin GOTO fin
END

```


Ejemplo1: Manejo de registros

```

1
2      list p=18f4550           ;Modelo del microcontrolador
3      #include<pi18f4550.inc>  ;Llamo a la libreria del PIC18F4550
4
5      ;Zona de los bits de configuración
6      CONFIG PLLDIV = 5       ; PLL Prescaler Divide by 5 (20 MHz/5 = 4 MHz)
7      CONFIG CFUDIV = OSC1_PLL2 ; System Clock Postscaler (20 MHz/1 = 20 MHz)
8      CONFIG USBDIV = 2       ; USB Clock Full-Speed (96 MHz/2 = 48 MHz)
9      CONFIG FOSC = HS        ; Oscillator Selection bits (HS oscillator)
10     CONFIG PWRT = ON         ; Power-up Timer Enable bit (PWRT enabled)
11     CONFIG BOR = OFF         ; Brown-out Reset disabled
12     CONFIG BORV = 3          ; Brown-out Reset Voltage (Minimum 2.05V)
13     CONFIG WDT = OFF         ; Watchdog Timer disabled
14     CONFIG CCP2MX = OFF      ; CCP2 MUX bit (CCP2 is multiplexed with RB3)
15     CONFIG PBADEN = OFF      ; PORTB A/D (PORTB<4:0> configured as digital I/O)
16     CONFIG MCLRE = ON        ; MCLR Pin Enable bit (MCLR pin enabled)
17     CONFIG STVREN = ON       ; Stack Full/Underflow will cause Reset
18     CONFIG LVP = OFF         ; Single-Supply ICSP disabled
19

```

- Nota: este encabezamiento de los programas se usará en todos los ejemplos que se mostrarán a continuación.
- Frecuencia del Xtal = 20 MHz, Frec_CPU = 20 MHz y Frec_USB = 48 MHz

Ejemplo1: Manejo de registros

```

X EQU    0x30
Y EQU    0x31

ORG      0x0000      ;vector de reset
GOTO     MAIN        ;salta al programa principal
org      0x0020      ;Zona de programa de usuario

MAIN:
MOVLW    .100        ;W = 0x64
MOVWF    X           ;[X] = 0x64      (almacena en [X] <= W)
MOVLW    .150        ;W = 0x96
MOVWF    Y           ;[Y] = 0x96      (almacena en [Y] <= W)
MOVLW    .42         ;W = 0x2A
ANDWF    X,0         ;W = 0x20      (W <= W and [X])
ADDWF    Y,1         ;[Y] = 0xB6      ([Y] <= W + [Y])
SUBLW    .25         ;W = 0xF9      (W <= 0x19 - W)
MOVF     X,0         ;W = 0x64      (carga en W <= [X])
ADDLW    .66         ;W = 0xA6      (W <= 0x42 + W)
XORWF    Y,0         ;W = 0x10      (W <= W xor [Y])
IORWF    X,1         ;[X] = 0x74      ([X] <= W or [X])
ADDLW    b'01010111' ;W = 0x67      (W <= 0x57 + W)
ANDLW    0x78        ;W = 0x60      (W <= 0x78 and W)
ADDLW    .21         ;W = 0x75      (W <= 0x15 + W)

fin GOTO fin
END

```

Instrucciones orientadas al bit

➤ **BCF f,b,a** ; Este comando pone en CERO el Bit
; "b" del registro "f".
; Si a=0, f está en el banco de SRAM
; Si a=1, f está en el banco dado por BSR

➤ **BSF f,b,a** ; Este comando pone en UNO el Bit
; "b" del registro "f".

Ejemplo:

```
BCF    PORTA,3,0 ; pone en "0" el bit 3 del PORTA
BSF    PORTA,5,0 ; pone en "1" el bit 5 del PORTA
MOVLB  .3        ; BSR= 3
BCF    0x45,5,1  ; pone en "0" el bit 5 del contenido de
                  ; la dirección 0x345.
```

Instrucciones orientadas al bit

➤ **BTFSC f,b,a** ; Este comando prueba el Bit "b" del registro "f" y
; salta una línea si f,b está en CERO.

➤ **GOTO k** ; salta a una dirección con el nombre "k" (etiqueta).

Ejemplo:

```
BTFSC  PORTA,0,0 ; testea el bit 0 del PORTA, y:
GOTO   vale_1    ; si es "1", ejecuta esta instrucción
GOTO   vale_0    ; si es "0", ejecuta esta instrucción
```

Instrucciones orientadas al bit

- **BTFS f,b,a** ; Este comando prueba el Bit "b" del registro "f" y ; salta una línea si f,b está en CERO.
- **GOTO k** ; salta a una dirección con el nombre "k" (etiqueta).

Ejemplo:

```
BTFS    PORTA,0,0    ; testea el bit 0 del PORTA, y:
GOTO    vale_1        ; si es "1", ejecuta esta instrucción
GOTO    vale_0        ; si es "0", ejecuta esta instrucción
```

Instrucciones orientadas al bit

- **BTG f,b,a** ; Este comando invierte el Bit "b" del registro "f".

Ejemplo:

```
MOVLW    0b10101111    ; W= 0xAF
MOVWF    0x60,0        ; [0x60]= 0b10101111= 0xAF
BTG      0x60,3,0      ; [0x60]= 0b10100111= 0xA7
MOVLW    0b10001001    ; W= 0x89
MOVWF    LATD,0        ; LATD= 0b10001001= 0xAF
BTG      LATD,7,0      ; LATD= 0b00001001= 0x09
```

Instrucciones orientadas al byte

- **CLRW** ; Esta instrucción borra el registro w (w = 0).
- **CLRF f,a** ; Esta instrucción borra un registro específico.

Ejemplo:

```
MOVLW 0b10101111 ; W= 0xAF
CLRW      ; W= 0x00
MOVLW 0xFF      ; W= 0xFF
MOVWF LATB,0    ; LATB= 0xFF
CLRF LATB,0     ; LATB= 0x00
```

Instrucciones orientadas al byte

- **CALL k,s** ; Llama a una subrutina llamada K
; guardando en la pila la dirección
; PC+2, antes del salto.
- Si s=0, los valores de BSR, W y STATUS no se guardan en la pila. Si s=1, los valores se guardan en la pila.
- **RETURN** ; Retorno de una subrutina

Ejemplo:

```
CALL DELAY      ; Llama a la subrutina delay
.....
;.....
DELAY          ; programa de la subrutina
.....
RETURN         ; fin de la subrutina
```

Instrucciones orientadas al byte

- **DECFSZ f,d,a** ; Esta instrucción disminuye en una sola ; unidad el registro "f" en la cual, si el registro "f" queda igual a cero ; entonces salta una línea.
- **DCFSNZ f,d,a** ; Esta instrucción disminuye en una sola ; unidad el registro "f" en la cual, si el registro "f" es diferente de ; cero, entonces salta una línea.

Instrucciones orientadas al byte

- **INCFSZ f,d,a** ; Esta instrucción incrementa en una sola ; unidad el registro "f" en la cual, si el registro "f" queda igual a cero ; entonces salta una línea.
- **INFSNZ f,d,a** ; Esta instrucción incrementa en una sola ; unidad el registro "f" en la cual, si el registro "f" es diferente de ; cero, entonces salta una línea.



Bibliografía

- Los gráficos fueron obtenidos de: "Comenzando con los PIC18: Arquitectura, Set de Instrucciones, Interrupciones, Periféricos y Características Especiales"

© 2006 Microchip Technology Incorporated. All Rights Reserved

- PIC18f4550 datasheet.
- Han-Way Huang, PIC Microcontroller: An Introduction to Software and Hardware Interfacing, Thomson Delmar Learning, 2005.