




### Registros: Arquitectura interna


### Registers


- □ WREG
  - 8-bit Working Register (equivalent to an accumulator)
  - Used for arithmetic and logic operations
- □ BSR: Bank Select Register (0 to F)
  - 4-bit Register
    - □ Only low-order four bits are used to provide MSB four bits of a12-bit address of data memory.























































































































### Instrucciones orientadas al bit

### Test and Skip Instructions

- $\square$  BTFSC F, b, a ;Test bit b in file register and skip the ;next instruction if bit is cleared (b=0)
- $\square$  BTFSS F, b, a ;Test bit b in file register and skip the ;next instruction if bit is set (b =1)
- $\Box$  CPFSEQ F, a ;Compare F with W, skip if F = W
- $\square$  CPFSGT F, a ;Compare F with W, skip if F > W
- $\Box$  CPFSLT F, a ;Compare F with W, skip if F < W
- □ TSTFSZ F, a ; Test F; skip if F = 0

### Instrucciones orientadas a bucles

## Increment/Decrement and Skip Next Instruction

- $\square$  DECFSZ F, b, a ;Decrement file register and skip the ;next instruction if F = 0
- DECFSNZ F, b, a ;Decrement file register and skip the ;next instruction if  $F \neq 0$
- INCFSZ F, b, a ;Increment file register and skip the ;next instruction if F = 0
- □ INCFSNZ F, b, a ;Increment file register and skip the ;next instruction if  $F \neq 0$

```
Instrucciones básicas con literales

MOVLW K ; Se carga el registro "W" con el ; contenido del literal "k"

Ejemplo:

MOVLW .10 ; W= 0x0A

MOVLW 0x25 ; W= 0x25

MOVLW 0x86 ; W= 0x86

MOVLW b'01010011' ; W= 0x53
```

```
Instrucciones básicas con literales

ADDLW K ; Suma al contenido del registro W ; el literal "K" (W ← W + K)

SUBLW K ; Resta al contenido del registro W ; el literal "K" (W ← W - K)

Ejemplo:


MOVLW 0x25 ; W= 0x25

ADDLW 0x40 ; W= 0x40 + 0x25 = 0x65

MOVLW .50 ; W= 0x32


SUBLW 0x18 ; W= 0x18 - 0x32 = 0xE6
```


```
Instrucciones básicas con literales
                ; PROD ← W * K
MULLW K
                ; PRODL = LSB_RESULTADO
                ; PRODH = MSB RESULTADO
Ejemplo:
  MOVLW
                ; W= 0x25
          0x25
               ; PROD ← 0x25 * 0x40
  MULLK
         0x40
                ; PRODH:PRODL = 0 \times 0940
                ; PRODH= 0x09, PRODL=0x40
                ; PROD \leftarrow 0x25 * 0x02
  MULLK .2
                 ; PRODH:PRODL = 0 \times 004A
```



```
Instrucciones básicas con literales
                ; FSRx ← K (número de 12 bits)
LFSR f,K
                ; FSRxL = LSB K
                ; FSRxH = MSB K
Ejemplo:
      0,0x356 ; FSR0H= 0x03, FSR0L= 0x56
LFSR
LFSR
      1,0x4A2 ; FSR1H= 0x04, FSR1L= 0xA2
LFSR
    2,0xC10 ; FSR2H= 0x0C, FSR2L= 0x10
    FSR0,0x356 ; FSR0H= 0x03, FSR0L= 0x56
LFSR
     FSR1,0x4A2 ; FSR1H= 0x04, FSR1L= 0xA2
LFSR
```

```
Instrucciones básicas con literales
ANDLW K
               ; W \leftarrow W (and) K
■ IORLW K
               ; W \leftarrow W (or) K
XORLW K
               ; W \leftarrow W (or) W
Ejemplo:
MOVLW 0x39
               W = 0x39
ANDLW 0x25
               ; W = 0x39 (and) 0x25 = 0x21
IORLW 0x88
               ; W = 0x21 (or) 0x88 = 0xA9
XORLW 0x17
               ; W = 0xA9 (xor) 0x17 = 0xBE
```







```
Instrucciones básicas entre W y REG.
ADDWF f,d,a ; Suma el contenido del registro
                  ; "W" al registro "f"
                  ; Si d=0, W ← Resultado de la suma,
                  ; Si d=1, f ← Resultado de la suma
                  ; Si d=1 ^ a=1, f está en el banco dado por BSR
Ejemplo 1: (a=0)
    EQU
           0x31
    ORG
           0x0000
                      ;vector de reset
    GOTO
           MAIN
                      ;salta al programa principal
                      ¿Zona de programa de usuario
           0x0020
    org
MAIN:
    MOVLW
           0x20
                     ; W= 0x20
    MOVWF
           Χ,0
                     ; [X]=[0x30]= 0x20
                     ; W= 0x32
    MOVLW
           .50
                     ; W= 0x20 + 0x32 = 0x52
    ADDWF
           X,0,0
                      ; [X]=[0x30]=0x52+0x20=0x72
    ADDWF
           X,1,0
 fin GOTO
```

```
Instrucciones básicas entre W y REG.
Ejemplo 2 (ADDWF f,d,a) ;(a=1)
                 ; se asigna posmem 0x30 a X
    EQU 0x31
                 ; se asigna posmem 0x31 a Y
          0x0000 ;vector de reset
    ORG
    GOTO
               ;salta al programa principal
    org
          0x0020 ;Zona de programa de usuario
 MAIN:
    [X] = 0x20
    MOVWF
         Χ,0
         .50
                ; W = 0x32
    MOVLW
    MOVLB
          .3
                ; BSR = 3
    ADDWF
          X,1,1; [X]=[0x330]=[0x330]+W=0x00+0x32=0x32
         X,1,0 ; [X]=[0x30] = [0x30] + W = 0x20 + 0x32 = 0x52
    ADDWF
                 W = 0x65
    MOVLW
          .101
    XORWF
          X,1,1; [X]=[0x330]=[0x330] xor W=0x32+0x65=0x51
 fin GOTO
    END
```

### Ejemplo1: Manejo de registros list p=18f4550 ;Modelo del microcontrolador 3 :Llamo a la librería del PIC18F4550 #include<pl8f4550.inc> 4 ;Zona de los bits de configuración ; PLL Prescaler Divide by 5 (20 MHz/5 = 4 MHZ) CONFIG PLLDIV = 5 CONFIG CPUDIV = OSC1\_PLL2 ; System Clock Postscaler (20 MHz/1 = 20 MHz) ; USB Clock Full-Speed (96 MHz/2 = 48 MHz) ; Oscillator Selection bits (HS oscillator) CONFIG USBDIV = 2 CONFIG FOSC = HS ; Power-up Timer Enable bit (PWRT enabled) ; Brown-out Reset disabled 1.0 CONFIG PWRT = ON CONFIG BOR = OFF 11 12 CONFIG BORV = 3 ; Brown-out Reset Voltage (Minimum 2.05V) ; Watchdog Timer disabled ; CCP2 MUX bit (CCP2 is multiplexed with RB3) 13 CONFIG WDT = OFF CONFIG CCP2MX = OFF 14 15 CONFIG PBADEN = OFF ; PORTB A/D (PORTB<4:0> configured as digital I/O) 16 CONFIG MCLRE = ON ; MCLR Pin Enable bit (MCLR pin enabled) CONFIG STVREN = ON 17 ; Stack Full/Underflow will cause Reset 18 CONFIG LVP = OFF ; Single-Supply ICSP disabled Nota: este encabezamiento de los programas se usará en todos los ejemplos que se mostrarán a continuación. Frecuencia del Xtal = 20 MHz, Frec\_CPU = 20 MHz y Frec\_USB = 48 MHz

```
Ejemplo1: Manejo de registros
    EQU
    EQU
            0x31
            0×0000
    ORG
                         ;vector de reset
    GOTO
                         ;salta al programa principal
                         ¡Zona de programa de usuario
    org
            0x0020
MAIN:
                         W = 0x64
    MOVLW
            .100
    MOVWF
                         ;[X] = 0x64
                                          (almacena en [X] \leftarrow W)
                         W = 0x96
    MOVLW
            .150
    MOVWF
                         ;[Y] = 0x96
                                          (almacena en [Y] <= W)
    MOVLW
                         ;W = 0x2A
            .42
    ANDWF
                         ;W = 0x20
                                          (W \leftarrow W \text{ and } [X])
            Χ,0
                         ;[Y] = 0xB6
    ADDWF
                                          ([Y] \leftarrow W + [Y])
                         ;W = 0xF9
    SUBLW
            .25
                                          (W \le 0x19 - W)
                         ;W = 0x64
    MOVF
            X,0
                                          (carga en W <= [X])
    ADDLW
            .66
                         ;W = 0xA6
                                          (W <= 0x42 + W)
                         ;W = 0x10
    XORWF
                                          (W <= W xor [Y])
            Υ,0
    IORWF
                         ;[X] = 0x74
                                          ([X] \leftarrow W \text{ or } [X])
                                          (W <= 0x57 + W)
    ADDLW
            b'01010111';W = 0x67
                         ;W = 0x60
    ANDLW
            0x78
                                          (W \leftarrow 0x78 \text{ and } W)
    ADDLW
            .21
                         ;W = 0x75
                                          (W \le 0x15 + W)
fin GOTO
           fin
```





```
Instrucciones orientadas al bit

BTFSS f,b,a ; Este comando prueba el Bit "b" del registro "f" y ; salta una línea si f,b está en CERO.


GOTO k ; salta a una dirección con el nombre "k" (etiqueta).


Ejemplo:


BTFSC PORTA,0,0 ; testea el bit 0 del PORTA, y:

GOTO vale_1 ; si es "1", ejecuta esta instrucción


GOTO vale_0 ; si es "0", ejecuta esta instrucción
```







# Instrucciones orientadas al byte DECFSZ f,d,a ; Esta instrucción disminuye en una sola ; unidad el registro "f" en la cual, si el registro "f" queda igual a cero ; entonces salta una línea. DCFSNZ f,d,a ; Esta instrucción disminuye en una sola ; unidad el registro "f" en la cual, si el registro "f" es diferente de ; cero, entonces salta una línea.



## Bibliografía Los gráficos fueron obtenidos de: "Comenzando con los PIC18: Arquitectura, Set de Instrucciones, Interrupciones, Periféricos y Características Especiales" © 2006 Microchip Technology Incorporated. All Rights Reserved PIC18f4550 datasheet. Han-Way Huang, PIC Microcontroller: An Introduction to Software and Hardware Interfacing, Thomson Delmar Learning, 2005.