

The Leader in High Temperature Semiconductor Solutions

CHT 7400 DATASHEET

Revision: 3.5 8-Jul-14 (Last Modified Date)

High-Temperature Quad 2-Inputs NAND Gate

General Description

The CHT-7400 contains four independent 2-input NAND gates, performing the Boolean function:

$$Y = \overline{A \cdot B}$$

This circuit is designed assuring low leakage current and latch-up free operation for all supply and temperature conditions.

The CHT-7400 can operate with supply voltages from 3.3 to 5V (±10%).


Features

- Qualified from -55 to +225°C (Tj)
- 3.3 to 5V (±10%) supply voltages
- Latchup-free at any supply and temperature condition
- Validated at 225°C for 30000 hours (CDIL14) and 20000 hours (CSOIC16) (and still on-going)
- Available in DIL14 and CSOIC16 hermetic standard package

Applications


- Well logging,
- Automotive, Aeronautics & Aerospace
- Harsh Environments

Package and Pin Configuration



Pin	Symbol	Description
<u> </u>		
1	IN1 A	Input A of the NAND gate number 1
2	IN1 B	Input B of the NAND gate number 1
3	OUT1	Output of the NAND gate number 1
4	IN2 A	Input A of the NAND gate number 2
5	IN2 B	Input B of the NAND gate number 2
6	OUT2	Output of the NAND gate number 2
7	vss	Circuit core ground terminal.
8	OUT3	Output of the NAND gate number 3
9	IN3 B	Input B of the NAND gate number 3
10	IN3 A	Input A of the NAND gate number 3
11	OUT4	Output of the NAND gate number 4
12	IN4 B	Input B of the NAND gate number 4
13	IN4 A	Input A of the NAND gate number 4
14	VDD	Circuit core power supply terminal.





Pin	Symbol	Description
1	IN1 A	Input A of the NAND gate number 1
2	IN1 B	Input B of the NAND gate number 1
3	OUT1	Output of the NAND gate number 1
4	IN2 A	Input A of the NAND gate number 2
5	IN2 B	Input B of the NAND gate number 2
6	OUT2	Output of the NAND gate number 2
7	VSS	Circuit core ground terminal.
8	N.C.	No connected terminal.
9	N.C.	No connected terminal.
10	OUT3	Output of the NAND gate number 3
11	IN3 B	Input B of the NAND gate number 3
12	IN3 A	Input A of the NAND gate number 3
13	OUT4	Output of the NAND gate number 4
14	IN4 B	Input B of the NAND gate number 4
15	IN4 A	Input A of the NAND gate number 4
16	VDD	Circuit core power supply terminal.

Function Table

N.C. 8

INI	OUTPUT	
Α	A B	
L	L	Н
L	Н	Н
Н	L	Н
Н	Н	L

9 N.C.

Function and Logical Diagrams




Figure 1. CHT-7400: simplified block diagram

CHT 7400 DATASHEET

(Last Modified Date)



Absolute Maximum Ratings

Supply Voltage V_{DD} to GND Voltage on any Pin to GND -0.7 to 6.0V -0.5 to V_{DD} +0.5V

ESD Rating (expected)

Human Body Model

Operating Conditions

Supply Voltage V_{DD} to GND Junction temperature

3.3V to 5V (±10%) -55°C to +225°C

1kV

DC Electrical Characteristics

Unless otherwise stated: VDD=5V, $\underline{T_{i=25}^{\circ}C}$. **Bold underlined** figures indicate values valid

Parameter	ure range (-55°C < T _i < +225° Condition	Min	Тур	Max	Units	
Supply voltage V _{DD}		2.97		5.5V	V	
	V _{DD} = 3.3V, T _j =-55°C			4		
Quiescent current	$V_{DD} = 5V, T_{j} = -55^{\circ}C$			13	nA	
I _{DD}	V _{DD} = 3.3V, T _j =225°C			<u>1980</u>	na	
	V _{DD} = 5V, T _j =225°C			<u>2230</u>		
Minimum HIGH level output	V _{DD} = 3.3V, I _{OH} <4mA (source)	<u>2.7</u>	3.04		V	
voltage V _{он}	$V_{DD} = 5V$, $I_{OH} < 4mA$ (source)	<u>4.6</u>	4.82			
Maximum LOW level output	$V_{DD} = 3.3V$, I_{OL} <4mA (sink)		0.28	<u>0.5</u>	V	
voltage V _{oL}	$V_{DD} = 5V$, $I_{OL} < 4mA$ (sink)		0.20	<u>0.4</u>	V	
Minimum HIGH level input	V _{DD} = 3.3V	<u>2.4</u>	2.10		V	
voltage V _{IH}	V _{DD} = 5V	<u>3.7</u>	3.49		,	
Maximum LOW level input	V _{DD} = 3.3V		1.72	<u>1.5</u>	V	
voltage V _{IL}	$V_{DD} = 5V$		2.16	<u>2.0</u>	v	
Input leakage current	VI=VCC or GND, V _{DD} = 3.3V		±1	± <u>35</u>	nA	
(source / sink) ± I _I	VI=VCC or GND, V _{DD} = 5V		±2	± <u>37</u>		

(Last Modified Date)

AC Electrical Characteristics

Unless otherwise stated: VDD=5V, $\underline{T_i=25^{\circ}C}$. **Bold underlined** figures indicate values valid over the whole temperature range (-55°C < T_i < +225°C).

Parameter	Condition	Temperature	Min	Тур	Max	Units
	C _L =50pF	T _j =-55°C		9	16	
Propagation delay time from A or B to Y t_{PHL}		T _j =25°C		10	18	ns
		T _j =225°C		14	25	
		T _j =-55°C		9	16	
Propagation delay time from A or B to Y tell	C _L =50pF	T _j =25°C		10	18	ns
		T _j =225°C		13	23	
		T _j =-55°C		13	17	
Output transition time High to Low t _{THL}	C _L =50pF	T _j =25°C		14	18	ns
		T _j =225°C		17	<u>22</u>	
	e C _L =50pF	T _j =-55°C		19	25	
Output transition time Low to High ttlh		T _j =25°C		20	26	ns
		T _j =225°C		23	<u>30</u>	



AC Electrical Characteristics (cntd)

Unless otherwise stated: VDD=3.3V, $\underline{T_i=25^{\circ}C}$. **Bold underlined** figures indicate values valid over the whole temperature range (-55°C < T_i < +225°C).

Parameter	Condition	Temperature	Min	Тур	Max	Units
Propagation delay time from A or B to Y tehl	C _L =50pF	T _j =-55°C		14	25	
		T _j =25°C		17	30	ns
		T _j =225°C		24	42	
		T _j =-55°C		13	23	
Propagation delay time from A or B to Y t _{PLH}	C _L =50pF	T _j =25°C		16	28	ns
		T _j =225°C		22	38	
Output transition time High to Low t _{THL}	C∟=50pF	T _j =-55°C		20	26	ns
		T _j =25°C		21	28	
		T _j =225°C		27	<u>36</u>	
	C _L =50pF	T _j =-55°C		23	30	
Output transition time High to Low \mathbf{t}_{TLH}		T _j =25°C		24	32	ns
		T _j =225°C		26	<u>34</u>	

AC Waveforms





Figure 2. AC Waveforms


8-Jul-14




Typical Performance Characteristics




Output voltage levels versus temperature, $V_{\text{DD}} = 5V$




Output voltage levels versus temperature, $V_{DD} = 3.3V$




Input voltage levels versus temperature, V_{DD} = 5V



Input voltage levels versus temperature, $V_{DD} = 3.3V$




Input leakage current versus temperature, V_{DD} = 5V





Input leakage current versus temperature, $V_{\text{DD}} = 3.3 \text{V}$






Transition times versus temperature, $V_{\text{DD}} = 5 V \label{eq:VDD}$





Propagation delays versus temperature, $V_{\text{DD}} = 5 V \label{eq:VDD}$





Propagation delays versus temperature, V_{DD} = 3.3V



Ordering Reference	Package	Temperature Range	Marking
CHT-7400-CDIL14-T	Ceramic DIL14	-55°C to +225°C	CHT-7400
CHT-7400-CSOIC16-T	Ceramic SOIC 16	-55°C to +225°C	CHT-7400

Package Dimensions





(Last Modified Date)

Contact & Ordering

CISSOID S.A.

Headquarters and contact EMEA:	CISSOID S.A. – Rue Francqui, 3 – 1435 Mont Saint Guibert - Belgium T: +32 10 48 92 10 - F: +32 10 88 98 75 Email: sales@cissoid.com
Representatives	Visit our website : www.cissoid.com

Disclaimer

Neither CISSOID, nor any of its directors, employees or affiliates make any representations or extend any warranties of any kind, either express or implied, including but not limited to warranties of merchantability, fitness for a particular purpose, and the absence of latent or other defects, whether or not discoverable. In no event shall CISSOID, its directors, employees and affiliates be liable for direct, indirect, special, incidental or consequential damages of any kind arising out of the use of its circuits and their documentation, even if they have been advised of the possibility of such a damage. The circuits are provided "as is". CISSOID has no obligation to provide maintenance, support, updates, or modifications.