






Transmitter side






N_/P: connect to PVDD for PMOS



Error/Report: connect to Vdd to disable











Invert: connect to GND to invert logic or use extrnal MCU




Title			
DVT Discrete			
Size	Number	Revision	
A4	PN10034	1.0	
Date:	15.04.2016	Sheet of	1/2
File:	C:\Users\...DVT-Discrete-1.SchDoc	Drawn By:	Sebastian Kulik

Receiver side



Comparator VDD



Title		
DVT Integrated		
Size	Number	Revision
A4	PN10034	1.0
Date:	15.04.2016	Sheet of 2/2
File:	C:\Users\...\DVT-Discrete-2.SchDoc	Drawn By: Sebastian Kulik