

AN-1628 Minimizing FET Losses For a High Input Rail Buck Converter

ABSTRACT

Engineers often face the challenge of choosing the input voltage rail that works best for the DC-DC converter at the point-of-load (POL). High voltage rails, above 12 V, usually demand intermediate regulation stages that reduce overall efficiency and add to cost. However, the new generation of regulator and controller ICs afford POL regulation from these high input rails directly. Typically the buck regulator is employed as the POL workhorse but its efficiency is highly dependent on the optimization of the high-side (HS) and low-side (LS) MOSFET (FET) combinations. At lower input voltages it is often possible to use the same HS and LS FETs, yet for higher input voltages the selection criteria for these FETs are different, and will be the subject of this application report

Contents

	Contonto	
1	Buck Converter Loss Mechanisms	2
2	Design Lessons	4
	List of Figures	
1	Synchronous Buck Regulator Schematic	2
2	Basic Switching Characteristics (not to scale) for HS and LS FET Operating in a DC-DC Converter Application	3
3	DC-DC Converter Measured Data Showing the Efficiency as a Function of the Switching Frequency	1



1 Buck Converter Loss Mechanisms

The schematic in Figure 1 shows the basic architecture for a DC-DC buck (or step-down) voltage regulator circuit that employs the LM5116 as the pulse width modulator (PWM) switch controller. The critical current path is from V_{IN} through the HS FET to the output via the inductor; and alternately, from ground through $R_{\rm s}$ and the LS FET to the output. Power losses due to the FETs along this path tend to dominate all other losses.




Figure 1. Synchronous Buck Regulator Schematic

Losses occurring in the FETs are a combination of conduction losses in the channel of the FET and switching losses during the turn-on and turn-off transitions. Conductive losses are proportional to the RMS current through each FET, and ignoring the ripple current in the output inductor, are often approximated (for the HS and LS, respectively) as shown in Equation 1:

$$P_{QLS} = I_{OUT}^2 \cdot R_{DHS} \cdot D$$

$$P_{QLS} = I_{OUT}^2 \cdot R_{DLS} \cdot (1 - D)$$
(1)

In these equations, I_{OUT} is the output current, R_{DHS} and R_{DLS} are, respectively, the on-resistances of the HS and LS FETs, D is the duty cycle of the HS FET and (1-D) is the duty cycle of the LS FET.

The duty cycle, D, is given by:

$$D = \frac{V_{\text{IN}}}{V_{\text{OUT}}} \tag{2}$$

The switching behaviors of the HS and LS FETs in the buck regulator differ from each other and this difference can be understood with the aid of Figure 2






Figure 2. Basic Switching Characteristics (not to scale) for HS and LS FET Operating in a DC-DC Converter Application

The LS FET exhibits zero-voltage switching. First of all, the gate voltage, V_{LSgate} , turns the FET on while the FET's body diode is conducting. Then, when the gate turns the FET off, the load current will continue to flow in the same direction but now through the body diodes, such that the drain voltage stays near zero. Thus, the attendant switching losses are negligible in both cases.

The main switching loss caused by the LS FET occur in the gate driver due to the charging and discharging of its gate capacitance. At higher frequencies in high power systems this can impose an upper limit on the number of LS FETs that can be used in parallel to reduce the on-resistance. The increase in gate drive power required as more FETs are used in parallel can exceed the reduction in conduction losses.

Switching losses are significant in the HS FET because its drain-source voltage is equal to V_{IN} and its drain current is approximately equal to I_{OUT} at both turn on and turn off, leading to large overlap losses. The switching losses are approximated by:

$$Psw_{Q1} = \frac{1}{2} \bullet V_{IN} \bullet I_{OUT} \bullet f_{SW} \bullet (tsw_{HS_rise} + tsw_{HS_fall}) + Q_{gs} \bullet V_{GH} \bullet f_{SW} + \frac{1}{2} \bullet C_{OSS} \bullet V_{IN}^2 \bullet f_{SW}$$

$$(3)$$

where, $_{\text{SW}}$ is the switching frequency; $tsw_{\text{HS_rise}}$ is the time it takes the gate voltage to rise from its threshold value to the end of the plateau interval; $tsw_{\text{HS_fall}}$ is the time it takes the gate voltage to fall from the beginning of the plateau interval to the threshold value; Q_{gs} is the total gate charge of the FET; coss is the FET's drain-source capacitance; and V_{GH} is its gate drive voltage. The determination of the fall and rise times is beyond the scope of this document, but the relevant equations can be found in the web-published application reports of various MOSFET vendors.

The first term on the right hand side in Equation 3 is the power lost in the FET due to the simultaneous high drain current and drain-source voltage at turn on and off already mentioned. The second term is the power required by the FET's gate, (which is dissipated in the gate driver). The third term is the power dissipated in charging the parallel combination of the LS and HS FETs' output capacitance.



Design Lessons www.ti.com

Another switching loss that occurs in the HS FET is due to the reverse recovery of the LS FET's body diode. This loss can be virtually eliminated at low currents (<5A) by paralleling a schottky diode with the LS FET.

2 Design Lessons

The following generalizations are based on the above equations and should give further insight into FET selection:

- Switching losses increase for larger gate and drain capacitance and these capacitance are inversely
 proportional to the on-resistance. FETs with the lowest on-resistance inevitably have the higher
 capacitance hindering HS switching speed.
- Reducing the switching clock frequency reduces switching losses; that is, at lower frequencies the
 losses during on/off transitions become a diminishing proportion of the total on-time of the FET causing
 conduction losses to increasingly dominate.
- For higher input voltages relative to the output voltage the duty cycle of the HS FET decreases causing the switching losses to increasingly dominate.
- In order to further reduce conduction losses, multiple, parallel, LS FETs are often employed. The number of parallel FETs is determined ultimately by cost, the gate driver's ability to drive them, and the point of diminishing returns.

The engineer should be aware that in most POL applications, especially for input voltages higher than 12 V, the switching losses will likely dominate all other losses. Equation 3 shows that under these circumstances the lowest overall losses in the HS FET are not necessarily achieved by using a device with the lowest on-resistance. The FET must be selected to minimize the sum of all the losses. The FET's on-resistance must be optimized at a higher value to achieve reduced capacitance and so reduce the switching losses. The major MOSFET vendors now provide "reduced charge, fast switching" MOSFETs which are optimized in this way for high-side buck applications.




Figure 3. DC-DC Converter Measured Data Showing the Efficiency as a Function of the Switching Frequency



www.ti.com Design Lessons

If optimizing the FETs does not enable high enough efficiency in a system, the switching frequency can be reduced to decrease the switching losses and improve the efficiency. This, however, can result in a physically larger system. Figure 3 is an example of measured data from a generic evaluation board. The efficiency of this board was measured at various switching frequencies without changing any components on it except for the frequency-setting resistor. Though the conduction losses increased as the switching frequency was reduced (due to increased ripple currents), the overall efficiency went up because the switching losses in the HS FET decreased. The graph shows that changing the switching frequency has a dramatic effect on the switching losses.

The foregoing discussions have made clear that to achieve maximum efficiency in a high input voltage buck converter, the high side MOSFET must be carefully selected to minimize the sum of the switching and conduction losses.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>