

1.1) $21 \xrightarrow{2} 000010101$
 $-12 \xrightarrow{2} 000001100 \rightarrow \begin{array}{r} 111110011 \\ \hline 111110100 \end{array}$

MD: 000010101 $\xrightarrow{2's\ comp} \begin{array}{r} 111101010 \\ \hline 111101011 \end{array}$
 MR: 111110100

MD
0000010101

PD 000000000	MR <u>111110100</u>	MX <u>0</u>	(1)
	CR 1001		

PD
000000000

PD 000000000	MR <u>011111010</u>	MX <u>0</u>	(2)
	CR 10000		

PD
000000000

PD 000000000	MR <u>001111101</u>	MX <u>0</u>	(3)
	CR 0111		

PD
111101011

PD 111101011	MR 001111101	MX <u>0</u>
	CR 0111	

PD MR MX (4)
 111110101 100111110 1
 CR
 0110

$$\begin{array}{r}
 + 111110101 \\
 000010101 \\
 \hline
 000001010
 \end{array}$$

PD MR MX
 000001010 100111110 1
 CR
 0110

PD MR MX (5)
 000000101 010011111 0
 CR
 0101

$$\begin{array}{r}
 + 000000101 \\
 111101011 \\
 \hline
 111110000
 \end{array}$$

PD MR MX
 111110000 010011111 0

PD MR MX (6)
 111111000 001001111 1
 CR
 0100

PD MR MX (7)
 111111100 000100111 1
 CR

PD MR MX (8)
 ||||| ||| 0 0000100 1 1
 CR
 0010

PD MR MX (9)
 ||||| | | | 00000100 1 1
 CR
 0001

PD MR RX
 ||||| | | | 100000100 1
 CR
 0000

Result: ||||| | | | 100000100

$$\begin{array}{r}
 \text{2's comp} \\
 + 000000000001111011 \\
 \hline
 \text{!!!!1!00}
 \end{array}$$

$$4 + 8 + 16 + 32 + 64 + 128 = 252.$$

So we verified: $-12 \times 21 = -252$.

$$\begin{array}{r}
 1.2) -5 \rightarrow 000101 \xrightarrow{\text{2's comp}} 111010 \\
 \hline
 111011
 \end{array}$$

$$-6 \rightarrow 000110 \rightarrow \begin{array}{r} 111001 \\ 111010 \end{array}$$

MD: 111011

MR: 111010 -

PD 000000	MD 111011	MX 0	(1)
	MR 111010		
	CR		
	110		

PD 000000	MR 011101	MX 0	(2)
	CR		
	101		

PD 000101	MR 011101	MX 0	
	CR		
	101		

PD 000010	MR 101110	MX 1	(3)
	CR		
	100		

$$\begin{array}{r} 111011 \\ 000010 \\ \hline 111101 \end{array}$$

PD 111011	MR 101110	MX 1	
--------------	--------------	---------	--

CR
100

PD
111110

MR
110111

CR
011

MX
O

(4)

111110
000101

000011

PD
0000011

MR
110111

CR
011

MX
O

PD
0000001

MR
111011

CR
010

MX
1

(5)

PD
0000000

MR
111101

CR
001

MX
1

(6)

PD
0000000

MR
011110

CR
000

MX
1

(7)

result: 000000011110

$$\Rightarrow 2+4+8+16 = 30 .$$

$$(-6) \times (-5) = 30$$

2) opcode : 6 bits
operand : 10 bits

1. # of different instructions = $2^6 = 64$
(opcode determines the instruction)

2. unsigned:

$$\text{highest number} = 2^{10}-1 = 1023$$

signed:

$$\text{highest number: } 2^9-1 = 511.$$

3) Register uses in pipelines:

1. Need to preserve the state of the operands as stage advance.

2. Used to keep the values of the control signals after each stage.

3. Store the results generated after each stage.

We need registers to store the state of each stage, w/o the registers the design isn't possible.

4) Description of the types of memory addressing → Check slides.

5) 1. $-35 \rightarrow 00100011 \xrightarrow{2's\ comp} \begin{array}{r} 11011100 \\ -11011101 \end{array}$

$$\begin{array}{r} +11011101 \\ 00010100 \\ \hline 1110001 \end{array}$$

2. $-101 \rightarrow 0001100101 \xrightarrow{2's\ comp} \begin{array}{r} 1110011010 \\ -1110011011 \end{array}$

$$\begin{array}{r} +1110011011 \\ 0000011111 \\ \hline 1110111010 \end{array}$$

3. $512 \rightarrow 1000000000$
 $256 \rightarrow 0100000000$
 $\hline 1100000000$

overflow

4. $-1110 \rightarrow 010001010110 \rightarrow 101110101001$
 $\hline 1111010101$

$$-320 \rightarrow 000101000000 \rightarrow \begin{array}{r} 11101011111 \\ 111011000000 \\ \hline \end{array}$$

$$\begin{array}{r} 101110101010 \\ + 111011000000 \\ \hline 1101001101010 \end{array} \quad \text{overflow.}$$

6) 2 reasons CPU manufacturers have different instruction sets:

1. Intellectual property: each manufacturer has its own technology, so their own instruction set might provide a market advantage
2. Make it difficult for competitors to develop when they have the majority of the market

Problem-

1. Compatibility
2. Cost of maintaining multiple vendors.

CR	CPI	Inst. per sec.	
3.5×10^9 Hz	1.2	$\frac{3.5 \times 10^9}{1.2} = 2.9167 \times 10^9$	P1
2×10^9 Hz	2	$\frac{2 \times 10^9}{2} = 10^9$	P2
4×10^9 Hz	3.4	$\frac{4 \times 10^9}{3.4} = 1.176 \times 10^9$	P3

1. P₁ has the highest instructions per second

	# inst. in 12 sec.	clocks in 12 sec.
P ₁	35×10^9	4.2×10^{10}
P ₂	12×10^9	2.4×10^{10}
P ₃	14.12×10^9	4.8×10^{10}

$$3. \text{ time} = 0.8 \times 12 = 9.6$$

	CPI	inst. per sec.	CR
P ₁	1.38	$\frac{35 \times 10^9}{1.38} = 3.645 \times 10^9$	$3.645 \times 10^9 \times 1.38 = 5.03 \text{ GHz}$
P ₂	2.3	$\frac{12 \times 10^9}{2.3} = 1.25 \times 10^9$	$1.25 \times 10^9 \times 2.3 = 2.875 \text{ GHz}$
P ₃	3.91	$\frac{14.12 \times 10^9}{3.91} = 1.47 \times 10^9$	$1.47 \times 10^9 \times 3.91 = 5.751 \text{ GHz}$

8) ADD \$r₁, \$r₂, \$r₃ \$r₁ \leftarrow \$r₂ + \$r₃.

1. At the end of cycle 5:

read \$2, \$6

written \$8

2. 5th cycle \rightarrow 5th instruction is being loaded. In the same cycle the result of 1st instruction is being stored. Since the only potential hazard is between instruction 1 and 5, the forwarding unit is not doing anything.

a) Allows to make a more efficient use of all the hardware by dividing the hw into individual group of components that can execute a different instructions at the same time.

Makes execution faster.

An example, check the laundry scenario presented on the book.

